Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue Jul 29 16:02:41 2025
| Host              : gabber running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.338        0.000                      0                16783        0.010        0.000                      0                16767        0.000        0.000                       0                  6789  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
bbq_inst/hbm_heap_entries/inst/HBM_REF_CLK_0                                                         {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          
sys_clk                                                                                              {0.000 5.000}      10.000          100.000         
  apb_clk_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         
  axi_clk_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         
  bbq_clk_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         
  hbm_ref_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bbq_inst/hbm_heap_entries/inst/HBM_REF_CLK_0                                                                                                                                                                                                           3.890        0.000                       0                     2  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.573        0.000                      0                 1060        0.019        0.000                      0                 1060       24.468        0.000                       0                   499  
sys_clk                                                                                                                                                                                                                                                4.550        0.000                       0                     1  
  apb_clk_clk_wiz_0_1                                                                                      6.535        0.000                      0                  883        0.018        0.000                      0                  883        0.000        0.000                       0                   442  
  axi_clk_clk_wiz_0_1                                                                                      7.619        0.000                      0                  675        0.027        0.000                      0                  675        3.890        0.000                       0                   519  
  bbq_clk_clk_wiz_0_1                                                                                      4.338        0.000                      0                13807        0.010        0.000                      0                13807        4.458        0.000                       0                  5324  
  hbm_ref_clk_wiz_0_1                                                                                                                                                                                                                                  8.710        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
bbq_clk_clk_wiz_0_1                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.456        0.000                      0                    8                                                                        
bbq_clk_clk_wiz_0_1                                                                                  apb_clk_clk_wiz_0_1                                                                                        7.829        0.000                      0                   57        0.102        0.000                      0                   57  
bbq_clk_clk_wiz_0_1                                                                                  axi_clk_clk_wiz_0_1                                                                                        4.494        0.000                      0                  112        0.020        0.000                      0                  112  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  bbq_clk_clk_wiz_0_1                                                                                       49.675        0.000                      0                    8                                                                        
apb_clk_clk_wiz_0_1                                                                                  bbq_clk_clk_wiz_0_1                                                                                        6.830        0.000                      0                  157        0.087        0.000                      0                  157  
axi_clk_clk_wiz_0_1                                                                                  bbq_clk_clk_wiz_0_1                                                                                        6.088        0.000                      0                   18        0.945        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    bbq_clk_clk_wiz_0_1                                                                                  bbq_clk_clk_wiz_0_1                                                                                        8.604        0.000                      0                  117        0.120        0.000                      0                  117  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       45.606        0.000                      0                  100        0.101        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bbq_inst/hbm_heap_entries/inst/HBM_REF_CLK_0
  To Clock:  bbq_inst/hbm_heap_entries/inst/HBM_REF_CLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bbq_inst/hbm_heap_entries/inst/HBM_REF_CLK_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bbq_inst/hbm_heap_entries/inst/HBM_REF_CLK_0 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     HBM_REF_CLK/REF_CLK  n/a            2.220         10.000      7.780      HBM_REF_CLK_X0Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
Min Period        n/a     BUFGCE/I             n/a            1.290         10.000      8.710      BUFGCE_X0Y5       bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_HBM_REF_CLK_BUFG_0/I
Low Pulse Width   Slow    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
Low Pulse Width   Fast    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
High Pulse Width  Slow    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
High Pulse Width  Fast    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.252ns (6.351%)  route 3.716ns (93.649%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -8.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.355ns (routing 0.171ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.355     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X57Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     8.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           3.034    11.336    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X203Y103       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    11.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.145    11.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X204Y105       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    11.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.537    12.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                 12.573    

Slack (MET) :             18.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.773ns  (logic 5.363ns (54.876%)  route 4.410ns (45.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 53.415 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.163ns (routing 0.155ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.749    30.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X202Y101       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    30.939 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.227    34.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y28         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    34.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y28         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    34.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.352    34.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X57Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.163    53.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X57Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.415    
                         clock uncertainty           -0.235    53.180    
    SLICE_X57Y30         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    53.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.106    
                         arrival time                         -34.773    
  -------------------------------------------------------------------
                         slack                                 18.333    

Slack (MET) :             18.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.773ns  (logic 5.363ns (54.876%)  route 4.410ns (45.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 53.415 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.163ns (routing 0.155ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.749    30.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X202Y101       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    30.939 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.227    34.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y28         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    34.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y28         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    34.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.352    34.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X57Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.163    53.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X57Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.415    
                         clock uncertainty           -0.235    53.180    
    SLICE_X57Y30         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    53.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.106    
                         arrival time                         -34.773    
  -------------------------------------------------------------------
                         slack                                 18.333    

Slack (MET) :             18.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.773ns  (logic 5.363ns (54.876%)  route 4.410ns (45.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 53.415 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.163ns (routing 0.155ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.749    30.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X202Y101       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    30.939 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.227    34.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y28         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    34.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y28         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    34.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.352    34.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X57Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.163    53.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X57Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.415    
                         clock uncertainty           -0.235    53.180    
    SLICE_X57Y30         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    53.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.106    
                         arrival time                         -34.773    
  -------------------------------------------------------------------
                         slack                                 18.333    

Slack (MET) :             18.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.773ns  (logic 5.363ns (54.876%)  route 4.410ns (45.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 53.415 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.163ns (routing 0.155ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.749    30.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X202Y101       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    30.939 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.227    34.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y28         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    34.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y28         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    34.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.352    34.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X57Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.163    53.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X57Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.415    
                         clock uncertainty           -0.235    53.180    
    SLICE_X57Y30         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    53.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         53.106    
                         arrival time                         -34.773    
  -------------------------------------------------------------------
                         slack                                 18.333    

Slack (MET) :             18.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.773ns  (logic 5.363ns (54.876%)  route 4.410ns (45.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 53.415 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.163ns (routing 0.155ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.749    30.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X202Y101       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    30.939 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.227    34.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y28         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    34.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y28         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    34.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.352    34.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X57Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.163    53.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X57Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.415    
                         clock uncertainty           -0.235    53.180    
    SLICE_X57Y30         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    53.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         53.106    
                         arrival time                         -34.773    
  -------------------------------------------------------------------
                         slack                                 18.333    

Slack (MET) :             18.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.680ns  (logic 5.363ns (55.403%)  route 4.317ns (44.597%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 53.423 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.749    30.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X202Y101       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    30.939 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.227    34.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X58Y28         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.082    34.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y28         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051    34.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.259    34.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.171    53.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.423    
                         clock uncertainty           -0.235    53.188    
    SLICE_X58Y29         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    53.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         53.114    
                         arrival time                         -34.680    
  -------------------------------------------------------------------
                         slack                                 18.434    

Slack (MET) :             18.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.636ns  (logic 5.225ns (54.224%)  route 4.411ns (45.776%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 53.422 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.170ns (routing 0.155ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.749    30.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X202Y101       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    30.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.310    34.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X59Y28         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    34.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.352    34.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X58Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.170    53.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    53.422    
                         clock uncertainty           -0.235    53.187    
    SLICE_X58Y28         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    53.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         53.127    
                         arrival time                         -34.636    
  -------------------------------------------------------------------
                         slack                                 18.491    

Slack (MET) :             18.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.636ns  (logic 5.225ns (54.224%)  route 4.411ns (45.776%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 53.423 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.749    30.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X202Y101       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    30.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.310    34.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X59Y28         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    34.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.352    34.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X57Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.171    53.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    53.423    
                         clock uncertainty           -0.235    53.188    
    SLICE_X57Y28         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    53.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         53.127    
                         arrival time                         -34.636    
  -------------------------------------------------------------------
                         slack                                 18.491    

Slack (MET) :             18.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.636ns  (logic 5.225ns (54.224%)  route 4.411ns (45.776%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 53.423 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.749    30.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X202Y101       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    30.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.310    34.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X59Y28         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    34.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.352    34.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X57Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.171    53.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    53.423    
                         clock uncertainty           -0.235    53.188    
    SLICE_X57Y28         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    53.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         53.127    
                         arrival time                         -34.636    
  -------------------------------------------------------------------
                         slack                                 18.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.945ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    4.361ns
  Clock Net Delay (Source):      0.783ns (routing 0.096ns, distribution 0.687ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.108ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.783     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.033     2.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X55Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.891     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -4.361     2.584    
    SLICE_X55Y12         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.941ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Net Delay (Source):      0.783ns (routing 0.096ns, distribution 0.687ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.108ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.783     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X202Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y107       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/Q
                         net (fo=2, routed)           0.035     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[21]
    SLICE_X202Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.887     6.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X202Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
                         clock pessimism             -4.357     2.584    
    SLICE_X202Y107       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.901ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    4.355ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.108ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.745     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X59Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X59Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.847     6.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X59Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.355     2.546    
    SLICE_X59Y28         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.902ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    4.354ns
  Clock Net Delay (Source):      0.747ns (routing 0.096ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.108ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.747     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.037     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[7]
    SLICE_X59Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.848     6.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -4.354     2.548    
    SLICE_X59Y21         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.933ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    4.360ns
  Clock Net Delay (Source):      0.772ns (routing 0.096ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.108ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.772     2.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X56Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.038     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp
    SLICE_X56Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.879     6.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X56Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
                         clock pessimism             -4.360     2.573    
    SLICE_X56Y28         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.942ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    4.360ns
  Clock Net Delay (Source):      0.781ns (routing 0.096ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.108ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.781     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.038     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X56Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.888     6.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X56Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.360     2.582    
    SLICE_X56Y14         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.942ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    4.360ns
  Clock Net Delay (Source):      0.781ns (routing 0.096ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.108ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.781     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.038     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X56Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.888     6.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X56Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism             -4.360     2.582    
    SLICE_X56Y13         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.906ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    4.355ns
  Clock Net Delay (Source):      0.750ns (routing 0.096ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.108ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.750     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.039     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[13]
    SLICE_X59Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.852     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -4.355     2.551    
    SLICE_X59Y21         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.928ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    4.355ns
  Clock Net Delay (Source):      0.772ns (routing 0.096ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.108ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.772     2.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y106       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/Q
                         net (fo=2, routed)           0.039     2.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[3]
    SLICE_X203Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.874     6.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                         clock pessimism             -4.355     2.573    
    SLICE_X203Y106       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.037ns (46.250%)  route 0.043ns (53.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.940ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Net Delay (Source):      0.782ns (routing 0.096ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.108ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.782     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X201Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y107       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/Q
                         net (fo=2, routed)           0.043     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[14]
    SLICE_X201Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.886     6.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X201Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/C
                         clock pessimism             -4.357     2.583    
    SLICE_X201Y107       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y1   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X60Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  apb_clk_clk_wiz_0_1
  To Clock:  apb_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.688ns (21.008%)  route 2.587ns (78.992%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 13.509 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 1.055ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.960ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.900     3.141    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.222 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.115     4.337    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]
    SLICE_X63Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.374 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.150     4.524    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X62Y8          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.648 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.009     4.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X62Y8          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.847 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X62Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.930 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.313     5.243    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X69Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.332 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.390     5.722    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X64Y6          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     5.832 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r_i_1/O
                         net (fo=24, routed)          0.584     6.416    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r
    SLICE_X70Y9          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.707    13.509    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X70Y9          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[0]/C
                         clock pessimism             -0.430    13.078    
                         clock uncertainty           -0.067    13.011    
    SLICE_X70Y9          FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    12.951    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.688ns (21.020%)  route 2.585ns (78.980%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 1.055ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.960ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.900     3.141    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.222 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.115     4.337    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]
    SLICE_X63Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.374 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.150     4.524    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X62Y8          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.648 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.009     4.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X62Y8          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.847 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X62Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.930 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.313     5.243    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X69Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.332 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.390     5.722    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X64Y6          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     5.832 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r_i_1/O
                         net (fo=24, routed)          0.582     6.414    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r
    SLICE_X70Y9          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.705    13.507    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X70Y9          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[4]/C
                         clock pessimism             -0.430    13.076    
                         clock uncertainty           -0.067    13.009    
    SLICE_X70Y9          FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    12.949    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.688ns (21.130%)  route 2.568ns (78.870%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 13.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 1.055ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.960ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.900     3.141    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.222 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.115     4.337    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]
    SLICE_X63Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.374 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.150     4.524    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X62Y8          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.648 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.009     4.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X62Y8          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.847 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X62Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.930 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.313     5.243    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X69Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.332 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.390     5.722    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X64Y6          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     5.832 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r_i_1/O
                         net (fo=24, routed)          0.565     6.397    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r
    SLICE_X71Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.698    13.500    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X71Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[14]/C
                         clock pessimism             -0.430    13.070    
                         clock uncertainty           -0.067    13.002    
    SLICE_X71Y8          FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    12.941    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[14]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.688ns (21.156%)  route 2.564ns (78.844%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 13.508 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 1.055ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.960ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.900     3.141    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.222 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.115     4.337    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]
    SLICE_X63Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.374 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.150     4.524    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X62Y8          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.648 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.009     4.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X62Y8          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.847 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X62Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.930 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.313     5.243    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X69Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.332 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.390     5.722    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X64Y6          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     5.832 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r_i_1/O
                         net (fo=24, routed)          0.561     6.393    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r
    SLICE_X69Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.706    13.508    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X69Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[1]/C
                         clock pessimism             -0.430    13.077    
                         clock uncertainty           -0.067    13.010    
    SLICE_X69Y7          FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    12.950    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.688ns (21.156%)  route 2.564ns (78.844%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 13.508 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 1.055ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.960ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.900     3.141    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.222 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.115     4.337    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]
    SLICE_X63Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.374 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.150     4.524    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X62Y8          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.648 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.009     4.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X62Y8          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.847 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X62Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.930 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.313     5.243    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X69Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.332 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.390     5.722    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X64Y6          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     5.832 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r_i_1/O
                         net (fo=24, routed)          0.561     6.393    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r
    SLICE_X69Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.706    13.508    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X69Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[3]/C
                         clock pessimism             -0.430    13.077    
                         clock uncertainty           -0.067    13.010    
    SLICE_X69Y7          FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    12.950    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.682ns (21.167%)  route 2.540ns (78.833%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 13.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 1.055ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.960ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.900     3.141    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.222 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.115     4.337    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]
    SLICE_X63Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.374 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.150     4.524    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X62Y8          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.648 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.009     4.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X62Y8          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.847 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X62Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.930 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.313     5.243    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X69Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.332 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.465     5.797    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X64Y6          LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104     5.901 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_pend_r_i_1/O
                         net (fo=24, routed)          0.462     6.363    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_wr_rd_pend_r
    SLICE_X71Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.697    13.499    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X71Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[14]/C
                         clock pessimism             -0.430    13.069    
                         clock uncertainty           -0.067    13.001    
    SLICE_X71Y8          FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.940    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[14]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.668ns (20.752%)  route 2.551ns (79.248%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 13.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 1.055ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.960ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.900     3.141    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.222 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.115     4.337    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]
    SLICE_X63Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.374 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.150     4.524    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X62Y8          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.648 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.009     4.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X62Y8          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.847 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X62Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.930 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.313     5.243    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X69Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.332 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.465     5.797    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X64Y6          LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     5.887 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[31]_i_1/O
                         net (fo=32, routed)          0.473     6.360    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[31]_i_1_n_0
    SLICE_X71Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.698    13.500    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X71Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[14]/C
                         clock pessimism             -0.430    13.070    
                         clock uncertainty           -0.067    13.002    
    SLICE_X71Y8          FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    12.942    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.688ns (21.327%)  route 2.538ns (78.673%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 13.508 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 1.055ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.960ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.900     3.141    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.222 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.115     4.337    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]
    SLICE_X63Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.374 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.150     4.524    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X62Y8          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.648 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.009     4.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X62Y8          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.847 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X62Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.930 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.313     5.243    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X69Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.332 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.390     5.722    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X64Y6          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     5.832 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r_i_1/O
                         net (fo=24, routed)          0.535     6.367    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r
    SLICE_X69Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.706    13.508    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X69Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[2]/C
                         clock pessimism             -0.430    13.077    
                         clock uncertainty           -0.067    13.010    
    SLICE_X69Y6          FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    12.950    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.682ns (21.206%)  route 2.534ns (78.794%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 13.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 1.055ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.960ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.900     3.141    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.222 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.115     4.337    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]
    SLICE_X63Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.374 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.150     4.524    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X62Y8          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.648 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.009     4.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X62Y8          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.847 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X62Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.930 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.313     5.243    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X69Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.332 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.465     5.797    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X64Y6          LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104     5.901 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_pend_r_i_1/O
                         net (fo=24, routed)          0.456     6.357    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_wr_rd_pend_r
    SLICE_X71Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.698    13.500    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X71Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[8]/C
                         clock pessimism             -0.430    13.070    
                         clock uncertainty           -0.067    13.002    
    SLICE_X71Y7          FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    12.941    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[8]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.682ns (21.206%)  route 2.534ns (78.794%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 13.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 1.055ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.960ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.900     3.141    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.222 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.115     4.337    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]
    SLICE_X63Y9          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.374 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_i_16/O
                         net (fo=1, routed)           0.150     4.524    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_6
    SLICE_X62Y8          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.648 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_poll_complete_r0_carry_i_8/O
                         net (fo=1, routed)           0.009     4.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/S[0]
    SLICE_X62Y8          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.847 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry_n_0
    SLICE_X62Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.930 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0_carry__0/CO[2]
                         net (fo=6, routed)           0.313     5.243    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_complete_r0
    SLICE_X69Y10         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.332 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_poll_r_i_4/O
                         net (fo=120, routed)         0.465     5.797    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[0]_0
    SLICE_X64Y6          LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104     5.901 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_pend_r_i_1/O
                         net (fo=24, routed)          0.456     6.357    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_wr_rd_pend_r
    SLICE_X71Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.698    13.500    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X71Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[9]/C
                         clock pessimism             -0.430    13.070    
                         clock uncertainty           -0.067    13.002    
    SLICE_X71Y7          FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    12.941    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_pend_r_reg[9]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  6.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.091ns (55.152%)  route 0.074ns (44.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.708ns (routing 0.960ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.055ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224     1.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.708     3.510    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X69Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.569 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[18]/Q
                         net (fo=1, routed)           0.065     3.634    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r__0[18]
    SLICE_X68Y6          LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     3.666 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[18]_i_1/O
                         net (fo=1, routed)           0.009     3.675    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[18]_i_1_n_0
    SLICE_X68Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.923     3.164    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X68Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[18]/C
                         clock pessimism              0.431     3.595    
    SLICE_X68Y6          FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.092ns (55.758%)  route 0.073ns (44.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.708ns (routing 0.960ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.055ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224     1.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.708     3.510    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X69Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.570 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[19]/Q
                         net (fo=1, routed)           0.063     3.633    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r__0[19]
    SLICE_X68Y6          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     3.665 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[19]_i_1/O
                         net (fo=1, routed)           0.010     3.675    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[19]_i_1_n_0
    SLICE_X68Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.923     3.164    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X68Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[19]/C
                         clock pessimism              0.431     3.595    
    SLICE_X68Y6          FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     3.657    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_pwdata_r_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.081ns (44.022%)  route 0.103ns (55.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.709ns (routing 0.960ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.942ns (routing 1.055ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224     1.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.709     3.511    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X67Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y7          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.570 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[20]/Q
                         net (fo=1, routed)           0.068     3.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg_n_0_[20]
    SLICE_X65Y8          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     3.660 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_pwdata_r[20]_i_1/O
                         net (fo=1, routed)           0.035     3.695    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_pwdata_r[20]_i_1_n_0
    SLICE_X65Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_pwdata_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.942     3.183    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X65Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_pwdata_r_reg[20]/C
                         clock pessimism              0.431     3.614    
    SLICE_X65Y8          FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.674    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_pwdata_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_paddr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.093ns (49.733%)  route 0.094ns (50.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.707ns (routing 0.960ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.938ns (routing 1.055ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224     1.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.707     3.509    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X70Y9          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y9          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.567 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_addr_r_reg[0]/Q
                         net (fo=3, routed)           0.070     3.637    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_paddr_r_reg[21]_1[0]
    SLICE_X68Y9          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     3.672 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_paddr_r[0]_i_1/O
                         net (fo=1, routed)           0.024     3.696    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_paddr_r[0]_i_1_n_0
    SLICE_X68Y9          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_paddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.938     3.179    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X68Y9          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_paddr_r_reg[0]/C
                         clock pessimism              0.431     3.610    
    SLICE_X68Y9          FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.670    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/apb_paddr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.670    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.082ns (43.617%)  route 0.106ns (56.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.704ns (routing 0.960ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.936ns (routing 1.055ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224     1.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.704     3.506    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X67Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.566 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_cnt_r_reg[1]/Q
                         net (fo=122, routed)         0.084     3.650    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_cnt_r[1]
    SLICE_X66Y6          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     3.672 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1[14]_i_1/O
                         net (fo=1, routed)           0.022     3.694    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1[14]_i_1_n_0
    SLICE_X66Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.936     3.177    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X66Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[14]/C
                         clock pessimism              0.431     3.608    
    SLICE_X66Y6          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.668    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.082ns (43.158%)  route 0.108ns (56.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.704ns (routing 0.960ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.936ns (routing 1.055ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224     1.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.704     3.506    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X67Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.566 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_cnt_r_reg[1]/Q
                         net (fo=122, routed)         0.084     3.650    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_cnt_r[1]
    SLICE_X66Y6          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     3.672 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1[20]_i_1/O
                         net (fo=1, routed)           0.024     3.696    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1[20]_i_1_n_0
    SLICE_X66Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.936     3.177    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X66Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[20]/C
                         clock pessimism              0.431     3.608    
    SLICE_X66Y6          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.668    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.059ns (30.256%)  route 0.136ns (69.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.706ns (routing 0.960ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.055ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224     1.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.706     3.508    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X69Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y7          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.567 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[3]/Q
                         net (fo=4, routed)           0.136     3.703    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[31]_0[3]
    SLICE_X65Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.940     3.181    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X65Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[3]/C
                         clock pessimism              0.431     3.612    
    SLICE_X65Y8          FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     3.674    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/gen_apb_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      1.058ns (routing 0.576ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.643ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.058     2.095    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X68Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.134 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[4]/Q
                         net (fo=1, routed)           0.025     2.159    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1[4]
    SLICE_X68Y8          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.173 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0[4]_i_1/O
                         net (fo=1, routed)           0.015     2.188    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0[4]_i_1_n_0
    SLICE_X68Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.200     1.871    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X68Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[4]/C
                         clock pessimism              0.241     2.112    
    SLICE_X68Y8          FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.158    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      1.056ns (routing 0.576ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.643ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.056     2.093    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X70Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y8          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.132 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[2]/Q
                         net (fo=1, routed)           0.025     2.157    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg_n_0_[2]
    SLICE_X70Y8          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.171 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[2]_i_1/O
                         net (fo=1, routed)           0.015     2.186    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[2]_i_1_n_0
    SLICE_X70Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.198     1.869    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X70Y8          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[2]/C
                         clock pessimism              0.241     2.110    
    SLICE_X70Y8          FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.156    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r_reg/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.084ns (43.979%)  route 0.107ns (56.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.710ns (routing 0.960ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.055ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224     1.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.710     3.512    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X64Y6          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.573 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_poll_r_reg/Q
                         net (fo=62, routed)          0.085     3.658    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/gen_poll_0
    SLICE_X62Y7          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     3.681 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[28]_i_1/O
                         net (fo=1, routed)           0.022     3.703    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[28]_i_1_n_0
    SLICE_X62Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.939     3.180    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X62Y7          FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[28]/C
                         clock pessimism              0.431     3.611    
    SLICE_X62Y7          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.671    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         apb_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     HBM_SNGLBLI_INTF_APB/PCLK  n/a            10.000        10.000      0.000      BLI_HBM_APB_INTF_X8Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.569         10.000      8.431      RAMB36_X4Y1            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.569         10.000      8.431      RAMB36_X4Y0            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     BUFGCE/I                   n/a            1.290         10.000      8.710      BUFGCE_X0Y43           clk_wiz_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3         n/a            1.071         10.000      8.929      MMCM_X0Y1              clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X69Y15           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_psel_r_reg/C
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X68Y14           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_pwdata_r_reg[23]/C
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X69Y13           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_pwrite_r_reg/C
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X66Y15           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/data_store_r_reg[21]/C
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X68Y14           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/data_store_r_reg[23]/C
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y0            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y0            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X68Y14           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_pwdata_r_reg[23]/C
Low Pulse Width   Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X70Y16           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_addr_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X70Y16           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_data_r_reg[23]/C
Low Pulse Width   Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X69Y16           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_poll_r_reg/C
High Pulse Width  Slow    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y0            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y0            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X69Y15           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_psel_r_reg/C
High Pulse Width  Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X69Y13           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_pwrite_r_reg/C
High Pulse Width  Fast    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X69Y13           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_pwrite_r_reg/C
High Pulse Width  Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X66Y15           bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/data_store_r_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_clk_clk_wiz_0_1
  To Clock:  axi_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.700ns (33.128%)  route 1.413ns (66.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 14.722 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 2.927ns (routing 1.362ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[3])
                                                      0.700     5.338 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[3]
                         net (fo=3, routed)           1.413     6.751    <hidden>
    SLICE_X33Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.927    14.722    <hidden>
    SLICE_X33Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.309    14.413    
                         clock uncertainty           -0.067    14.346    
    SLICE_X33Y9          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    14.371    <hidden>
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.722ns (35.602%)  route 1.306ns (64.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 14.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 2.945ns (routing 1.362ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[4])
                                                      0.722     5.360 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[4]
                         net (fo=3, routed)           1.306     6.666    <hidden>
    SLICE_X34Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.945    14.740    <hidden>
    SLICE_X34Y19         SRL16E                                       r  <hidden>
                         clock pessimism             -0.309    14.431    
                         clock uncertainty           -0.067    14.364    
    SLICE_X34Y19         SRL16E (Setup_D5LUT_SLICEM_CLK_D)
                                                     -0.075    14.289    <hidden>
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.722ns (35.479%)  route 1.313ns (64.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 14.718 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 2.923ns (routing 1.362ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[4])
                                                      0.722     5.360 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[4]
                         net (fo=3, routed)           1.313     6.673    <hidden>
    SLICE_X34Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.923    14.718    <hidden>
    SLICE_X34Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.309    14.409    
                         clock uncertainty           -0.067    14.342    
    SLICE_X34Y9          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    14.367    <hidden>
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.700ns (35.824%)  route 1.254ns (64.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 14.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 2.945ns (routing 1.362ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[3])
                                                      0.700     5.338 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[3]
                         net (fo=3, routed)           1.254     6.592    <hidden>
    SLICE_X34Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.945    14.740    <hidden>
    SLICE_X34Y19         SRL16E                                       r  <hidden>
                         clock pessimism             -0.309    14.431    
                         clock uncertainty           -0.067    14.364    
    SLICE_X34Y19         SRL16E (Setup_C5LUT_SLICEM_CLK_D)
                                                     -0.074    14.290    <hidden>
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.669ns (34.028%)  route 1.297ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 14.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 2.944ns (routing 1.362ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[11])
                                                      0.669     5.307 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[11]
                         net (fo=3, routed)           1.297     6.604    <hidden>
    SLICE_X34Y20         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.944    14.739    <hidden>
    SLICE_X34Y20         SRL16E                                       r  <hidden>
                         clock pessimism             -0.309    14.430    
                         clock uncertainty           -0.067    14.363    
    SLICE_X34Y20         SRL16E (Setup_C6LUT_SLICEM_CLK_D)
                                                     -0.060    14.303    <hidden>
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.690ns (35.512%)  route 1.253ns (64.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 14.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 2.945ns (routing 1.362ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[0])
                                                      0.690     5.328 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[0]
                         net (fo=3, routed)           1.253     6.581    <hidden>
    SLICE_X34Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.945    14.740    <hidden>
    SLICE_X34Y19         SRL16E                                       r  <hidden>
                         clock pessimism             -0.309    14.431    
                         clock uncertainty           -0.067    14.364    
    SLICE_X34Y19         SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.057    14.307    <hidden>
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.689ns (35.607%)  route 1.246ns (64.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 14.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 2.944ns (routing 1.362ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[14])
                                                      0.689     5.327 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[14]
                         net (fo=3, routed)           1.246     6.573    <hidden>
    SLICE_X34Y20         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.944    14.739    <hidden>
    SLICE_X34Y20         SRL16E                                       r  <hidden>
                         clock pessimism             -0.309    14.430    
                         clock uncertainty           -0.067    14.363    
    SLICE_X34Y20         SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.061    14.302    <hidden>
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.710ns (36.960%)  route 1.211ns (63.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 14.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 2.944ns (routing 1.362ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[12])
                                                      0.710     5.348 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[12]
                         net (fo=3, routed)           1.211     6.559    <hidden>
    SLICE_X34Y20         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.944    14.739    <hidden>
    SLICE_X34Y20         SRL16E                                       r  <hidden>
                         clock pessimism             -0.309    14.430    
                         clock uncertainty           -0.067    14.363    
    SLICE_X34Y20         SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.060    14.303    <hidden>
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.698ns (37.976%)  route 1.140ns (62.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 14.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 2.944ns (routing 1.362ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[10])
                                                      0.698     5.336 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[10]
                         net (fo=3, routed)           1.140     6.476    <hidden>
    SLICE_X34Y20         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.944    14.739    <hidden>
    SLICE_X34Y20         SRL16E                                       r  <hidden>
                         clock pessimism             -0.309    14.430    
                         clock uncertainty           -0.067    14.363    
    SLICE_X34Y20         SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061    14.302    <hidden>
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.687ns (37.789%)  route 1.131ns (62.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 14.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 2.944ns (routing 1.362ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[15])
                                                      0.687     5.325 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[15]
                         net (fo=3, routed)           1.131     6.456    <hidden>
    SLICE_X34Y20         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.944    14.739    <hidden>
    SLICE_X34Y20         SRL16E                                       r  <hidden>
                         clock pessimism             -0.309    14.430    
                         clock uncertainty           -0.067    14.363    
    SLICE_X34Y20         SRL16E (Setup_G6LUT_SLICEM_CLK_D)
                                                     -0.067    14.296    <hidden>
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  7.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E2 clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.038ns (28.148%)  route 0.097ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.792ns (routing 0.814ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.907ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.792     2.824    <hidden>
    SLICE_X34Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.862 r  <hidden>
                         net (fo=1, routed)           0.097     2.959    <hidden>
    RAMB18_X2Y4          RAMB18E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.646    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.665 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.076     2.741    <hidden>
    RAMB18_X2Y4          RAMB18E2                                     r  <hidden>
                         clock pessimism              0.195     2.936    
    RAMB18_X2Y4          RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[15])
                                                     -0.005     2.931    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Net Delay (Source):      1.789ns (routing 0.814ns, distribution 0.975ns)
  Clock Net Delay (Destination): 2.015ns (routing 0.907ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.789     2.821    <hidden>
    SLICE_X34Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.860 r  <hidden>
                         net (fo=3, routed)           0.065     2.925    <hidden>
    SLICE_X34Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.646    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.665 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.015     2.680    <hidden>
    SLICE_X34Y12         FDRE                                         r  <hidden>
                         clock pessimism              0.165     2.845    
    SLICE_X34Y12         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.792ns (routing 0.814ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.907ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.792     2.824    <hidden>
    SLICE_X34Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.864 r  <hidden>
                         net (fo=1, routed)           0.100     2.964    <hidden>
    RAMB36_X2Y3          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.646    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.665 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.075     2.740    <hidden>
    RAMB36_X2Y3          RAMB36E2                                     r  <hidden>
                         clock pessimism              0.195     2.935    
    RAMB36_X2Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.005     2.930    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.063ns (48.837%)  route 0.066ns (51.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Net Delay (Source):      1.771ns (routing 0.814ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.907ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.771     2.803    <hidden>
    SLICE_X48Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.842 f  <hidden>
                         net (fo=2, routed)           0.057     2.899    <hidden>
    SLICE_X46Y16         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     2.923 r  <hidden>
                         net (fo=1, routed)           0.009     2.932    <hidden>
    SLICE_X46Y16         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.646    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.665 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.989     2.654    <hidden>
    SLICE_X46Y16         FDSE                                         r  <hidden>
                         clock pessimism              0.197     2.851    
    SLICE_X46Y16         FDSE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.898    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.037ns (25.694%)  route 0.107ns (74.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.789ns (routing 0.814ns, distribution 0.975ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.907ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.789     2.821    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.858 r  <hidden>
                         net (fo=1, routed)           0.107     2.965    <hidden>
    RAMB36_X2Y3          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.646    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.665 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.075     2.740    <hidden>
    RAMB36_X2Y3          RAMB36E2                                     r  <hidden>
                         clock pessimism              0.195     2.935    
    RAMB36_X2Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[3])
                                                     -0.005     2.930    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Net Delay (Source):      1.789ns (routing 0.814ns, distribution 0.975ns)
  Clock Net Delay (Destination): 2.015ns (routing 0.907ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.789     2.821    <hidden>
    SLICE_X34Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.860 r  <hidden>
                         net (fo=3, routed)           0.067     2.927    <hidden>
    SLICE_X34Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.646    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.665 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.015     2.680    <hidden>
    SLICE_X34Y10         FDRE                                         r  <hidden>
                         clock pessimism              0.165     2.845    
    SLICE_X34Y10         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E2 clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.794ns (routing 0.814ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.907ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.794     2.826    <hidden>
    SLICE_X34Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.865 r  <hidden>
                         net (fo=1, routed)           0.102     2.967    <hidden>
    RAMB18_X2Y4          RAMB18E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.646    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.665 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.076     2.741    <hidden>
    RAMB18_X2Y4          RAMB18E2                                     r  <hidden>
                         clock pessimism              0.195     2.936    
    RAMB18_X2Y4          RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[3])
                                                     -0.005     2.931    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.038ns (26.761%)  route 0.104ns (73.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.792ns (routing 0.814ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.907ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.792     2.824    <hidden>
    SLICE_X34Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.862 r  <hidden>
                         net (fo=1, routed)           0.104     2.966    <hidden>
    RAMB36_X2Y3          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.646    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.665 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.075     2.740    <hidden>
    RAMB36_X2Y3          RAMB36E2                                     r  <hidden>
                         clock pessimism              0.195     2.935    
    RAMB36_X2Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.005     2.930    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.792ns (routing 0.814ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.907ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.792     2.824    <hidden>
    SLICE_X34Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.865 r  <hidden>
                         net (fo=1, routed)           0.102     2.967    <hidden>
    RAMB36_X2Y3          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.646    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.665 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.075     2.740    <hidden>
    RAMB36_X2Y3          RAMB36E2                                     r  <hidden>
                         clock pessimism              0.195     2.935    
    RAMB36_X2Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.005     2.930    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.791ns (routing 0.814ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.907ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.791     2.823    <hidden>
    SLICE_X34Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.862 r  <hidden>
                         net (fo=1, routed)           0.106     2.968    <hidden>
    RAMB36_X2Y3          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.646    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.665 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.075     2.740    <hidden>
    RAMB36_X2Y3          RAMB36E2                                     r  <hidden>
                         clock pessimism              0.195     2.935    
    RAMB36_X2Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[19])
                                                     -0.005     2.930    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X10Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X3Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X11Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X4Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X12Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X5Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X13Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X6Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X14Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X7Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X13Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X14Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X11Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X4Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X12Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X15Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X1Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X9Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X0Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X3Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X7Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X8Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X10Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X11Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X4Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X12Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X5Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X5Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X6Y0   bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X15Y0  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK



---------------------------------------------------------------------------------------------------
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.306ns (5.728%)  route 5.036ns (94.272%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 13.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.725ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.982     4.248    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y95         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     4.364 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_12/O
                         net (fo=3, routed)           0.928     5.292    bbq_inst/hbm_int_pb_data[tail][5]
    SLICE_X52Y65         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     5.401 r  bbq_inst/hbm_pp_rdaddress_inferred_i_12/O
                         net (fo=66, routed)          3.126     8.527    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y25         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.939    13.733    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y25         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.495    13.238    
                         clock uncertainty           -0.067    13.171    
    RAMB36_X0Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306    12.865    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 0.336ns (6.467%)  route 4.860ns (93.533%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 13.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.725ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.827     4.093    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y91         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.183 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_11/O
                         net (fo=3, routed)           1.025     5.208    bbq_inst/hbm_int_pb_data[tail][6]
    SLICE_X45Y64         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.373 r  bbq_inst/hbm_pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          3.008     8.381    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y30         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.869    13.663    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y30         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.495    13.168    
                         clock uncertainty           -0.067    13.101    
    RAMB36_X1Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    12.796    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.306ns (5.851%)  route 4.924ns (94.149%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 13.735 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.725ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.982     4.248    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y95         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     4.364 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_12/O
                         net (fo=3, routed)           0.928     5.292    bbq_inst/hbm_int_pb_data[tail][5]
    SLICE_X52Y65         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     5.401 r  bbq_inst/hbm_pp_rdaddress_inferred_i_12/O
                         net (fo=66, routed)          3.014     8.415    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y24         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.941    13.735    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y24         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.495    13.240    
                         clock uncertainty           -0.067    13.173    
    RAMB36_X0Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306    12.867    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.406ns (7.815%)  route 4.789ns (92.185%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 13.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.725ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.815     4.081    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y93         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     4.248 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_13/O
                         net (fo=3, routed)           0.992     5.240    bbq_inst/hbm_int_pb_data[tail][4]
    SLICE_X52Y63         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.398 r  bbq_inst/hbm_pp_rdaddress_inferred_i_13/O
                         net (fo=66, routed)          2.982     8.380    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y31         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.921    13.715    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y31         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.495    13.220    
                         clock uncertainty           -0.067    13.153    
    RAMB36_X0Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    12.868    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.336ns (6.676%)  route 4.697ns (93.324%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 13.669 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.725ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.827     4.093    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y91         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.183 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_11/O
                         net (fo=3, routed)           1.025     5.208    bbq_inst/hbm_int_pb_data[tail][6]
    SLICE_X45Y64         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.373 r  bbq_inst/hbm_pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          2.845     8.218    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y29         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.875    13.669    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y29         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.495    13.174    
                         clock uncertainty           -0.067    13.107    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    12.802    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.306ns (6.032%)  route 4.767ns (93.968%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.725ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.982     4.248    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y95         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     4.364 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_12/O
                         net (fo=3, routed)           0.928     5.292    bbq_inst/hbm_int_pb_data[tail][5]
    SLICE_X52Y65         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     5.401 r  bbq_inst/hbm_pp_rdaddress_inferred_i_12/O
                         net (fo=66, routed)          2.857     8.258    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y27         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.933    13.727    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y27         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.495    13.232    
                         clock uncertainty           -0.067    13.165    
    RAMB36_X0Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306    12.859    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 0.406ns (7.989%)  route 4.676ns (92.011%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 13.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.725ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.815     4.081    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y93         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     4.248 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_13/O
                         net (fo=3, routed)           0.992     5.240    bbq_inst/hbm_int_pb_data[tail][4]
    SLICE_X52Y63         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.398 r  bbq_inst/hbm_pp_rdaddress_inferred_i_13/O
                         net (fo=66, routed)          2.869     8.267    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y32         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.927    13.721    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y32         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.495    13.226    
                         clock uncertainty           -0.067    13.159    
    RAMB36_X0Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    12.874    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.269ns (5.382%)  route 4.729ns (94.618%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 13.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.725ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.982     4.248    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y95         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     4.348 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_14/O
                         net (fo=3, routed)           0.661     5.009    bbq_inst/hbm_int_pb_data[tail][3]
    SLICE_X52Y63         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     5.097 r  bbq_inst/hbm_pp_rdaddress_inferred_i_14/O
                         net (fo=66, routed)          3.086     8.183    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y30         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.869    13.663    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y30         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.495    13.168    
                         clock uncertainty           -0.067    13.101    
    RAMB36_X1Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287    12.814    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 0.306ns (6.083%)  route 4.724ns (93.916%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.731ns = ( 13.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.725ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.982     4.248    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y95         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     4.364 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_12/O
                         net (fo=3, routed)           0.928     5.292    bbq_inst/hbm_int_pb_data[tail][5]
    SLICE_X52Y65         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     5.401 r  bbq_inst/hbm_pp_rdaddress_inferred_i_12/O
                         net (fo=66, routed)          2.814     8.215    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y26         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.937    13.731    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y26         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.495    13.236    
                         clock uncertainty           -0.067    13.169    
    RAMB36_X0Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306    12.863    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.406ns (8.125%)  route 4.591ns (91.875%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 13.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.725ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.815     4.081    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y93         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     4.248 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_13/O
                         net (fo=3, routed)           0.992     5.240    bbq_inst/hbm_int_pb_data[tail][4]
    SLICE_X52Y63         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.398 r  bbq_inst/hbm_pp_rdaddress_inferred_i_13/O
                         net (fo=66, routed)          2.784     8.182    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y30         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.915    13.709    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E2                                     r  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.495    13.214    
                         clock uncertainty           -0.067    13.147    
    RAMB36_X0Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    12.862    bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  4.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Net Delay (Source):      1.708ns (routing 0.725ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.794ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.708     3.502    <hidden>
    SLICE_X51Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.561 r  <hidden>
                         net (fo=27, routed)          0.114     3.675    <hidden>
    SLICE_X49Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.938     3.168    <hidden>
    SLICE_X49Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.434     3.603    
    SLICE_X49Y13         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.665    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.081ns (46.023%)  route 0.095ns (53.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.171ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Net Delay (Source):      1.706ns (routing 0.725ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.794ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.706     3.500    <hidden>
    SLICE_X45Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.558 r  <hidden>
                         net (fo=21, routed)          0.071     3.629    <hidden>
    SLICE_X43Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     3.652 r  <hidden>
                         net (fo=1, routed)           0.024     3.676    <hidden>
    SLICE_X43Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.941     3.171    <hidden>
    SLICE_X43Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.434     3.606    
    SLICE_X43Y26         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.666    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.081ns (47.368%)  route 0.090ns (52.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Net Delay (Source):      1.706ns (routing 0.725ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.794ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.706     3.500    <hidden>
    SLICE_X45Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.559 r  <hidden>
                         net (fo=22, routed)          0.067     3.626    <hidden>
    SLICE_X43Y27         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     3.648 r  <hidden>
                         net (fo=1, routed)           0.023     3.671    <hidden>
    SLICE_X43Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.935     3.165    <hidden>
    SLICE_X43Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.434     3.600    
    SLICE_X43Y27         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.660    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_reg_l2_counter_rc_s5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_l2_counter_s6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.109ns (49.545%)  route 0.111ns (50.455%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Net Delay (Source):      1.745ns (routing 0.725ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.794ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.745     3.539    bbq_inst/clk
    SLICE_X32Y59         FDRE                                         r  bbq_inst/hbm_reg_l2_counter_rc_s5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.598 r  bbq_inst/hbm_reg_l2_counter_rc_s5_reg[8]/Q
                         net (fo=5, routed)           0.091     3.689    bbq_inst/hbm_reg_l2_counter_rc_s5[8]
    SLICE_X32Y60         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     3.712 r  bbq_inst/hbm_l2_counter_s6_inferred_i_14/O
                         net (fo=1, routed)           0.010     3.722    bbq_inst/hbm_l2_counter_s6_inferred_i_14_n_0
    SLICE_X32Y60         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.027     3.749 r  bbq_inst/hbm_l2_counter_s6_inferred_i_3/O[7]
                         net (fo=5, routed)           0.010     3.759    bbq_inst/hbm_l2_counter_s6[8]
    SLICE_X32Y60         FDRE                                         r  bbq_inst/hbm_reg_l2_counter_s6_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.966     3.196    bbq_inst/clk
    SLICE_X32Y60         FDRE                                         r  bbq_inst/hbm_reg_l2_counter_s6_reg[8]/C
                         clock pessimism              0.491     3.687    
    SLICE_X32Y60         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.747    bbq_inst/hbm_reg_l2_counter_s6_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    3.522ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.728ns (routing 0.725ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.794ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.728     3.522    <hidden>
    SLICE_X46Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.580 r  <hidden>
                         net (fo=1, routed)           0.063     3.643    <hidden>
    SLICE_X45Y3          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     3.665 r  <hidden>
                         net (fo=1, routed)           0.024     3.689    <hidden>
    SLICE_X45Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.951     3.181    <hidden>
    SLICE_X45Y3          FDRE                                         r  <hidden>
                         clock pessimism              0.435     3.616    
    SLICE_X45Y3          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.676    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.081ns (46.821%)  route 0.092ns (53.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Net Delay (Source):      1.706ns (routing 0.725ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.794ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.706     3.500    <hidden>
    SLICE_X45Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.558 r  <hidden>
                         net (fo=21, routed)          0.070     3.628    <hidden>
    SLICE_X43Y27         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     3.651 r  <hidden>
                         net (fo=1, routed)           0.022     3.673    <hidden>
    SLICE_X43Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.935     3.165    <hidden>
    SLICE_X43Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.434     3.600    
    SLICE_X43Y27         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.660    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/upper_addr_bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.061ns (37.654%)  route 0.101ns (62.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    3.433ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.639ns (routing 0.725ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.794ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.639     3.433    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/upper_addr_bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.494 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/upper_addr_bits_reg[2]/Q
                         net (fo=2, routed)           0.101     3.595    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/upper_addr_bits[2]
    SLICE_X65Y12         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.849     3.079    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y12         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[19]/C
                         clock pessimism              0.441     3.521    
    SLICE_X65Y12         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.581    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_reg_l2_bitmap_idx_s4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_l2_bitmap_idx_s5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.139ns (60.965%)  route 0.089ns (39.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Net Delay (Source):      1.711ns (routing 0.725ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.794ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.711     3.505    bbq_inst/clk
    SLICE_X40Y60         FDRE                                         r  bbq_inst/hbm_reg_l2_bitmap_idx_s4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.563 r  bbq_inst/hbm_reg_l2_bitmap_idx_s4_reg[2]/Q
                         net (fo=4, routed)           0.065     3.628    bbq_inst/hbm_reg_l2_bitmap_idx_s4[2]
    SLICE_X40Y59         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.081     3.709 r  bbq_inst/hbm_reg_l2_bitmap_idx_s5[2]_i_1/O
                         net (fo=1, routed)           0.024     3.733    bbq_inst/hbm_reg_l2_bitmap_idx_s5[2]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  bbq_inst/hbm_reg_l2_bitmap_idx_s5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.937     3.167    bbq_inst/clk
    SLICE_X40Y59         FDRE                                         r  bbq_inst/hbm_reg_l2_bitmap_idx_s5_reg[2]/C
                         clock pessimism              0.491     3.658    
    SLICE_X40Y59         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.718    bbq_inst/hbm_reg_l2_bitmap_idx_s5_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           3.733    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      1.718ns (routing 0.725ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.794ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.718     3.512    <hidden>
    SLICE_X49Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.570 r  <hidden>
                         net (fo=2, routed)           0.070     3.640    <hidden>
    SLICE_X49Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.946     3.176    <hidden>
    SLICE_X49Y7          FDRE                                         r  <hidden>
                         clock pessimism              0.385     3.561    
    SLICE_X49Y7          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.623    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Net Delay (Source):      1.708ns (routing 0.725ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.794ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.708     3.502    <hidden>
    SLICE_X49Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.560 r  <hidden>
                         net (fo=27, routed)          0.121     3.681    <hidden>
    SLICE_X47Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.937     3.167    <hidden>
    SLICE_X47Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.434     3.602    
    SLICE_X47Y13         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.664    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bbq_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X2Y4   <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y3   <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y4   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y7   <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y7   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X5Y28  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X5Y28  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X5Y31  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X5Y31  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X4Y45  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y28  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y28  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y45  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y45  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y11  bbq_inst/hbm_next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y15  bbq_inst/hbm_next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y21  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y21  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y33  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y28  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y45  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y45  bbq_inst/hbm_free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y17  bbq_inst/hbm_next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y11  bbq_inst/hbm_next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y11  bbq_inst/hbm_next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y15  bbq_inst/hbm_next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y15  bbq_inst/hbm_next_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y21  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y21  bbq_inst/hbm_previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  hbm_ref_clk_wiz_0_1
  To Clock:  hbm_ref_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hbm_ref_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y30  clk_wiz_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCM_X0Y1     clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.569ns  (logic 0.077ns (13.533%)  route 0.492ns (86.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X56Y10         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.492     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X56Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y10         FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  9.456    

Slack (MET) :             9.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.477ns  (logic 0.078ns (16.352%)  route 0.399ns (83.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y10         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.399     0.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X55Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y10         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  9.548    

Slack (MET) :             9.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.413ns  (logic 0.081ns (19.613%)  route 0.332ns (80.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X59Y23         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.332     0.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X59Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y23         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  9.612    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.386ns  (logic 0.078ns (20.207%)  route 0.308ns (79.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X56Y10         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.308     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X56Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y10         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.671ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.354ns  (logic 0.076ns (21.469%)  route 0.278ns (78.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X60Y24         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.278     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X60Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y24         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  9.671    

Slack (MET) :             9.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.299ns  (logic 0.078ns (26.087%)  route 0.221ns (73.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X60Y23         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.221     0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X60Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y23         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  9.726    

Slack (MET) :             9.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.282ns  (logic 0.080ns (28.369%)  route 0.202ns (71.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y10         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.202     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X55Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y10         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  9.743    

Slack (MET) :             9.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.282ns  (logic 0.079ns (28.014%)  route 0.203ns (71.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X59Y23         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.203     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X59Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y23         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  9.743    





---------------------------------------------------------------------------------------------------
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  apb_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[5]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.178ns (12.092%)  route 1.294ns (87.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.856ns (routing 0.794ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.960ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.856     3.086    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.165 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[5]/Q
                         net (fo=1, routed)           0.586     3.751    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[5]
    SLICE_X64Y11         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.850 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_84/O
                         net (fo=1, routed)           0.708     4.558    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[5]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.669    13.471    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.874    
                         clock uncertainty           -0.187    12.687    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[5])
                                                     -0.300    12.387    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[19]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.228ns (15.563%)  route 1.237ns (84.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.840ns (routing 0.794ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.960ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.840     3.070    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.149 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[19]/Q
                         net (fo=1, routed)           0.418     3.567    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[19]
    SLICE_X64Y10         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.716 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_70/O
                         net (fo=1, routed)           0.819     4.535    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[19]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.669    13.471    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.874    
                         clock uncertainty           -0.187    12.687    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[19])
                                                     -0.301    12.386    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[14]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.118ns (8.852%)  route 1.215ns (91.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.859ns (routing 0.794ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.960ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.859     3.089    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y9          FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.170 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[14]/Q
                         net (fo=1, routed)           0.443     3.613    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[14]
    SLICE_X63Y9          LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     3.650 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_75/O
                         net (fo=1, routed)           0.772     4.422    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[14]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.669    13.471    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.874    
                         clock uncertainty           -0.187    12.687    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[14])
                                                     -0.305    12.382    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_req_reg/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.211ns (12.827%)  route 1.434ns (87.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 13.492 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.822ns (routing 0.794ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.960ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.822     3.052    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y17         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.130 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_req_reg/Q
                         net (fo=3, routed)           0.810     3.940    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/xsdb_apb_req_0_s
    SLICE_X68Y16         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     4.073 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/apb_mux_sel_r[0]_i_1/O
                         net (fo=1, routed)           0.624     4.697    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]_8[0]
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.690    13.492    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                         clock pessimism             -0.597    12.895    
                         clock uncertainty           -0.187    12.708    
    SLICE_X68Y16         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.733    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  8.036    

Slack (MET) :             8.067ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[25]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.168ns (13.559%)  route 1.071ns (86.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.853ns (routing 0.794ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.960ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.853     3.083    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.162 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[25]/Q
                         net (fo=1, routed)           0.483     3.645    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[25]
    SLICE_X62Y10         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.734 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_64/O
                         net (fo=1, routed)           0.588     4.322    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[25]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.669    13.471    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.874    
                         clock uncertainty           -0.187    12.687    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[25])
                                                     -0.298    12.389    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                  8.067    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[17]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.202ns (16.343%)  route 1.034ns (83.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.839ns (routing 0.794ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.960ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.839     3.069    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y12         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.148 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[17]/Q
                         net (fo=1, routed)           0.435     3.583    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[17]
    SLICE_X64Y12         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.706 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_72/O
                         net (fo=1, routed)           0.599     4.305    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[17]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.669    13.471    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.874    
                         clock uncertainty           -0.187    12.687    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[17])
                                                     -0.306    12.381    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[20]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.168ns (14.141%)  route 1.020ns (85.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.864ns (routing 0.794ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.960ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.864     3.094    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.172 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[20]/Q
                         net (fo=1, routed)           0.443     3.615    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[20]
    SLICE_X61Y10         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.705 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_69/O
                         net (fo=1, routed)           0.577     4.282    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[20]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.669    13.471    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.874    
                         clock uncertainty           -0.187    12.687    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[20])
                                                     -0.313    12.374    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[29]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.169ns (14.274%)  route 1.015ns (85.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.865ns (routing 0.794ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.960ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.865     3.095    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y9          FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.173 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[29]/Q
                         net (fo=1, routed)           0.195     3.368    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[29]
    SLICE_X61Y8          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.459 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_60/O
                         net (fo=1, routed)           0.820     4.279    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[29]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.669    13.471    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.874    
                         clock uncertainty           -0.187    12.687    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[29])
                                                     -0.311    12.376    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  8.097    

Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[11]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.202ns (15.918%)  route 1.067ns (84.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.849ns (routing 0.794ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.960ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.849     3.079    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y12         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.156 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[11]/Q
                         net (fo=1, routed)           0.345     3.501    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[9]
    SLICE_X65Y12         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.626 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_46/O
                         net (fo=1, routed)           0.722     4.348    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[11]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.669    13.471    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.874    
                         clock uncertainty           -0.187    12.687    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[11])
                                                     -0.222    12.465    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.118ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[28]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.201ns (17.283%)  route 0.962ns (82.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.865ns (routing 0.794ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.960ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.865     3.095    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y9          FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.173 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[28]/Q
                         net (fo=1, routed)           0.397     3.570    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[28]
    SLICE_X61Y9          LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.693 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_61/O
                         net (fo=1, routed)           0.565     4.258    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[28]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224    11.778    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.802 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.669    13.471    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.874    
                         clock uncertainty           -0.187    12.687    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[28])
                                                     -0.311    12.376    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  8.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[10]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.055ns (12.731%)  route 0.377ns (87.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.012ns (routing 0.431ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.012     2.043    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y13         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.084 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[10]/Q
                         net (fo=1, routed)           0.152     2.236    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[8]
    SLICE_X63Y12         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     2.250 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_47/O
                         net (fo=1, routed)           0.225     2.475    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[10]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.171     1.842    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.231    
                         clock uncertainty            0.187     2.418    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[10])
                                                     -0.045     2.373    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[31]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.060ns (13.793%)  route 0.375ns (86.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.018ns (routing 0.431ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.018     2.049    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y9          FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.087 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[31]/Q
                         net (fo=1, routed)           0.088     2.175    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[31]
    SLICE_X61Y8          LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     2.197 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_58/O
                         net (fo=1, routed)           0.287     2.484    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[31]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.171     1.842    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.231    
                         clock uncertainty            0.187     2.418    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[31])
                                                     -0.048     2.370    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWRITE
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.061ns (13.348%)  route 0.396ns (86.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.008ns (routing 0.431ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.008     2.039    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X66Y12         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y12         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.078 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwrite_reg/Q
                         net (fo=2, routed)           0.127     2.205    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/xsdb_apb_pwrite_0_s
    SLICE_X66Y12         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.022     2.227 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_3/O
                         net (fo=1, routed)           0.269     2.496    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWRITE
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWRITE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.171     1.842    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.231    
                         clock uncertainty            0.187     2.418    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWRITE)
                                                     -0.049     2.369    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[15]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.078ns (16.738%)  route 0.388ns (83.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.010ns (routing 0.431ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.010     2.041    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y12         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.079 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[15]/Q
                         net (fo=1, routed)           0.123     2.202    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[13]
    SLICE_X65Y12         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.040     2.242 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_42/O
                         net (fo=1, routed)           0.265     2.507    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[15]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.171     1.842    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.231    
                         clock uncertainty            0.187     2.418    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[15])
                                                     -0.042     2.376    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[11]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.060ns (13.015%)  route 0.401ns (86.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.018ns (routing 0.431ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.018     2.049    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.087 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[11]/Q
                         net (fo=1, routed)           0.140     2.227    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[11]
    SLICE_X61Y10         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     2.249 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_78/O
                         net (fo=1, routed)           0.261     2.510    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[11]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.171     1.842    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.231    
                         clock uncertainty            0.187     2.418    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[11])
                                                     -0.043     2.375    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[2]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.062ns (13.508%)  route 0.397ns (86.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.011ns (routing 0.431ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.011     2.042    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y12         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.082 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[2]/Q
                         net (fo=1, routed)           0.175     2.257    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[0]
    SLICE_X65Y12         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     2.279 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_55/O
                         net (fo=1, routed)           0.222     2.501    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[2]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.171     1.842    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.231    
                         clock uncertainty            0.187     2.418    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[2])
                                                     -0.063     2.355    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[8]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.074ns (15.226%)  route 0.412ns (84.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.005ns (routing 0.431ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.005     2.036    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.075 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[8]/Q
                         net (fo=1, routed)           0.150     2.225    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[8]
    SLICE_X65Y10         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     2.260 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_81/O
                         net (fo=1, routed)           0.262     2.522    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[8]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.171     1.842    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.231    
                         clock uncertainty            0.187     2.418    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[8])
                                                     -0.045     2.373    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[4]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.086ns (18.860%)  route 0.370ns (81.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.014ns (routing 0.431ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.014     2.045    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y14         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.082 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[4]/Q
                         net (fo=1, routed)           0.127     2.209    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[2]
    SLICE_X65Y14         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.049     2.258 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_53/O
                         net (fo=1, routed)           0.243     2.501    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[4]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.171     1.842    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.231    
                         clock uncertainty            0.187     2.418    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[4])
                                                     -0.071     2.347    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[4]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.073ns (14.629%)  route 0.426ns (85.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.005ns (routing 0.431ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.005     2.036    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.074 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[4]/Q
                         net (fo=1, routed)           0.136     2.210    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[4]
    SLICE_X65Y10         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     2.245 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_85/O
                         net (fo=1, routed)           0.290     2.535    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[4]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.171     1.842    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.231    
                         clock uncertainty            0.187     2.418    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[4])
                                                     -0.042     2.376    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[30]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.073ns (15.208%)  route 0.407ns (84.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.018ns (routing 0.431ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.643ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.018     2.049    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y9          FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.087 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[30]/Q
                         net (fo=1, routed)           0.168     2.255    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[30]
    SLICE_X61Y9          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.035     2.290 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_59/O
                         net (fo=1, routed)           0.239     2.529    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[30]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.171     1.842    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.231    
                         clock uncertainty            0.187     2.418    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[30])
                                                     -0.049     2.369    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  axi_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[9]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.595ns (9.799%)  route 5.477ns (90.201%))
  Logic Levels:           4  (LUT1=1 LUT3=3)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 3.051ns (routing 1.362ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.815     4.081    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y93         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     4.248 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_13/O
                         net (fo=3, routed)           0.992     5.240    bbq_inst/hbm_int_pb_data[tail][4]
    SLICE_X52Y63         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.398 r  bbq_inst/hbm_pp_rdaddress_inferred_i_13/O
                         net (fo=66, routed)          1.690     7.088    bbq_inst/hbm_pp_rdaddress[4]
    SLICE_X31Y24         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     7.154 r  bbq_inst/hbm_he_rdaddress_inferred_i_13/O
                         net (fo=1, routed)           0.420     7.574    bbq_inst/hbm_he_rdaddress[4]
    SLICE_X31Y24         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     7.697 r  bbq_inst/hbm_he_rdaddress_inst__11/O
                         net (fo=4, routed)           1.560     9.257    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARADDR[9]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.051    14.846    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism             -0.597    14.249    
                         clock uncertainty           -0.187    14.062    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARADDR[9])
                                                     -0.311    13.751    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[14]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.506ns (8.355%)  route 5.550ns (91.645%))
  Logic Levels:           4  (LUT1=1 LUT3=3)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 3.051ns (routing 1.362ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.889     4.155    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X66Y55         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     4.271 r  bbq_inst/hbm_int_pb_data[head]_inferred_i_8/O
                         net (fo=3, routed)           0.543     4.814    bbq_inst/hbm_int_pb_data[head][9]
    SLICE_X56Y55         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     4.949 r  bbq_inst/hbm_np_rdaddress_inferred_i_8/O
                         net (fo=66, routed)          1.957     6.906    bbq_inst/hbm_np_rdaddress[9]
    SLICE_X31Y29         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     7.041 r  bbq_inst/hbm_he_rdaddress_inferred_i_8/O
                         net (fo=1, routed)           0.591     7.632    bbq_inst/hbm_he_rdaddress[9]
    SLICE_X31Y21         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.671 r  bbq_inst/hbm_he_rdaddress_inst__6/O
                         net (fo=4, routed)           1.570     9.241    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARADDR[14]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.051    14.846    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism             -0.597    14.249    
                         clock uncertainty           -0.187    14.062    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARADDR[14])
                                                     -0.271    13.791    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[15]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 0.430ns (7.246%)  route 5.504ns (92.754%))
  Logic Levels:           4  (LUT1=1 LUT3=3)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 3.051ns (routing 1.362ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.812     4.078    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X62Y57         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.176 r  bbq_inst/hbm_int_pb_data[head]_inferred_i_7/O
                         net (fo=3, routed)           0.508     4.684    bbq_inst/hbm_int_pb_data[head][10]
    SLICE_X56Y57         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.785 r  bbq_inst/hbm_np_rdaddress_inferred_i_7/O
                         net (fo=66, routed)          2.051     6.836    bbq_inst/hbm_np_rdaddress[10]
    SLICE_X31Y23         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     6.935 r  bbq_inst/hbm_he_rdaddress_inferred_i_7/O
                         net (fo=1, routed)           0.500     7.435    bbq_inst/hbm_he_rdaddress[10]
    SLICE_X32Y22         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     7.486 r  bbq_inst/hbm_he_rdaddress_inst__5/O
                         net (fo=4, routed)           1.633     9.119    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARADDR[15]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.051    14.846    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism             -0.597    14.249    
                         clock uncertainty           -0.187    14.062    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARADDR[15])
                                                     -0.327    13.735    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[11]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.457ns (7.712%)  route 5.469ns (92.288%))
  Logic Levels:           4  (LUT1=1 LUT3=3)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 3.051ns (routing 1.362ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.827     4.093    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y91         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.183 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_11/O
                         net (fo=3, routed)           1.025     5.208    bbq_inst/hbm_int_pb_data[tail][6]
    SLICE_X45Y64         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.373 r  bbq_inst/hbm_pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          1.346     6.719    bbq_inst/hbm_pp_rdaddress[6]
    SLICE_X31Y24         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.772 r  bbq_inst/hbm_he_rdaddress_inferred_i_11/O
                         net (fo=1, routed)           0.532     7.304    bbq_inst/hbm_he_rdaddress[6]
    SLICE_X31Y24         LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     7.372 r  bbq_inst/hbm_he_rdaddress_inst__9/O
                         net (fo=4, routed)           1.739     9.111    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARADDR[11]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.051    14.846    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism             -0.597    14.249    
                         clock uncertainty           -0.187    14.062    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARADDR[11])
                                                     -0.321    13.741    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[21]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 0.384ns (6.632%)  route 5.406ns (93.368%))
  Logic Levels:           4  (LUT1=1 LUT3=3)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 3.051ns (routing 1.362ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.771     4.037    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X63Y56         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     4.109 r  bbq_inst/hbm_int_pb_data[head]_inferred_i_1/O
                         net (fo=3, routed)           0.948     5.057    bbq_inst/hbm_int_pb_data[head][16]
    SLICE_X56Y57         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     5.154 r  bbq_inst/hbm_np_rdaddress_inferred_i_1/O
                         net (fo=35, routed)          1.559     6.713    bbq_inst/hbm_np_rdaddress[16]
    SLICE_X33Y40         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     6.811 r  bbq_inst/hbm_he_rdaddress_inferred_i_1/O
                         net (fo=1, routed)           0.733     7.544    bbq_inst/hbm_he_rdaddress[16]
    SLICE_X33Y22         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     7.580 r  bbq_inst/hbm_he_rdaddress_inst/O
                         net (fo=4, routed)           1.395     8.975    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARADDR[21]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[21]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.051    14.846    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism             -0.597    14.249    
                         clock uncertainty           -0.187    14.062    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARADDR[21])
                                                     -0.318    13.744    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[13]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.462ns (7.929%)  route 5.365ns (92.071%))
  Logic Levels:           4  (LUT1=1 LUT3=3)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 3.051ns (routing 1.362ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.780     4.046    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y91         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.112     4.158 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_9/O
                         net (fo=3, routed)           0.637     4.795    bbq_inst/hbm_int_pb_data[tail][8]
    SLICE_X52Y62         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     4.861 r  bbq_inst/hbm_pp_rdaddress_inferred_i_9/O
                         net (fo=66, routed)          1.640     6.501    bbq_inst/hbm_pp_rdaddress[8]
    SLICE_X31Y24         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     6.569 r  bbq_inst/hbm_he_rdaddress_inferred_i_9/O
                         net (fo=1, routed)           0.575     7.144    bbq_inst/hbm_he_rdaddress[8]
    SLICE_X31Y24         LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     7.279 r  bbq_inst/hbm_he_rdaddress_inst__7/O
                         net (fo=4, routed)           1.733     9.012    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARADDR[13]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.051    14.846    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism             -0.597    14.249    
                         clock uncertainty           -0.187    14.062    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARADDR[13])
                                                     -0.260    13.802    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[10]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.501ns (8.699%)  route 5.258ns (91.301%))
  Logic Levels:           4  (LUT1=1 LUT3=3)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 3.051ns (routing 1.362ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.982     4.248    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y95         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     4.364 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_12/O
                         net (fo=3, routed)           0.928     5.292    bbq_inst/hbm_int_pb_data[tail][5]
    SLICE_X52Y65         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     5.401 r  bbq_inst/hbm_pp_rdaddress_inferred_i_12/O
                         net (fo=66, routed)          1.621     7.022    bbq_inst/hbm_pp_rdaddress[5]
    SLICE_X31Y23         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     7.180 r  bbq_inst/hbm_he_rdaddress_inferred_i_12/O
                         net (fo=1, routed)           0.376     7.556    bbq_inst/hbm_he_rdaddress[5]
    SLICE_X31Y23         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     7.593 r  bbq_inst/hbm_he_rdaddress_inst__10/O
                         net (fo=4, routed)           1.351     8.944    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARADDR[10]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.051    14.846    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism             -0.597    14.249    
                         clock uncertainty           -0.187    14.062    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARADDR[10])
                                                     -0.310    13.752    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[17]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.659ns (11.449%)  route 5.097ns (88.551%))
  Logic Levels:           4  (LUT1=1 LUT3=3)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 3.051ns (routing 1.362ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.967     4.233    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X46Y92         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.382 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_5/O
                         net (fo=3, routed)           0.583     4.965    bbq_inst/hbm_int_pb_data[tail][12]
    SLICE_X47Y64         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.115 r  bbq_inst/hbm_pp_rdaddress_inferred_i_5/O
                         net (fo=35, routed)          1.293     6.408    bbq_inst/hbm_pp_rdaddress[12]
    SLICE_X33Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.554 r  bbq_inst/hbm_he_rdaddress_inferred_i_5/O
                         net (fo=1, routed)           0.785     7.339    bbq_inst/hbm_he_rdaddress[12]
    SLICE_X33Y22         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.472 r  bbq_inst/hbm_he_rdaddress_inst__3/O
                         net (fo=4, routed)           1.469     8.941    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARADDR[17]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[17]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.051    14.846    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism             -0.597    14.249    
                         clock uncertainty           -0.187    14.062    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARADDR[17])
                                                     -0.311    13.751    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[7]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.492ns (8.583%)  route 5.240ns (91.417%))
  Logic Levels:           4  (LUT1=1 LUT3=3)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 3.051ns (routing 1.362ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.815     4.081    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.230 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_15/O
                         net (fo=3, routed)           0.635     4.865    bbq_inst/hbm_int_pb_data[tail][2]
    SLICE_X52Y63         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     5.026 r  bbq_inst/hbm_pp_rdaddress_inferred_i_15/O
                         net (fo=66, routed)          1.651     6.677    bbq_inst/hbm_pp_rdaddress[2]
    SLICE_X32Y22         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     6.743 r  bbq_inst/hbm_he_rdaddress_inferred_i_15/O
                         net (fo=1, routed)           0.361     7.104    bbq_inst/hbm_he_rdaddress[2]
    SLICE_X32Y22         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.139 r  bbq_inst/hbm_he_rdaddress_inst__13/O
                         net (fo=4, routed)           1.778     8.917    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARADDR[7]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.051    14.846    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism             -0.597    14.249    
                         clock uncertainty           -0.187    14.062    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARADDR[7])
                                                     -0.295    13.767    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 0.595ns (10.216%)  route 5.229ns (89.784%))
  Logic Levels:           4  (LUT1=1 LUT3=3)
  Clock Path Skew:        0.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 14.746 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.794ns, distribution 1.161ns)
  Clock Net Delay (Destination): 2.951ns (routing 1.362ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.955     3.185    bbq_inst/clk
    SLICE_X43Y57         FDRE                                         r  bbq_inst/hbm_reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.266 r  bbq_inst/hbm_reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          0.815     4.081    bbq_inst/hbm_reg_op_color_s[9]
    SLICE_X50Y93         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     4.248 r  bbq_inst/hbm_int_pb_data[tail]_inferred_i_13/O
                         net (fo=3, routed)           0.992     5.240    bbq_inst/hbm_int_pb_data[tail][4]
    SLICE_X52Y63         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.398 r  bbq_inst/hbm_pp_rdaddress_inferred_i_13/O
                         net (fo=66, routed)          1.690     7.088    bbq_inst/hbm_pp_rdaddress[4]
    SLICE_X31Y24         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     7.154 r  bbq_inst/hbm_he_rdaddress_inferred_i_13/O
                         net (fo=1, routed)           0.420     7.574    bbq_inst/hbm_he_rdaddress[4]
    SLICE_X31Y24         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     7.697 r  bbq_inst/hbm_he_rdaddress_inst__11/O
                         net (fo=4, routed)           1.312     9.009    <hidden>
    SLICE_X34Y11         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    11.771    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.795 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         2.951    14.746    <hidden>
    SLICE_X34Y11         SRL16E                                       r  <hidden>
                         clock pessimism             -0.597    14.149    
                         clock uncertainty           -0.187    13.962    
    SLICE_X34Y11         SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.075    13.887    <hidden>
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  4.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 bbq_inst/AXI_00_AWADDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWADDR[4]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.057ns (3.444%)  route 1.598ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.900ns (routing 0.725ns, distribution 1.175ns)
  Clock Net Delay (Destination): 3.405ns (routing 1.496ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.900     3.694    bbq_inst/clk
    SLICE_X2Y11          FDRE                                         r  bbq_inst/AXI_00_AWADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.751 r  bbq_inst/AXI_00_AWADDR_reg[4]/Q
                         net (fo=2, routed)           1.598     5.349    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_AWADDR[4]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.597     5.235    
                         clock uncertainty            0.187     5.422    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_AWADDR[4])
                                                     -0.093     5.329    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -5.329    
                         arrival time                           5.349    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 bbq_inst/AXI_00_AWLEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWLEN[3]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.060ns (3.663%)  route 1.578ns (96.337%))
  Logic Levels:           0  
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.901ns (routing 0.725ns, distribution 1.176ns)
  Clock Net Delay (Destination): 3.405ns (routing 1.496ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.901     3.695    bbq_inst/clk
    SLICE_X2Y11          FDRE                                         r  bbq_inst/AXI_00_AWLEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.755 r  bbq_inst/AXI_00_AWLEN_reg[3]/Q
                         net (fo=2, routed)           1.578     5.333    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_AWLEN[3]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWLEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.597     5.235    
                         clock uncertainty            0.187     5.422    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_AWLEN[3])
                                                     -0.121     5.301    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -5.301    
                         arrival time                           5.333    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bbq_inst/AXI_00_AWADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWADDR[12]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.058ns (3.547%)  route 1.577ns (96.453%))
  Logic Levels:           0  
  Clock Path Skew:        1.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.897ns (routing 0.725ns, distribution 1.172ns)
  Clock Net Delay (Destination): 3.405ns (routing 1.496ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.897     3.691    bbq_inst/clk
    SLICE_X2Y12          FDRE                                         r  bbq_inst/AXI_00_AWADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.749 r  bbq_inst/AXI_00_AWADDR_reg[12]/Q
                         net (fo=2, routed)           1.577     5.326    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_AWADDR[12]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.597     5.235    
                         clock uncertainty            0.187     5.422    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_AWADDR[12])
                                                     -0.139     5.283    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -5.283    
                         arrival time                           5.326    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bbq_inst/AXI_00_ARLEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARLEN[0]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.060ns (3.628%)  route 1.594ns (96.372%))
  Logic Levels:           0  
  Clock Path Skew:        1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.893ns (routing 0.725ns, distribution 1.168ns)
  Clock Net Delay (Destination): 3.405ns (routing 1.496ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.893     3.687    bbq_inst/clk
    SLICE_X1Y12          FDRE                                         r  bbq_inst/AXI_00_ARLEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     3.747 r  bbq_inst/AXI_00_ARLEN_reg[0]/Q
                         net (fo=2, routed)           1.594     5.341    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARLEN[0]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARLEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.597     5.235    
                         clock uncertainty            0.187     5.422    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARLEN[0])
                                                     -0.135     5.287    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -5.287    
                         arrival time                           5.341    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bbq_inst/AXI_00_AWADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWADDR[5]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.057ns (3.417%)  route 1.611ns (96.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.896ns (routing 0.725ns, distribution 1.171ns)
  Clock Net Delay (Destination): 3.405ns (routing 1.496ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.896     3.690    bbq_inst/clk
    SLICE_X2Y12          FDRE                                         r  bbq_inst/AXI_00_AWADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.747 r  bbq_inst/AXI_00_AWADDR_reg[5]/Q
                         net (fo=2, routed)           1.611     5.358    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_AWADDR[5]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.597     5.235    
                         clock uncertainty            0.187     5.422    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_AWADDR[5])
                                                     -0.129     5.293    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -5.293    
                         arrival time                           5.358    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bbq_inst/AXI_00_ARID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARID[0]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.058ns (3.496%)  route 1.601ns (96.504%))
  Logic Levels:           0  
  Clock Path Skew:        1.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.892ns (routing 0.725ns, distribution 1.167ns)
  Clock Net Delay (Destination): 3.405ns (routing 1.496ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.892     3.686    bbq_inst/clk
    SLICE_X1Y12          FDRE                                         r  bbq_inst/AXI_00_ARID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.744 r  bbq_inst/AXI_00_ARID_reg[0]/Q
                         net (fo=2, routed)           1.601     5.345    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARID[0]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARID[0]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.597     5.235    
                         clock uncertainty            0.187     5.422    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARID[0])
                                                     -0.145     5.277    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -5.277    
                         arrival time                           5.345    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bbq_inst/AXI_00_AWSIZE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWSIZE[1]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.058ns (3.463%)  route 1.617ns (96.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.901ns (routing 0.725ns, distribution 1.176ns)
  Clock Net Delay (Destination): 3.405ns (routing 1.496ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.901     3.695    bbq_inst/clk
    SLICE_X2Y11          FDRE                                         r  bbq_inst/AXI_00_AWSIZE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.753 r  bbq_inst/AXI_00_AWSIZE_reg[1]/Q
                         net (fo=2, routed)           1.617     5.370    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_AWSIZE[1]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWSIZE[1]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.597     5.235    
                         clock uncertainty            0.187     5.422    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_AWSIZE[1])
                                                     -0.126     5.296    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -5.296    
                         arrival time                           5.370    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 bbq_inst/AXI_00_AWADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWADDR[23]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.058ns (3.479%)  route 1.609ns (96.521%))
  Logic Levels:           0  
  Clock Path Skew:        1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.893ns (routing 0.725ns, distribution 1.168ns)
  Clock Net Delay (Destination): 3.405ns (routing 1.496ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.893     3.687    bbq_inst/clk
    SLICE_X1Y11          FDRE                                         r  bbq_inst/AXI_00_AWADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.745 r  bbq_inst/AXI_00_AWADDR_reg[23]/Q
                         net (fo=2, routed)           1.609     5.354    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_AWADDR[23]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWADDR[23]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.597     5.235    
                         clock uncertainty            0.187     5.422    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_AWADDR[23])
                                                     -0.143     5.279    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -5.279    
                         arrival time                           5.354    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 bbq_inst/AXI_00_AWADDR_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWADDR[32]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.058ns (3.434%)  route 1.631ns (96.566%))
  Logic Levels:           0  
  Clock Path Skew:        1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.893ns (routing 0.725ns, distribution 1.168ns)
  Clock Net Delay (Destination): 3.405ns (routing 1.496ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.893     3.687    bbq_inst/clk
    SLICE_X1Y11          FDRE                                         r  bbq_inst/AXI_00_AWADDR_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.745 r  bbq_inst/AXI_00_AWADDR_reg[28]/Q
                         net (fo=2, routed)           1.631     5.376    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_AWADDR[32]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWADDR[32]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.597     5.235    
                         clock uncertainty            0.187     5.422    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_AWADDR[32])
                                                     -0.122     5.300    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -5.300    
                         arrival time                           5.376    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bbq_inst/AXI_00_ARSIZE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARSIZE[1]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.058ns (3.335%)  route 1.681ns (96.665%))
  Logic Levels:           0  
  Clock Path Skew:        1.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.892ns (routing 0.725ns, distribution 1.167ns)
  Clock Net Delay (Destination): 3.405ns (routing 1.496ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.892     3.686    bbq_inst/clk
    SLICE_X1Y12          FDRE                                         r  bbq_inst/AXI_00_ARSIZE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.744 r  bbq_inst/AXI_00_ARSIZE_reg[1]/Q
                         net (fo=2, routed)           1.681     5.425    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ARSIZE[1]
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ARSIZE[1]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.597     5.235    
                         clock uncertainty            0.187     5.422    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_ARSIZE[1])
                                                     -0.091     5.331    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -5.331    
                         arrival time                           5.425    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       49.675ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.350ns  (logic 0.079ns (22.571%)  route 0.271ns (77.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X55Y8          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.271     0.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X56Y8          FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 49.675    

Slack (MET) :             49.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.337ns  (logic 0.078ns (23.145%)  route 0.259ns (76.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X60Y24         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.259     0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X59Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X59Y24         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                 49.688    

Slack (MET) :             49.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.336ns  (logic 0.078ns (23.214%)  route 0.258ns (76.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X60Y23         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.258     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X60Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X60Y23         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                 49.689    

Slack (MET) :             49.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.335ns  (logic 0.080ns (23.881%)  route 0.255ns (76.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X60Y24         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.255     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X60Y24         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                 49.690    

Slack (MET) :             49.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.302ns  (logic 0.078ns (25.828%)  route 0.224ns (74.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X56Y10         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.224     0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X56Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X56Y10         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 49.723    

Slack (MET) :             49.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.285ns  (logic 0.078ns (27.368%)  route 0.207ns (72.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X60Y24         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.207     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X60Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X60Y24         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 49.740    

Slack (MET) :             49.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.282ns  (logic 0.079ns (28.014%)  route 0.203ns (71.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X55Y8          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.203     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X55Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y8          FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                 49.743    

Slack (MET) :             49.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.278ns  (logic 0.081ns (29.137%)  route 0.197ns (70.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X55Y8          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.197     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X55Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y8          FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 49.747    





---------------------------------------------------------------------------------------------------
From Clock:  apb_clk_clk_wiz_0_1
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.566ns (21.505%)  route 2.066ns (78.495%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 13.426 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.879ns (routing 1.055ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.725ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.879     3.120    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.414 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.703     4.117    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y15         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.266 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.504     4.770    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X64Y13         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     4.843 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.293     5.136    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.186 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.566     5.752    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X62Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.632    13.426    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[2]/C
                         clock pessimism             -0.597    12.829    
                         clock uncertainty           -0.187    12.642    
    SLICE_X62Y11         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    12.582    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[2]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.566ns (21.505%)  route 2.066ns (78.495%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 13.426 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.879ns (routing 1.055ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.725ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.879     3.120    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.414 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.703     4.117    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y15         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.266 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.504     4.770    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X64Y13         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     4.843 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.293     5.136    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.186 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.566     5.752    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X62Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.632    13.426    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[4]/C
                         clock pessimism             -0.597    12.829    
                         clock uncertainty           -0.187    12.642    
    SLICE_X62Y11         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    12.582    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[4]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.566ns (21.505%)  route 2.066ns (78.495%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 13.426 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.879ns (routing 1.055ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.725ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.879     3.120    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.414 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.703     4.117    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y15         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.266 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.504     4.770    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X64Y13         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     4.843 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.293     5.136    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.186 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          0.566     5.752    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X62Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.632    13.426    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[7]/C
                         clock pessimism             -0.597    12.829    
                         clock uncertainty           -0.187    12.642    
    SLICE_X62Y11         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    12.582    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[7]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.567ns (21.658%)  route 2.051ns (78.342%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 13.427 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.879ns (routing 1.055ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.725ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.879     3.120    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.414 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.703     4.117    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y15         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.266 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.504     4.770    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X64Y13         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     4.843 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.294     5.137    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.188 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          0.550     5.738    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X60Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.633    13.427    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[27]/C
                         clock pessimism             -0.597    12.830    
                         clock uncertainty           -0.187    12.643    
    SLICE_X60Y10         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    12.569    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[27]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.567ns (21.985%)  route 2.012ns (78.015%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 13.425 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.879ns (routing 1.055ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.725ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.879     3.120    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.414 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.703     4.117    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y15         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.266 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.504     4.770    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X64Y13         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     4.843 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.294     5.137    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.188 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          0.511     5.699    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.631    13.425    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y14         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/C
                         clock pessimism             -0.597    12.828    
                         clock uncertainty           -0.187    12.641    
    SLICE_X60Y14         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    12.567    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.567ns (21.985%)  route 2.012ns (78.015%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 13.425 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.879ns (routing 1.055ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.725ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.879     3.120    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.414 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.703     4.117    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y15         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.266 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.504     4.770    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X64Y13         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     4.843 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.294     5.137    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.188 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          0.511     5.699    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.631    13.425    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y14         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[24]/C
                         clock pessimism             -0.597    12.828    
                         clock uncertainty           -0.187    12.641    
    SLICE_X60Y14         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    12.567    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[24]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.567ns (21.985%)  route 2.012ns (78.015%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 13.425 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.879ns (routing 1.055ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.725ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.879     3.120    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.414 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.703     4.117    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y15         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.266 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.504     4.770    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X64Y13         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     4.843 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.294     5.137    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.188 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          0.511     5.699    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.631    13.425    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y14         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[31]/C
                         clock pessimism             -0.597    12.828    
                         clock uncertainty           -0.187    12.641    
    SLICE_X60Y14         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    12.567    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[31]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.567ns (22.037%)  route 2.006ns (77.963%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 13.426 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.879ns (routing 1.055ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.725ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.879     3.120    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.414 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.703     4.117    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y15         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.266 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.504     4.770    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X64Y13         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     4.843 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.294     5.137    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.188 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          0.505     5.693    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X60Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.632    13.426    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[17]/C
                         clock pessimism             -0.597    12.829    
                         clock uncertainty           -0.187    12.642    
    SLICE_X60Y11         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    12.568    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[17]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.567ns (22.037%)  route 2.006ns (77.963%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 13.426 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.879ns (routing 1.055ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.725ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.879     3.120    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.414 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.703     4.117    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y15         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.266 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.504     4.770    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X64Y13         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     4.843 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.294     5.137    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.188 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          0.505     5.693    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X60Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.632    13.426    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/C
                         clock pessimism             -0.597    12.829    
                         clock uncertainty           -0.187    12.642    
    SLICE_X60Y11         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    12.568    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.567ns (22.037%)  route 2.006ns (77.963%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 13.426 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.879ns (routing 1.055ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.725ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.879     3.120    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.414 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          0.703     4.117    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y15         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.266 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          0.504     4.770    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X64Y13         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     4.843 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.294     5.137    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.188 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          0.505     5.693    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X60Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.632    13.426    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[20]/C
                         clock pessimism             -0.597    12.829    
                         clock uncertainty           -0.187    12.642    
    SLICE_X60Y11         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    12.568    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[20]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  6.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.040ns (9.390%)  route 0.386ns (90.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.052ns (routing 0.576ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.474ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.052     2.089    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X63Y10         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.129 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[5]/Q
                         net (fo=1, routed)           0.386     2.515    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/DRAM_1_STAT_TEMP[5]
    SLICE_X63Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.141     1.805    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[5]/C
                         clock pessimism              0.389     2.194    
                         clock uncertainty            0.187     2.381    
    SLICE_X63Y10         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.428    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.039ns (8.986%)  route 0.395ns (91.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.048ns (routing 0.576ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.474ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.048     2.085    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X64Y13         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.124 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[4]/Q
                         net (fo=1, routed)           0.395     2.519    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/DRAM_1_STAT_TEMP[4]
    SLICE_X64Y13         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.137     1.801    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y13         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[4]/C
                         clock pessimism              0.389     2.190    
                         clock uncertainty            0.187     2.377    
    SLICE_X64Y13         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.423    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.060ns (13.393%)  route 0.388ns (86.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.048ns (routing 0.576ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.474ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.048     2.085    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.124 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         0.381     2.505    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/Q[0]
    SLICE_X62Y13         LUT5 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.021     2.526 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[0]_i_1/O
                         net (fo=1, routed)           0.007     2.533    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[0]_i_1_n_0
    SLICE_X62Y13         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.142     1.806    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y13         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[0]/C
                         clock pessimism              0.389     2.195    
                         clock uncertainty            0.187     2.382    
    SLICE_X62Y13         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.429    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.041ns (9.051%)  route 0.412ns (90.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.052ns (routing 0.576ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.474ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.052     2.089    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X63Y10         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.130 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[2]/Q
                         net (fo=1, routed)           0.412     2.542    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/DRAM_1_STAT_TEMP[2]
    SLICE_X63Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.141     1.805    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[2]/C
                         clock pessimism              0.389     2.194    
                         clock uncertainty            0.187     2.381    
    SLICE_X63Y10         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.428    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.175ns (36.157%)  route 0.309ns (63.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.034ns (routing 0.576ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.474ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.034     2.071    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[21])
                                                      0.134     2.205 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[21]
                         net (fo=4, routed)           0.283     2.488    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PRDATA[21]
    SLICE_X60Y14         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     2.529 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/data_from_apb[21]_i_1/O
                         net (fo=1, routed)           0.026     2.555    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/xsdb_apb_prdata_0_s[5]
    SLICE_X60Y14         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.138     1.802    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y14         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]/C
                         clock pessimism              0.389     2.191    
                         clock uncertainty            0.187     2.378    
    SLICE_X60Y14         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.424    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.183ns (36.673%)  route 0.316ns (63.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.034ns (routing 0.576ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.474ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.034     2.071    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[20])
                                                      0.133     2.204 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[20]
                         net (fo=4, routed)           0.292     2.496    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[20]
    SLICE_X61Y10         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.050     2.546 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[20]_i_1/O
                         net (fo=1, routed)           0.024     2.570    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[20]_i_1_n_0
    SLICE_X61Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.147     1.811    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[20]/C
                         clock pessimism              0.389     2.200    
                         clock uncertainty            0.187     2.387    
    SLICE_X61Y10         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.433    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.099ns (20.539%)  route 0.383ns (79.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.048ns (routing 0.576ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.474ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.048     2.085    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X68Y16         FDCE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.124 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         0.367     2.491    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[0]
    SLICE_X62Y12         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     2.551 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/data_from_apb[22]_i_1/O
                         net (fo=1, routed)           0.016     2.567    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/xsdb_apb_prdata_0_s[6]
    SLICE_X62Y12         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.143     1.807    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y12         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[22]/C
                         clock pessimism              0.389     2.196    
                         clock uncertainty            0.187     2.383    
    SLICE_X62Y12         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.429    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.151ns (30.754%)  route 0.340ns (69.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.034ns (routing 0.576ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.474ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.034     2.071    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[18])
                                                      0.128     2.199 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[18]
                         net (fo=4, routed)           0.319     2.518    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PRDATA[18]
    SLICE_X60Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.541 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/data_from_apb[18]_i_1/O
                         net (fo=1, routed)           0.021     2.562    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/xsdb_apb_prdata_0_s[2]
    SLICE_X60Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.138     1.802    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y11         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/C
                         clock pessimism              0.389     2.191    
                         clock uncertainty            0.187     2.378    
    SLICE_X60Y11         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.424    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.171ns (34.269%)  route 0.328ns (65.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.034ns (routing 0.576ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.474ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.034     2.071    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[5])
                                                      0.149     2.220 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[5]
                         net (fo=3, routed)           0.307     2.527    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[5]
    SLICE_X61Y13         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     2.549 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[5]_i_1/O
                         net (fo=1, routed)           0.021     2.570    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[5]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.145     1.809    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y13         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/C
                         clock pessimism              0.389     2.198    
                         clock uncertainty            0.187     2.385    
    SLICE_X61Y13         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     2.431    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.165ns (33.742%)  route 0.324ns (66.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.034ns (routing 0.576ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.474ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y43         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.034     2.071    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[22])
                                                      0.129     2.200 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[22]
                         net (fo=4, routed)           0.309     2.509    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[22]
    SLICE_X64Y10         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     2.545 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[22]_i_1/O
                         net (fo=1, routed)           0.015     2.560    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[22]_i_1_n_0
    SLICE_X64Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.134     1.798    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y10         FDRE                                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/C
                         clock pessimism              0.389     2.187    
                         clock uncertainty            0.187     2.374    
    SLICE_X64Y10         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.420    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  axi_clk_clk_wiz_0_1
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.839ns (41.027%)  route 1.206ns (58.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 13.530 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.725ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[2])
                                                      0.716     5.354 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[2]
                         net (fo=3, routed)           1.158     6.512    bbq_inst/hbm_he_q[2]
    SLICE_X33Y19         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     6.635 r  bbq_inst/hbm_he_q_s9_inferred_i_15/O
                         net (fo=1, routed)           0.048     6.683    bbq_inst/hbm_he_q_s9[2]
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.736    13.530    bbq_inst/clk
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[2]/C
                         clock pessimism             -0.597    12.933    
                         clock uncertainty           -0.187    12.746    
    SLICE_X33Y19         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    12.771    bbq_inst/hbm_reg_he_q_s9_reg[2]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.737ns (37.354%)  route 1.236ns (62.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 13.528 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.725ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[15])
                                                      0.687     5.325 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[15]
                         net (fo=3, routed)           1.187     6.512    bbq_inst/hbm_he_q[15]
    SLICE_X33Y19         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     6.562 r  bbq_inst/hbm_he_q_s9_inferred_i_2/O
                         net (fo=1, routed)           0.049     6.611    bbq_inst/hbm_he_q_s9[15]
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.734    13.528    bbq_inst/clk
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[15]/C
                         clock pessimism             -0.597    12.931    
                         clock uncertainty           -0.187    12.744    
    SLICE_X33Y19         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.769    bbq_inst/hbm_reg_he_q_s9_reg[15]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.818ns (41.502%)  route 1.153ns (58.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 13.530 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.725ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[11])
                                                      0.669     5.307 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[11]
                         net (fo=3, routed)           1.105     6.412    bbq_inst/hbm_he_q[11]
    SLICE_X32Y19         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     6.561 r  bbq_inst/hbm_he_q_s9_inferred_i_6/O
                         net (fo=1, routed)           0.048     6.609    bbq_inst/hbm_he_q_s9[11]
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.736    13.530    bbq_inst/clk
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[11]/C
                         clock pessimism             -0.597    12.933    
                         clock uncertainty           -0.187    12.746    
    SLICE_X32Y19         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    12.771    bbq_inst/hbm_reg_he_q_s9_reg[11]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.812ns (41.535%)  route 1.143ns (58.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 13.525 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.725ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[14])
                                                      0.689     5.327 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[14]
                         net (fo=3, routed)           1.093     6.420    bbq_inst/hbm_he_q[14]
    SLICE_X33Y22         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     6.543 r  bbq_inst/hbm_he_q_s9_inferred_i_3/O
                         net (fo=1, routed)           0.050     6.593    bbq_inst/hbm_he_q_s9[14]
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.731    13.525    bbq_inst/clk
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[14]/C
                         clock pessimism             -0.597    12.928    
                         clock uncertainty           -0.187    12.741    
    SLICE_X33Y22         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.766    bbq_inst/hbm_reg_he_q_s9_reg[14]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.823ns (42.620%)  route 1.108ns (57.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 13.532 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.725ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[0])
                                                      0.690     5.328 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[0]
                         net (fo=3, routed)           1.093     6.421    bbq_inst/hbm_he_q[0]
    SLICE_X32Y19         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.133     6.554 r  bbq_inst/hbm_he_q_s9_inferred_i_17/O
                         net (fo=1, routed)           0.015     6.569    bbq_inst/hbm_he_q_s9[0]
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.738    13.532    bbq_inst/clk
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[0]/C
                         clock pessimism             -0.597    12.935    
                         clock uncertainty           -0.187    12.748    
    SLICE_X32Y19         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    12.773    bbq_inst/hbm_reg_he_q_s9_reg[0]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.847ns (44.115%)  route 1.073ns (55.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 13.530 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.725ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[1])
                                                      0.699     5.337 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[1]
                         net (fo=3, routed)           1.022     6.359    bbq_inst/hbm_he_q[1]
    SLICE_X33Y19         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.507 r  bbq_inst/hbm_he_q_s9_inferred_i_16/O
                         net (fo=1, routed)           0.051     6.558    bbq_inst/hbm_he_q_s9[1]
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.736    13.530    bbq_inst/clk
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[1]/C
                         clock pessimism             -0.597    12.933    
                         clock uncertainty           -0.187    12.746    
    SLICE_X33Y19         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    12.771    bbq_inst/hbm_reg_he_q_s9_reg[1]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.747ns (39.755%)  route 1.132ns (60.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.725ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[10])
                                                      0.698     5.336 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[10]
                         net (fo=3, routed)           1.081     6.417    bbq_inst/hbm_he_q[10]
    SLICE_X33Y22         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.466 r  bbq_inst/hbm_he_q_s9_inferred_i_7/O
                         net (fo=1, routed)           0.051     6.517    bbq_inst/hbm_he_q_s9[10]
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.733    13.527    bbq_inst/clk
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[10]/C
                         clock pessimism             -0.597    12.930    
                         clock uncertainty           -0.187    12.743    
    SLICE_X33Y22         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    12.768    bbq_inst/hbm_reg_he_q_s9_reg[10]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.834ns (44.433%)  route 1.043ns (55.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 13.530 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.725ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[12])
                                                      0.710     5.348 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[12]
                         net (fo=3, routed)           0.994     6.342    bbq_inst/hbm_he_q[12]
    SLICE_X32Y19         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     6.466 r  bbq_inst/hbm_he_q_s9_inferred_i_5/O
                         net (fo=1, routed)           0.049     6.515    bbq_inst/hbm_he_q_s9[12]
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.736    13.530    bbq_inst/clk
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[12]/C
                         clock pessimism             -0.597    12.933    
                         clock uncertainty           -0.187    12.746    
    SLICE_X32Y19         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.771    bbq_inst/hbm_reg_he_q_s9_reg[12]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.739ns (39.455%)  route 1.134ns (60.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.725ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[5])
                                                      0.704     5.342 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[5]
                         net (fo=3, routed)           1.086     6.428    bbq_inst/hbm_he_q[5]
    SLICE_X33Y22         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     6.463 r  bbq_inst/hbm_he_q_s9_inferred_i_12/O
                         net (fo=1, routed)           0.048     6.511    bbq_inst/hbm_he_q_s9[5]
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.733    13.527    bbq_inst/clk
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[5]/C
                         clock pessimism             -0.597    12.930    
                         clock uncertainty           -0.187    12.743    
    SLICE_X33Y22         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    12.768    bbq_inst/hbm_reg_he_q_s9_reg[5]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.820ns (44.396%)  route 1.027ns (55.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 13.528 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.405ns (routing 1.496ns, distribution 1.909ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.725ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.205    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.233 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         3.405     4.638    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[13])
                                                      0.697     5.335 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[13]
                         net (fo=3, routed)           0.977     6.312    bbq_inst/hbm_he_q[13]
    SLICE_X33Y19         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     6.435 r  bbq_inst/hbm_he_q_s9_inferred_i_4/O
                         net (fo=1, routed)           0.050     6.485    bbq_inst/hbm_he_q_s9[13]
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.734    13.528    bbq_inst/clk
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[13]/C
                         clock pessimism             -0.597    12.931    
                         clock uncertainty           -0.187    12.744    
    SLICE_X33Y19         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.769    bbq_inst/hbm_reg_he_q_s9_reg[13]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  6.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/AXI_00_AWVALID_reg/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.278ns (47.521%)  route 0.307ns (52.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.872ns (routing 0.814ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.474ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.872     2.904    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_AWREADY_PIPE)
                                                      0.239     3.143 f  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/AWREADY_PIPE
                         net (fo=3, routed)           0.301     3.444    bbq_inst/AXI_00_AWREADY
    SLICE_X21Y13         LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.039     3.483 r  bbq_inst/AXI_00_AWVALID_i_1/O
                         net (fo=1, routed)           0.006     3.489    bbq_inst/AXI_00_AWVALID_i_1_n_0
    SLICE_X21Y13         FDRE                                         r  bbq_inst/AXI_00_AWVALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.257     1.921    bbq_inst/clk
    SLICE_X21Y13         FDRE                                         r  bbq_inst/AXI_00_AWVALID_reg/C
                         clock pessimism              0.389     2.310    
                         clock uncertainty            0.187     2.497    
    SLICE_X21Y13         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.544    bbq_inst/AXI_00_AWVALID_reg
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           3.489    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.244ns (34.463%)  route 0.464ns (65.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.872ns (routing 0.814ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.474ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.872     2.904    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[4])
                                                      0.222     3.126 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[4]
                         net (fo=3, routed)           0.448     3.574    bbq_inst/hbm_he_q[4]
    SLICE_X32Y19         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     3.596 r  bbq_inst/hbm_he_q_s9_inferred_i_13/O
                         net (fo=1, routed)           0.016     3.612    bbq_inst/hbm_he_q_s9[4]
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.206     1.870    bbq_inst/clk
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[4]/C
                         clock pessimism              0.389     2.259    
                         clock uncertainty            0.187     2.446    
    SLICE_X32Y19         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.492    bbq_inst/hbm_reg_he_q_s9_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.234ns (32.320%)  route 0.490ns (67.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.872ns (routing 0.814ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.474ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.872     2.904    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[8])
                                                      0.212     3.116 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[8]
                         net (fo=3, routed)           0.475     3.591    bbq_inst/hbm_he_q[8]
    SLICE_X33Y19         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.022     3.613 r  bbq_inst/hbm_he_q_s9_inferred_i_9/O
                         net (fo=1, routed)           0.015     3.628    bbq_inst/hbm_he_q_s9[8]
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.208     1.872    bbq_inst/clk
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[8]/C
                         clock pessimism              0.389     2.261    
                         clock uncertainty            0.187     2.448    
    SLICE_X33Y19         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.494    bbq_inst/hbm_reg_he_q_s9_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.251ns (34.525%)  route 0.476ns (65.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.872ns (routing 0.814ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.474ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.872     2.904    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[16])
                                                      0.216     3.120 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[16]
                         net (fo=3, routed)           0.459     3.579    bbq_inst/hbm_he_q[16]
    SLICE_X33Y22         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.035     3.614 r  bbq_inst/hbm_he_q_s9_inferred_i_1/O
                         net (fo=1, routed)           0.017     3.631    bbq_inst/hbm_he_q_s9[16]
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.206     1.870    bbq_inst/clk
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[16]/C
                         clock pessimism              0.389     2.259    
                         clock uncertainty            0.187     2.446    
    SLICE_X33Y22         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.492    bbq_inst/hbm_reg_he_q_s9_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.237ns (32.555%)  route 0.491ns (67.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.872ns (routing 0.814ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.474ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.872     2.904    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[9])
                                                      0.223     3.127 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[9]
                         net (fo=3, routed)           0.476     3.603    bbq_inst/hbm_he_q[9]
    SLICE_X33Y22         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014     3.617 r  bbq_inst/hbm_he_q_s9_inferred_i_8/O
                         net (fo=1, routed)           0.015     3.632    bbq_inst/hbm_he_q_s9[9]
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.206     1.870    bbq_inst/clk
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[9]/C
                         clock pessimism              0.389     2.259    
                         clock uncertainty            0.187     2.446    
    SLICE_X33Y22         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.492    bbq_inst/hbm_reg_he_q_s9_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.269ns (36.302%)  route 0.472ns (63.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.872ns (routing 0.814ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.474ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.872     2.904    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[6])
                                                      0.234     3.138 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[6]
                         net (fo=3, routed)           0.456     3.594    bbq_inst/hbm_he_q[6]
    SLICE_X33Y22         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     3.629 r  bbq_inst/hbm_he_q_s9_inferred_i_11/O
                         net (fo=1, routed)           0.016     3.645    bbq_inst/hbm_he_q_s9[6]
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.202     1.866    bbq_inst/clk
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[6]/C
                         clock pessimism              0.389     2.255    
                         clock uncertainty            0.187     2.442    
    SLICE_X33Y22         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.488    bbq_inst/hbm_reg_he_q_s9_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.222ns (29.561%)  route 0.529ns (70.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.872ns (routing 0.814ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.474ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.872     2.904    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[3])
                                                      0.208     3.112 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[3]
                         net (fo=3, routed)           0.512     3.624    bbq_inst/hbm_he_q[3]
    SLICE_X32Y19         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     3.638 r  bbq_inst/hbm_he_q_s9_inferred_i_14/O
                         net (fo=1, routed)           0.017     3.655    bbq_inst/hbm_he_q_s9[3]
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.206     1.870    bbq_inst/clk
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[3]/C
                         clock pessimism              0.389     2.259    
                         clock uncertainty            0.187     2.446    
    SLICE_X32Y19         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.492    bbq_inst/hbm_reg_he_q_s9_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.244ns (31.525%)  route 0.530ns (68.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.872ns (routing 0.814ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.474ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.872     2.904    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[7])
                                                      0.221     3.125 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[7]
                         net (fo=3, routed)           0.513     3.638    bbq_inst/hbm_he_q[7]
    SLICE_X33Y19         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     3.661 r  bbq_inst/hbm_he_q_s9_inferred_i_10/O
                         net (fo=1, routed)           0.017     3.678    bbq_inst/hbm_he_q_s9[7]
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.208     1.872    bbq_inst/clk
    SLICE_X33Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[7]/C
                         clock pessimism              0.389     2.261    
                         clock uncertainty            0.187     2.448    
    SLICE_X33Y19         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.494    bbq_inst/hbm_reg_he_q_s9_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.232ns (29.744%)  route 0.548ns (70.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.872ns (routing 0.814ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.474ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.872     2.904    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[10])
                                                      0.210     3.114 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[10]
                         net (fo=3, routed)           0.530     3.644    bbq_inst/hbm_he_q[10]
    SLICE_X33Y22         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     3.666 r  bbq_inst/hbm_he_q_s9_inferred_i_7/O
                         net (fo=1, routed)           0.018     3.684    bbq_inst/hbm_he_q_s9[10]
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.206     1.870    bbq_inst/clk
    SLICE_X33Y22         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[10]/C
                         clock pessimism              0.389     2.259    
                         clock uncertainty            0.187     2.446    
    SLICE_X33Y22         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.492    bbq_inst/hbm_reg_he_q_s9_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/hbm_reg_he_q_s9_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.265ns (33.587%)  route 0.524ns (66.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.872ns (routing 0.814ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.474ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.015    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.032 r  clk_wiz_inst/inst/clkout3_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=517, routed)         1.872     2.904    bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RDATA_PIPE[12])
                                                      0.215     3.119 r  bbq_inst/hbm_heap_entries/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/RDATA_PIPE[12]
                         net (fo=3, routed)           0.509     3.628    bbq_inst/hbm_he_q[12]
    SLICE_X32Y19         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.050     3.678 r  bbq_inst/hbm_he_q_s9_inferred_i_5/O
                         net (fo=1, routed)           0.015     3.693    bbq_inst/hbm_he_q_s9[12]
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.206     1.870    bbq_inst/clk
    SLICE_X32Y19         FDRE                                         r  bbq_inst/hbm_reg_he_q_s9_reg[12]/C
                         clock pessimism              0.389     2.259    
                         clock uncertainty            0.187     2.446    
    SLICE_X32Y19         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.492    bbq_inst/hbm_reg_he_q_s9_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  1.201    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.076ns (6.678%)  route 1.062ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 13.434 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.794ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.725ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.890     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.062     4.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.640    13.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.439    12.995    
                         clock uncertainty           -0.067    12.928    
    SLICE_X57Y18         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  8.604    

Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.076ns (6.678%)  route 1.062ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 13.434 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.794ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.725ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.890     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.062     4.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.640    13.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.439    12.995    
                         clock uncertainty           -0.067    12.928    
    SLICE_X57Y18         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    12.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  8.604    

Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.076ns (6.678%)  route 1.062ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 13.434 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.794ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.725ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.890     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.062     4.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.640    13.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.439    12.995    
                         clock uncertainty           -0.067    12.928    
    SLICE_X57Y18         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    12.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  8.604    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.076ns (6.696%)  route 1.059ns (93.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.433ns = ( 13.433 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.794ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.725ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.890     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.059     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.639    13.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.439    12.994    
                         clock uncertainty           -0.067    12.927    
    SLICE_X57Y18         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    12.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.076ns (6.696%)  route 1.059ns (93.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.433ns = ( 13.433 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.794ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.725ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.890     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.059     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.639    13.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.439    12.994    
                         clock uncertainty           -0.067    12.927    
    SLICE_X57Y18         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    12.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.076ns (6.696%)  route 1.059ns (93.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.433ns = ( 13.433 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.794ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.725ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.890     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.059     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.639    13.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.439    12.994    
                         clock uncertainty           -0.067    12.927    
    SLICE_X57Y18         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    12.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.076ns (8.190%)  route 0.852ns (91.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.423 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.794ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.725ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.890     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.852     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.629    13.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.439    12.984    
                         clock uncertainty           -0.067    12.917    
    SLICE_X57Y19         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    12.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.076ns (8.190%)  route 0.852ns (91.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.423 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.794ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.725ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.890     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.852     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.629    13.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.439    12.984    
                         clock uncertainty           -0.067    12.917    
    SLICE_X57Y19         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    12.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.076ns (8.444%)  route 0.824ns (91.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 13.431 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.794ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.725ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.890     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.824     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.637    13.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.439    12.992    
                         clock uncertainty           -0.067    12.925    
    SLICE_X57Y21         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  8.839    

Slack (MET) :             8.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.076ns (8.444%)  route 0.824ns (91.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 13.431 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.794ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.725ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.890     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.824     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.637    13.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.439    12.992    
                         clock uncertainty           -0.067    12.925    
    SLICE_X57Y21         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  8.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      1.016ns (routing 0.431ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.474ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.016     2.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.076     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X57Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.144     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X57Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.253     2.061    
    SLICE_X57Y21         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.037ns (23.270%)  route 0.122ns (76.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      1.004ns (routing 0.431ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.474ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.004     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.122     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.131     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.288     2.083    
    SLICE_X59Y22         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.037ns (23.270%)  route 0.122ns (76.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      1.004ns (routing 0.431ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.474ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.004     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.122     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.131     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.288     2.083    
    SLICE_X59Y22         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.037ns (23.270%)  route 0.122ns (76.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      1.004ns (routing 0.431ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.474ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.004     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.122     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.131     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.288     2.083    
    SLICE_X59Y22         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.037ns (23.270%)  route 0.122ns (76.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      1.004ns (routing 0.431ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.474ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.004     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.122     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.131     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.288     2.083    
    SLICE_X59Y22         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.037ns (23.270%)  route 0.122ns (76.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      1.004ns (routing 0.431ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.474ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.004     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.122     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.131     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.288     2.083    
    SLICE_X59Y22         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.040ns (23.810%)  route 0.128ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Net Delay (Source):      1.042ns (routing 0.431ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.474ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.042     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.113 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y9          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.178     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.285     2.127    
    SLICE_X56Y9          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.040ns (23.810%)  route 0.128ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Net Delay (Source):      1.042ns (routing 0.431ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.474ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.042     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.113 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y9          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.178     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.285     2.127    
    SLICE_X56Y9          FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.040ns (23.810%)  route 0.128ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Net Delay (Source):      1.042ns (routing 0.431ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.474ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.042     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.113 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y9          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.178     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.285     2.127    
    SLICE_X56Y9          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.040ns (23.810%)  route 0.128ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Net Delay (Source):      1.042ns (routing 0.431ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.474ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.042     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.113 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y9          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=5322, routed)        1.178     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.285     2.127    
    SLICE_X56Y9          FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       45.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.175ns (4.297%)  route 3.898ns (95.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 53.423 - 50.000 ) 
    Source Clock Delay      (SCD):    8.276ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.407ns (routing 0.171ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.407     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y100       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.355 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.456     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X202Y101       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.442    12.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.171    53.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.633    58.056    
                         clock uncertainty           -0.035    58.021    
    SLICE_X57Y28         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.955    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                 45.606    

Slack (MET) :             45.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.175ns (4.297%)  route 3.898ns (95.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 53.423 - 50.000 ) 
    Source Clock Delay      (SCD):    8.276ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.407ns (routing 0.171ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.407     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y100       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.355 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.456     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X202Y101       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.442    12.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.171    53.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.633    58.056    
                         clock uncertainty           -0.035    58.021    
    SLICE_X57Y28         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.955    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                 45.606    

Slack (MET) :             45.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.175ns (4.297%)  route 3.898ns (95.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 53.423 - 50.000 ) 
    Source Clock Delay      (SCD):    8.276ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.407ns (routing 0.171ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.407     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y100       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.355 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.456     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X202Y101       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.442    12.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.171    53.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.633    58.056    
                         clock uncertainty           -0.035    58.021    
    SLICE_X57Y28         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    57.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.955    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                 45.606    

Slack (MET) :             45.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.175ns (4.297%)  route 3.898ns (95.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 53.423 - 50.000 ) 
    Source Clock Delay      (SCD):    8.276ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.407ns (routing 0.171ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.407     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y100       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.355 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.456     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X202Y101       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.442    12.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.171    53.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.633    58.056    
                         clock uncertainty           -0.035    58.021    
    SLICE_X57Y28         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    57.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.955    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                 45.606    

Slack (MET) :             45.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.175ns (4.297%)  route 3.898ns (95.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 53.423 - 50.000 ) 
    Source Clock Delay      (SCD):    8.276ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.407ns (routing 0.171ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.407     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y100       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.355 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.456     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X202Y101       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.442    12.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.171    53.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.633    58.056    
                         clock uncertainty           -0.035    58.021    
    SLICE_X57Y28         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    57.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.955    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                 45.606    

Slack (MET) :             45.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.175ns (4.297%)  route 3.898ns (95.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 53.423 - 50.000 ) 
    Source Clock Delay      (SCD):    8.276ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.407ns (routing 0.171ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.407     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y100       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.355 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.456     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X202Y101       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.442    12.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.171    53.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.633    58.056    
                         clock uncertainty           -0.035    58.021    
    SLICE_X57Y28         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    57.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.955    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                 45.606    

Slack (MET) :             45.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.175ns (4.310%)  route 3.885ns (95.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 53.422 - 50.000 ) 
    Source Clock Delay      (SCD):    8.276ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.407ns (routing 0.171ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.155ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.407     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y100       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.355 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.456     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X202Y101       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.429    12.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.170    53.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.633    58.055    
                         clock uncertainty           -0.035    58.020    
    SLICE_X58Y28         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.954    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                 45.618    

Slack (MET) :             45.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.175ns (4.310%)  route 3.885ns (95.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 53.422 - 50.000 ) 
    Source Clock Delay      (SCD):    8.276ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.407ns (routing 0.171ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.155ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.407     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y100       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.355 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.456     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X202Y101       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.429    12.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.170    53.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.633    58.055    
                         clock uncertainty           -0.035    58.020    
    SLICE_X58Y28         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    57.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.954    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                 45.618    

Slack (MET) :             45.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.175ns (4.310%)  route 3.885ns (95.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 53.422 - 50.000 ) 
    Source Clock Delay      (SCD):    8.276ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.407ns (routing 0.171ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.155ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.407     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y100       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.355 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.456     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X202Y101       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.429    12.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X58Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.170    53.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.633    58.055    
                         clock uncertainty           -0.035    58.020    
    SLICE_X58Y28         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    57.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.954    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                 45.618    

Slack (MET) :             45.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.175ns (4.370%)  route 3.830ns (95.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 53.412 - 50.000 ) 
    Source Clock Delay      (SCD):    8.276ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.407ns (routing 0.171ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.407     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X203Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y100       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.355 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.456     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X202Y101       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.374    12.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         1.160    53.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X59Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.633    58.045    
                         clock uncertainty           -0.035    58.010    
    SLICE_X59Y29         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    57.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.944    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                 45.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.946ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    4.318ns
  Clock Net Delay (Source):      0.779ns (routing 0.096ns, distribution 0.683ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.108ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.779     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.096     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X55Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.892     6.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.318     2.628    
    SLICE_X55Y6          FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.944ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    4.354ns
  Clock Net Delay (Source):      0.780ns (routing 0.096ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.108ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.780     2.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.615 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.073     2.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y14         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.890     6.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X55Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.354     2.590    
    SLICE_X55Y14         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.944ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    4.354ns
  Clock Net Delay (Source):      0.780ns (routing 0.096ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.108ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.780     2.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.615 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.073     2.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y14         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.890     6.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X55Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.354     2.590    
    SLICE_X55Y14         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.944ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    4.354ns
  Clock Net Delay (Source):      0.780ns (routing 0.096ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.108ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.780     2.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.615 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.073     2.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y14         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.890     6.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X55Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -4.354     2.590    
    SLICE_X55Y14         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.944ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    4.354ns
  Clock Net Delay (Source):      0.780ns (routing 0.096ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.108ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.780     2.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.615 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.073     2.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X55Y14         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.890     6.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X55Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -4.354     2.590    
    SLICE_X55Y14         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.944ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    4.354ns
  Clock Net Delay (Source):      0.780ns (routing 0.096ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.108ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.780     2.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.615 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.073     2.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X55Y14         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.890     6.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X55Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -4.354     2.590    
    SLICE_X55Y14         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.905ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    4.348ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.108ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.748     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.079     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.851     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.348     2.557    
    SLICE_X60Y26         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.905ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    4.348ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.108ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.748     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.079     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y26         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.851     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -4.348     2.557    
    SLICE_X60Y26         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.905ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    4.348ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.108ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.748     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.079     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.851     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -4.348     2.557    
    SLICE_X60Y26         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.905ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    4.348ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.108ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.748     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.079     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=498, routed)         0.851     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -4.348     2.557    
    SLICE_X60Y26         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.124    





