-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Fri Jul 18 16:40:26 2025
-- Host        : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_AXI_Dehaze_Filter_0_13_sim_netlist.vhdl
-- Design      : system_AXI_Dehaze_Filter_0_13
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_box_filter_3x3 is
  port (
    pixel_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_box_filter_3x3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_box_filter_3x3 is
  signal \line1_reg[0]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \line2_reg[0]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal pixel_out0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixel_out1__25_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_n_1\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_n_2\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_n_3\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_n_4\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_n_5\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_n_6\ : STD_LOGIC;
  signal \pixel_out1__25_carry__0_n_7\ : STD_LOGIC;
  signal \pixel_out1__25_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry__1_n_2\ : STD_LOGIC;
  signal \pixel_out1__25_carry__1_n_7\ : STD_LOGIC;
  signal \pixel_out1__25_carry_i_1_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry_i_2_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry_i_3_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry_i_4_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry_i_5_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry_i_6_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry_i_7_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry_n_0\ : STD_LOGIC;
  signal \pixel_out1__25_carry_n_1\ : STD_LOGIC;
  signal \pixel_out1__25_carry_n_2\ : STD_LOGIC;
  signal \pixel_out1__25_carry_n_3\ : STD_LOGIC;
  signal \pixel_out1__25_carry_n_4\ : STD_LOGIC;
  signal \pixel_out1__25_carry_n_5\ : STD_LOGIC;
  signal \pixel_out1__25_carry_n_6\ : STD_LOGIC;
  signal \pixel_out1__25_carry_n_7\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_n_1\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_n_2\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_n_3\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_n_4\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_n_5\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_n_6\ : STD_LOGIC;
  signal \pixel_out1__51_carry__0_n_7\ : STD_LOGIC;
  signal \pixel_out1__51_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry__1_n_2\ : STD_LOGIC;
  signal \pixel_out1__51_carry__1_n_7\ : STD_LOGIC;
  signal \pixel_out1__51_carry_i_1_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry_i_2_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry_i_3_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry_i_4_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry_i_5_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry_i_6_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry_i_7_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry_n_0\ : STD_LOGIC;
  signal \pixel_out1__51_carry_n_1\ : STD_LOGIC;
  signal \pixel_out1__51_carry_n_2\ : STD_LOGIC;
  signal \pixel_out1__51_carry_n_3\ : STD_LOGIC;
  signal \pixel_out1__51_carry_n_4\ : STD_LOGIC;
  signal \pixel_out1__51_carry_n_5\ : STD_LOGIC;
  signal \pixel_out1__51_carry_n_6\ : STD_LOGIC;
  signal \pixel_out1__51_carry_n_7\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_n_1\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_n_2\ : STD_LOGIC;
  signal \pixel_out1__77_carry__0_n_3\ : STD_LOGIC;
  signal \pixel_out1__77_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__1_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry__1_n_2\ : STD_LOGIC;
  signal \pixel_out1__77_carry__1_n_3\ : STD_LOGIC;
  signal \pixel_out1__77_carry_i_1_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry_i_2_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry_i_3_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry_i_4_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry_i_5_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry_i_6_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry_i_7_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry_n_0\ : STD_LOGIC;
  signal \pixel_out1__77_carry_n_1\ : STD_LOGIC;
  signal \pixel_out1__77_carry_n_2\ : STD_LOGIC;
  signal \pixel_out1__77_carry_n_3\ : STD_LOGIC;
  signal \pixel_out1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_out1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pixel_out1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pixel_out1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pixel_out1_carry__0_n_0\ : STD_LOGIC;
  signal \pixel_out1_carry__0_n_1\ : STD_LOGIC;
  signal \pixel_out1_carry__0_n_2\ : STD_LOGIC;
  signal \pixel_out1_carry__0_n_3\ : STD_LOGIC;
  signal \pixel_out1_carry__0_n_4\ : STD_LOGIC;
  signal \pixel_out1_carry__0_n_5\ : STD_LOGIC;
  signal \pixel_out1_carry__0_n_6\ : STD_LOGIC;
  signal \pixel_out1_carry__0_n_7\ : STD_LOGIC;
  signal \pixel_out1_carry__1_n_2\ : STD_LOGIC;
  signal \pixel_out1_carry__1_n_7\ : STD_LOGIC;
  signal pixel_out1_carry_i_1_n_0 : STD_LOGIC;
  signal pixel_out1_carry_i_2_n_0 : STD_LOGIC;
  signal pixel_out1_carry_i_3_n_0 : STD_LOGIC;
  signal pixel_out1_carry_n_0 : STD_LOGIC;
  signal pixel_out1_carry_n_1 : STD_LOGIC;
  signal pixel_out1_carry_n_2 : STD_LOGIC;
  signal pixel_out1_carry_n_3 : STD_LOGIC;
  signal pixel_out1_carry_n_4 : STD_LOGIC;
  signal pixel_out1_carry_n_5 : STD_LOGIC;
  signal pixel_out1_carry_n_6 : STD_LOGIC;
  signal pixel_out1_carry_n_7 : STD_LOGIC;
  signal \t_fixed_reg_out_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \t_fixed_reg_out_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \w_reg[0][0]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \w_reg[0][1]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \w_reg[0][2]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pixel_out1__25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_out1__25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pixel_out1__51_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_out1__51_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pixel_out1__77_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pixel_out1__77_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_pixel_out1__77_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_out1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_out1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t_fixed_reg_out_reg_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \pixel_out1__25_carry__0_i_1\ : label is "lutpair4";
  attribute HLUTNM of \pixel_out1__25_carry__0_i_2\ : label is "lutpair3";
  attribute HLUTNM of \pixel_out1__25_carry__0_i_3\ : label is "lutpair2";
  attribute HLUTNM of \pixel_out1__25_carry__0_i_4\ : label is "lutpair1";
  attribute HLUTNM of \pixel_out1__25_carry__0_i_6\ : label is "lutpair4";
  attribute HLUTNM of \pixel_out1__25_carry__0_i_7\ : label is "lutpair3";
  attribute HLUTNM of \pixel_out1__25_carry__0_i_8\ : label is "lutpair2";
  attribute HLUTNM of \pixel_out1__25_carry_i_1\ : label is "lutpair0";
  attribute HLUTNM of \pixel_out1__25_carry_i_4\ : label is "lutpair1";
  attribute HLUTNM of \pixel_out1__25_carry_i_5\ : label is "lutpair0";
  attribute HLUTNM of \pixel_out1__51_carry__0_i_1\ : label is "lutpair9";
  attribute HLUTNM of \pixel_out1__51_carry__0_i_2\ : label is "lutpair8";
  attribute HLUTNM of \pixel_out1__51_carry__0_i_3\ : label is "lutpair7";
  attribute HLUTNM of \pixel_out1__51_carry__0_i_4\ : label is "lutpair6";
  attribute HLUTNM of \pixel_out1__51_carry__0_i_6\ : label is "lutpair9";
  attribute HLUTNM of \pixel_out1__51_carry__0_i_7\ : label is "lutpair8";
  attribute HLUTNM of \pixel_out1__51_carry__0_i_8\ : label is "lutpair7";
  attribute HLUTNM of \pixel_out1__51_carry_i_1\ : label is "lutpair5";
  attribute HLUTNM of \pixel_out1__51_carry_i_4\ : label is "lutpair6";
  attribute HLUTNM of \pixel_out1__51_carry_i_5\ : label is "lutpair5";
  attribute HLUTNM of \pixel_out1__77_carry__0_i_4\ : label is "lutpair13";
  attribute HLUTNM of \pixel_out1__77_carry__1_i_2\ : label is "lutpair14";
  attribute HLUTNM of \pixel_out1__77_carry__1_i_6\ : label is "lutpair14";
  attribute HLUTNM of \pixel_out1__77_carry_i_1\ : label is "lutpair12";
  attribute HLUTNM of \pixel_out1__77_carry_i_2\ : label is "lutpair11";
  attribute HLUTNM of \pixel_out1__77_carry_i_3\ : label is "lutpair10";
  attribute HLUTNM of \pixel_out1__77_carry_i_4\ : label is "lutpair13";
  attribute HLUTNM of \pixel_out1__77_carry_i_5\ : label is "lutpair12";
  attribute HLUTNM of \pixel_out1__77_carry_i_6\ : label is "lutpair11";
  attribute HLUTNM of \pixel_out1__77_carry_i_7\ : label is "lutpair10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \t_fixed_reg_out_reg_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \t_fixed_reg_out_reg_reg[7]_i_1\ : label is 35;
begin
\line1_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => Q(0),
      Q => \line1_reg[0]_24\(0)
    );
\line1_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => Q(1),
      Q => \line1_reg[0]_24\(1)
    );
\line1_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => Q(2),
      Q => \line1_reg[0]_24\(2)
    );
\line1_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => Q(3),
      Q => \line1_reg[0]_24\(3)
    );
\line1_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => Q(4),
      Q => \line1_reg[0]_24\(4)
    );
\line1_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => Q(5),
      Q => \line1_reg[0]_24\(5)
    );
\line1_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => Q(6),
      Q => \line1_reg[0]_24\(6)
    );
\line1_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => Q(7),
      Q => \line1_reg[0]_24\(7)
    );
\line2_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line1_reg[0]_24\(0),
      Q => \line2_reg[0]_25\(0)
    );
\line2_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line1_reg[0]_24\(1),
      Q => \line2_reg[0]_25\(1)
    );
\line2_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line1_reg[0]_24\(2),
      Q => \line2_reg[0]_25\(2)
    );
\line2_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line1_reg[0]_24\(3),
      Q => \line2_reg[0]_25\(3)
    );
\line2_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line1_reg[0]_24\(4),
      Q => \line2_reg[0]_25\(4)
    );
\line2_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line1_reg[0]_24\(5),
      Q => \line2_reg[0]_25\(5)
    );
\line2_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line1_reg[0]_24\(6),
      Q => \line2_reg[0]_25\(6)
    );
\line2_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line1_reg[0]_24\(7),
      Q => \line2_reg[0]_25\(7)
    );
\pixel_out1__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_out1__25_carry_n_0\,
      CO(2) => \pixel_out1__25_carry_n_1\,
      CO(1) => \pixel_out1__25_carry_n_2\,
      CO(0) => \pixel_out1__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \pixel_out1__25_carry_i_1_n_0\,
      DI(2) => \pixel_out1__25_carry_i_2_n_0\,
      DI(1) => \pixel_out1__25_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \pixel_out1__25_carry_n_4\,
      O(2) => \pixel_out1__25_carry_n_5\,
      O(1) => \pixel_out1__25_carry_n_6\,
      O(0) => \pixel_out1__25_carry_n_7\,
      S(3) => \pixel_out1__25_carry_i_4_n_0\,
      S(2) => \pixel_out1__25_carry_i_5_n_0\,
      S(1) => \pixel_out1__25_carry_i_6_n_0\,
      S(0) => \pixel_out1__25_carry_i_7_n_0\
    );
\pixel_out1__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_out1__25_carry_n_0\,
      CO(3) => \pixel_out1__25_carry__0_n_0\,
      CO(2) => \pixel_out1__25_carry__0_n_1\,
      CO(1) => \pixel_out1__25_carry__0_n_2\,
      CO(0) => \pixel_out1__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \pixel_out1__25_carry__0_i_1_n_0\,
      DI(2) => \pixel_out1__25_carry__0_i_2_n_0\,
      DI(1) => \pixel_out1__25_carry__0_i_3_n_0\,
      DI(0) => \pixel_out1__25_carry__0_i_4_n_0\,
      O(3) => \pixel_out1__25_carry__0_n_4\,
      O(2) => \pixel_out1__25_carry__0_n_5\,
      O(1) => \pixel_out1__25_carry__0_n_6\,
      O(0) => \pixel_out1__25_carry__0_n_7\,
      S(3) => \pixel_out1__25_carry__0_i_5_n_0\,
      S(2) => \pixel_out1__25_carry__0_i_6_n_0\,
      S(1) => \pixel_out1__25_carry__0_i_7_n_0\,
      S(0) => \pixel_out1__25_carry__0_i_8_n_0\
    );
\pixel_out1__25_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][0]_26\(6),
      I1 => \w_reg[0][1]_27\(6),
      I2 => \line1_reg[0]_24\(6),
      O => \pixel_out1__25_carry__0_i_1_n_0\
    );
\pixel_out1__25_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][0]_26\(5),
      I1 => \w_reg[0][1]_27\(5),
      I2 => \line1_reg[0]_24\(5),
      O => \pixel_out1__25_carry__0_i_2_n_0\
    );
\pixel_out1__25_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][0]_26\(4),
      I1 => \w_reg[0][1]_27\(4),
      I2 => \line1_reg[0]_24\(4),
      O => \pixel_out1__25_carry__0_i_3_n_0\
    );
\pixel_out1__25_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][0]_26\(3),
      I1 => \w_reg[0][1]_27\(3),
      I2 => \line1_reg[0]_24\(3),
      O => \pixel_out1__25_carry__0_i_4_n_0\
    );
\pixel_out1__25_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__25_carry__0_i_1_n_0\,
      I1 => \w_reg[0][1]_27\(7),
      I2 => \w_reg[0][0]_26\(7),
      I3 => \line1_reg[0]_24\(7),
      O => \pixel_out1__25_carry__0_i_5_n_0\
    );
\pixel_out1__25_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][0]_26\(6),
      I1 => \w_reg[0][1]_27\(6),
      I2 => \line1_reg[0]_24\(6),
      I3 => \pixel_out1__25_carry__0_i_2_n_0\,
      O => \pixel_out1__25_carry__0_i_6_n_0\
    );
\pixel_out1__25_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][0]_26\(5),
      I1 => \w_reg[0][1]_27\(5),
      I2 => \line1_reg[0]_24\(5),
      I3 => \pixel_out1__25_carry__0_i_3_n_0\,
      O => \pixel_out1__25_carry__0_i_7_n_0\
    );
\pixel_out1__25_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][0]_26\(4),
      I1 => \w_reg[0][1]_27\(4),
      I2 => \line1_reg[0]_24\(4),
      I3 => \pixel_out1__25_carry__0_i_4_n_0\,
      O => \pixel_out1__25_carry__0_i_8_n_0\
    );
\pixel_out1__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_out1__25_carry__0_n_0\,
      CO(3 downto 2) => \NLW_pixel_out1__25_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pixel_out1__25_carry__1_n_2\,
      CO(0) => \NLW_pixel_out1__25_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pixel_out1__25_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \pixel_out1__25_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \pixel_out1__25_carry__1_i_1_n_0\
    );
\pixel_out1__25_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][0]_26\(7),
      I1 => \w_reg[0][1]_27\(7),
      I2 => \line1_reg[0]_24\(7),
      O => \pixel_out1__25_carry__1_i_1_n_0\
    );
\pixel_out1__25_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][0]_26\(2),
      I1 => \w_reg[0][1]_27\(2),
      I2 => \line1_reg[0]_24\(2),
      O => \pixel_out1__25_carry_i_1_n_0\
    );
\pixel_out1__25_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][0]_26\(1),
      I1 => \w_reg[0][1]_27\(1),
      I2 => \line1_reg[0]_24\(1),
      O => \pixel_out1__25_carry_i_2_n_0\
    );
\pixel_out1__25_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][0]_26\(0),
      I1 => \w_reg[0][1]_27\(0),
      I2 => \line1_reg[0]_24\(0),
      O => \pixel_out1__25_carry_i_3_n_0\
    );
\pixel_out1__25_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][0]_26\(3),
      I1 => \w_reg[0][1]_27\(3),
      I2 => \line1_reg[0]_24\(3),
      I3 => \pixel_out1__25_carry_i_1_n_0\,
      O => \pixel_out1__25_carry_i_4_n_0\
    );
\pixel_out1__25_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][0]_26\(2),
      I1 => \w_reg[0][1]_27\(2),
      I2 => \line1_reg[0]_24\(2),
      I3 => \pixel_out1__25_carry_i_2_n_0\,
      O => \pixel_out1__25_carry_i_5_n_0\
    );
\pixel_out1__25_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][0]_26\(1),
      I1 => \w_reg[0][1]_27\(1),
      I2 => \line1_reg[0]_24\(1),
      I3 => \pixel_out1__25_carry_i_3_n_0\,
      O => \pixel_out1__25_carry_i_6_n_0\
    );
\pixel_out1__25_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_reg[0][0]_26\(0),
      I1 => \w_reg[0][1]_27\(0),
      I2 => \line1_reg[0]_24\(0),
      O => \pixel_out1__25_carry_i_7_n_0\
    );
\pixel_out1__51_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_out1__51_carry_n_0\,
      CO(2) => \pixel_out1__51_carry_n_1\,
      CO(1) => \pixel_out1__51_carry_n_2\,
      CO(0) => \pixel_out1__51_carry_n_3\,
      CYINIT => '0',
      DI(3) => \pixel_out1__51_carry_i_1_n_0\,
      DI(2) => \pixel_out1__51_carry_i_2_n_0\,
      DI(1) => \pixel_out1__51_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \pixel_out1__51_carry_n_4\,
      O(2) => \pixel_out1__51_carry_n_5\,
      O(1) => \pixel_out1__51_carry_n_6\,
      O(0) => \pixel_out1__51_carry_n_7\,
      S(3) => \pixel_out1__51_carry_i_4_n_0\,
      S(2) => \pixel_out1__51_carry_i_5_n_0\,
      S(1) => \pixel_out1__51_carry_i_6_n_0\,
      S(0) => \pixel_out1__51_carry_i_7_n_0\
    );
\pixel_out1__51_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_out1__51_carry_n_0\,
      CO(3) => \pixel_out1__51_carry__0_n_0\,
      CO(2) => \pixel_out1__51_carry__0_n_1\,
      CO(1) => \pixel_out1__51_carry__0_n_2\,
      CO(0) => \pixel_out1__51_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \pixel_out1__51_carry__0_i_1_n_0\,
      DI(2) => \pixel_out1__51_carry__0_i_2_n_0\,
      DI(1) => \pixel_out1__51_carry__0_i_3_n_0\,
      DI(0) => \pixel_out1__51_carry__0_i_4_n_0\,
      O(3) => \pixel_out1__51_carry__0_n_4\,
      O(2) => \pixel_out1__51_carry__0_n_5\,
      O(1) => \pixel_out1__51_carry__0_n_6\,
      O(0) => \pixel_out1__51_carry__0_n_7\,
      S(3) => \pixel_out1__51_carry__0_i_5_n_0\,
      S(2) => \pixel_out1__51_carry__0_i_6_n_0\,
      S(1) => \pixel_out1__51_carry__0_i_7_n_0\,
      S(0) => \pixel_out1__51_carry__0_i_8_n_0\
    );
\pixel_out1__51_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][1]_27\(6),
      I1 => \w_reg[0][2]_28\(6),
      I2 => \line2_reg[0]_25\(6),
      O => \pixel_out1__51_carry__0_i_1_n_0\
    );
\pixel_out1__51_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][1]_27\(5),
      I1 => \w_reg[0][2]_28\(5),
      I2 => \line2_reg[0]_25\(5),
      O => \pixel_out1__51_carry__0_i_2_n_0\
    );
\pixel_out1__51_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][1]_27\(4),
      I1 => \w_reg[0][2]_28\(4),
      I2 => \line2_reg[0]_25\(4),
      O => \pixel_out1__51_carry__0_i_3_n_0\
    );
\pixel_out1__51_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][1]_27\(3),
      I1 => \w_reg[0][2]_28\(3),
      I2 => \line2_reg[0]_25\(3),
      O => \pixel_out1__51_carry__0_i_4_n_0\
    );
\pixel_out1__51_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__51_carry__0_i_1_n_0\,
      I1 => \w_reg[0][2]_28\(7),
      I2 => \w_reg[0][1]_27\(7),
      I3 => \line2_reg[0]_25\(7),
      O => \pixel_out1__51_carry__0_i_5_n_0\
    );
\pixel_out1__51_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][1]_27\(6),
      I1 => \w_reg[0][2]_28\(6),
      I2 => \line2_reg[0]_25\(6),
      I3 => \pixel_out1__51_carry__0_i_2_n_0\,
      O => \pixel_out1__51_carry__0_i_6_n_0\
    );
\pixel_out1__51_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][1]_27\(5),
      I1 => \w_reg[0][2]_28\(5),
      I2 => \line2_reg[0]_25\(5),
      I3 => \pixel_out1__51_carry__0_i_3_n_0\,
      O => \pixel_out1__51_carry__0_i_7_n_0\
    );
\pixel_out1__51_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][1]_27\(4),
      I1 => \w_reg[0][2]_28\(4),
      I2 => \line2_reg[0]_25\(4),
      I3 => \pixel_out1__51_carry__0_i_4_n_0\,
      O => \pixel_out1__51_carry__0_i_8_n_0\
    );
\pixel_out1__51_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_out1__51_carry__0_n_0\,
      CO(3 downto 2) => \NLW_pixel_out1__51_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pixel_out1__51_carry__1_n_2\,
      CO(0) => \NLW_pixel_out1__51_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pixel_out1__51_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \pixel_out1__51_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \pixel_out1__51_carry__1_i_1_n_0\
    );
\pixel_out1__51_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][1]_27\(7),
      I1 => \w_reg[0][2]_28\(7),
      I2 => \line2_reg[0]_25\(7),
      O => \pixel_out1__51_carry__1_i_1_n_0\
    );
\pixel_out1__51_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][1]_27\(2),
      I1 => \w_reg[0][2]_28\(2),
      I2 => \line2_reg[0]_25\(2),
      O => \pixel_out1__51_carry_i_1_n_0\
    );
\pixel_out1__51_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][1]_27\(1),
      I1 => \w_reg[0][2]_28\(1),
      I2 => \line2_reg[0]_25\(1),
      O => \pixel_out1__51_carry_i_2_n_0\
    );
\pixel_out1__51_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_reg[0][1]_27\(0),
      I1 => \w_reg[0][2]_28\(0),
      I2 => \line2_reg[0]_25\(0),
      O => \pixel_out1__51_carry_i_3_n_0\
    );
\pixel_out1__51_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][1]_27\(3),
      I1 => \w_reg[0][2]_28\(3),
      I2 => \line2_reg[0]_25\(3),
      I3 => \pixel_out1__51_carry_i_1_n_0\,
      O => \pixel_out1__51_carry_i_4_n_0\
    );
\pixel_out1__51_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][1]_27\(2),
      I1 => \w_reg[0][2]_28\(2),
      I2 => \line2_reg[0]_25\(2),
      I3 => \pixel_out1__51_carry_i_2_n_0\,
      O => \pixel_out1__51_carry_i_5_n_0\
    );
\pixel_out1__51_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_reg[0][1]_27\(1),
      I1 => \w_reg[0][2]_28\(1),
      I2 => \line2_reg[0]_25\(1),
      I3 => \pixel_out1__51_carry_i_3_n_0\,
      O => \pixel_out1__51_carry_i_6_n_0\
    );
\pixel_out1__51_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_reg[0][1]_27\(0),
      I1 => \w_reg[0][2]_28\(0),
      I2 => \line2_reg[0]_25\(0),
      O => \pixel_out1__51_carry_i_7_n_0\
    );
\pixel_out1__77_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_out1__77_carry_n_0\,
      CO(2) => \pixel_out1__77_carry_n_1\,
      CO(1) => \pixel_out1__77_carry_n_2\,
      CO(0) => \pixel_out1__77_carry_n_3\,
      CYINIT => '0',
      DI(3) => \pixel_out1__77_carry_i_1_n_0\,
      DI(2) => \pixel_out1__77_carry_i_2_n_0\,
      DI(1) => \pixel_out1__77_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => pixel_out0(0),
      O(2 downto 0) => \NLW_pixel_out1__77_carry_O_UNCONNECTED\(2 downto 0),
      S(3) => \pixel_out1__77_carry_i_4_n_0\,
      S(2) => \pixel_out1__77_carry_i_5_n_0\,
      S(1) => \pixel_out1__77_carry_i_6_n_0\,
      S(0) => \pixel_out1__77_carry_i_7_n_0\
    );
\pixel_out1__77_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_out1__77_carry_n_0\,
      CO(3) => \pixel_out1__77_carry__0_n_0\,
      CO(2) => \pixel_out1__77_carry__0_n_1\,
      CO(1) => \pixel_out1__77_carry__0_n_2\,
      CO(0) => \pixel_out1__77_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \pixel_out1__77_carry__0_i_1_n_0\,
      DI(2) => \pixel_out1__77_carry__0_i_2_n_0\,
      DI(1) => \pixel_out1__77_carry__0_i_3_n_0\,
      DI(0) => \pixel_out1__77_carry__0_i_4_n_0\,
      O(3 downto 0) => pixel_out0(4 downto 1),
      S(3) => \pixel_out1__77_carry__0_i_5_n_0\,
      S(2) => \pixel_out1__77_carry__0_i_6_n_0\,
      S(1) => \pixel_out1__77_carry__0_i_7_n_0\,
      S(0) => \pixel_out1__77_carry__0_i_8_n_0\
    );
\pixel_out1__77_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry__0_n_5\,
      I1 => \pixel_out1__25_carry__0_n_5\,
      I2 => \pixel_out1_carry__0_n_5\,
      O => \pixel_out1__77_carry__0_i_1_n_0\
    );
\pixel_out1__77_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry__0_n_6\,
      I1 => \pixel_out1__25_carry__0_n_6\,
      I2 => \pixel_out1_carry__0_n_6\,
      O => \pixel_out1__77_carry__0_i_2_n_0\
    );
\pixel_out1__77_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry__0_n_7\,
      I1 => \pixel_out1__25_carry__0_n_7\,
      I2 => \pixel_out1_carry__0_n_7\,
      O => \pixel_out1__77_carry__0_i_3_n_0\
    );
\pixel_out1__77_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry_n_4\,
      I1 => \pixel_out1__25_carry_n_4\,
      I2 => pixel_out1_carry_n_4,
      O => \pixel_out1__77_carry__0_i_4_n_0\
    );
\pixel_out1__77_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__51_carry__0_n_4\,
      I1 => \pixel_out1__25_carry__0_n_4\,
      I2 => \pixel_out1_carry__0_n_4\,
      I3 => \pixel_out1__77_carry__0_i_1_n_0\,
      O => \pixel_out1__77_carry__0_i_5_n_0\
    );
\pixel_out1__77_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__51_carry__0_n_5\,
      I1 => \pixel_out1__25_carry__0_n_5\,
      I2 => \pixel_out1_carry__0_n_5\,
      I3 => \pixel_out1__77_carry__0_i_2_n_0\,
      O => \pixel_out1__77_carry__0_i_6_n_0\
    );
\pixel_out1__77_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__51_carry__0_n_6\,
      I1 => \pixel_out1__25_carry__0_n_6\,
      I2 => \pixel_out1_carry__0_n_6\,
      I3 => \pixel_out1__77_carry__0_i_3_n_0\,
      O => \pixel_out1__77_carry__0_i_7_n_0\
    );
\pixel_out1__77_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__51_carry__0_n_7\,
      I1 => \pixel_out1__25_carry__0_n_7\,
      I2 => \pixel_out1_carry__0_n_7\,
      I3 => \pixel_out1__77_carry__0_i_4_n_0\,
      O => \pixel_out1__77_carry__0_i_8_n_0\
    );
\pixel_out1__77_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_out1__77_carry__0_n_0\,
      CO(3) => \pixel_out1__77_carry__1_n_0\,
      CO(2) => \NLW_pixel_out1__77_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \pixel_out1__77_carry__1_n_2\,
      CO(0) => \pixel_out1__77_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pixel_out1__77_carry__1_i_1_n_0\,
      DI(1) => \pixel_out1__77_carry__1_i_2_n_0\,
      DI(0) => \pixel_out1__77_carry__1_i_3_n_0\,
      O(3) => \NLW_pixel_out1__77_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => pixel_out0(7 downto 5),
      S(3) => '1',
      S(2) => \pixel_out1__77_carry__1_i_4_n_0\,
      S(1) => \pixel_out1__77_carry__1_i_5_n_0\,
      S(0) => \pixel_out1__77_carry__1_i_6_n_0\
    );
\pixel_out1__77_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry__1_n_2\,
      I1 => \pixel_out1__25_carry__1_n_2\,
      I2 => \pixel_out1_carry__1_n_2\,
      O => \pixel_out1__77_carry__1_i_1_n_0\
    );
\pixel_out1__77_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry__1_n_7\,
      I1 => \pixel_out1__25_carry__1_n_7\,
      I2 => \pixel_out1_carry__1_n_7\,
      O => \pixel_out1__77_carry__1_i_2_n_0\
    );
\pixel_out1__77_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry__0_n_4\,
      I1 => \pixel_out1__25_carry__0_n_4\,
      I2 => \pixel_out1_carry__0_n_4\,
      O => \pixel_out1__77_carry__1_i_3_n_0\
    );
\pixel_out1__77_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry__1_n_2\,
      I1 => \pixel_out1__25_carry__1_n_2\,
      I2 => \pixel_out1_carry__1_n_2\,
      O => \pixel_out1__77_carry__1_i_4_n_0\
    );
\pixel_out1__77_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__77_carry__1_i_2_n_0\,
      I1 => \pixel_out1__25_carry__1_n_2\,
      I2 => \pixel_out1__51_carry__1_n_2\,
      I3 => \pixel_out1_carry__1_n_2\,
      O => \pixel_out1__77_carry__1_i_5_n_0\
    );
\pixel_out1__77_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__51_carry__1_n_7\,
      I1 => \pixel_out1__25_carry__1_n_7\,
      I2 => \pixel_out1_carry__1_n_7\,
      I3 => \pixel_out1__77_carry__1_i_3_n_0\,
      O => \pixel_out1__77_carry__1_i_6_n_0\
    );
\pixel_out1__77_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry_n_5\,
      I1 => \pixel_out1__25_carry_n_5\,
      I2 => pixel_out1_carry_n_5,
      O => \pixel_out1__77_carry_i_1_n_0\
    );
\pixel_out1__77_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry_n_6\,
      I1 => \pixel_out1__25_carry_n_6\,
      I2 => pixel_out1_carry_n_6,
      O => \pixel_out1__77_carry_i_2_n_0\
    );
\pixel_out1__77_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pixel_out1__51_carry_n_7\,
      I1 => \pixel_out1__25_carry_n_7\,
      I2 => pixel_out1_carry_n_7,
      O => \pixel_out1__77_carry_i_3_n_0\
    );
\pixel_out1__77_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__51_carry_n_4\,
      I1 => \pixel_out1__25_carry_n_4\,
      I2 => pixel_out1_carry_n_4,
      I3 => \pixel_out1__77_carry_i_1_n_0\,
      O => \pixel_out1__77_carry_i_4_n_0\
    );
\pixel_out1__77_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__51_carry_n_5\,
      I1 => \pixel_out1__25_carry_n_5\,
      I2 => pixel_out1_carry_n_5,
      I3 => \pixel_out1__77_carry_i_2_n_0\,
      O => \pixel_out1__77_carry_i_5_n_0\
    );
\pixel_out1__77_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pixel_out1__51_carry_n_6\,
      I1 => \pixel_out1__25_carry_n_6\,
      I2 => pixel_out1_carry_n_6,
      I3 => \pixel_out1__77_carry_i_3_n_0\,
      O => \pixel_out1__77_carry_i_6_n_0\
    );
\pixel_out1__77_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pixel_out1__51_carry_n_7\,
      I1 => \pixel_out1__25_carry_n_7\,
      I2 => pixel_out1_carry_n_7,
      O => \pixel_out1__77_carry_i_7_n_0\
    );
pixel_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_out1_carry_n_0,
      CO(2) => pixel_out1_carry_n_1,
      CO(1) => pixel_out1_carry_n_2,
      CO(0) => pixel_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \w_reg[0][0]_26\(2 downto 0),
      DI(0) => '0',
      O(3) => pixel_out1_carry_n_4,
      O(2) => pixel_out1_carry_n_5,
      O(1) => pixel_out1_carry_n_6,
      O(0) => pixel_out1_carry_n_7,
      S(3) => pixel_out1_carry_i_1_n_0,
      S(2) => pixel_out1_carry_i_2_n_0,
      S(1) => pixel_out1_carry_i_3_n_0,
      S(0) => \line2_reg[0]_25\(0)
    );
\pixel_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_out1_carry_n_0,
      CO(3) => \pixel_out1_carry__0_n_0\,
      CO(2) => \pixel_out1_carry__0_n_1\,
      CO(1) => \pixel_out1_carry__0_n_2\,
      CO(0) => \pixel_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \w_reg[0][0]_26\(6 downto 3),
      O(3) => \pixel_out1_carry__0_n_4\,
      O(2) => \pixel_out1_carry__0_n_5\,
      O(1) => \pixel_out1_carry__0_n_6\,
      O(0) => \pixel_out1_carry__0_n_7\,
      S(3) => \pixel_out1_carry__0_i_1_n_0\,
      S(2) => \pixel_out1_carry__0_i_2_n_0\,
      S(1) => \pixel_out1_carry__0_i_3_n_0\,
      S(0) => \pixel_out1_carry__0_i_4_n_0\
    );
\pixel_out1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_reg[0][0]_26\(6),
      I1 => \line2_reg[0]_25\(7),
      O => \pixel_out1_carry__0_i_1_n_0\
    );
\pixel_out1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_reg[0][0]_26\(5),
      I1 => \line2_reg[0]_25\(6),
      O => \pixel_out1_carry__0_i_2_n_0\
    );
\pixel_out1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_reg[0][0]_26\(4),
      I1 => \line2_reg[0]_25\(5),
      O => \pixel_out1_carry__0_i_3_n_0\
    );
\pixel_out1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_reg[0][0]_26\(3),
      I1 => \line2_reg[0]_25\(4),
      O => \pixel_out1_carry__0_i_4_n_0\
    );
\pixel_out1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_out1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_pixel_out1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pixel_out1_carry__1_n_2\,
      CO(0) => \NLW_pixel_out1_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pixel_out1_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \pixel_out1_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \w_reg[0][0]_26\(7)
    );
pixel_out1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_reg[0][0]_26\(2),
      I1 => \line2_reg[0]_25\(3),
      O => pixel_out1_carry_i_1_n_0
    );
pixel_out1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_reg[0][0]_26\(1),
      I1 => \line2_reg[0]_25\(2),
      O => pixel_out1_carry_i_2_n_0
    );
pixel_out1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_reg[0][0]_26\(0),
      I1 => \line2_reg[0]_25\(1),
      O => pixel_out1_carry_i_3_n_0
    );
\t_fixed_reg_out_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_out0(3),
      I1 => pixel_out0(6),
      O => \t_fixed_reg_out_reg[3]_i_2_n_0\
    );
\t_fixed_reg_out_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_out0(2),
      I1 => pixel_out0(5),
      O => \t_fixed_reg_out_reg[3]_i_3_n_0\
    );
\t_fixed_reg_out_reg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_out0(1),
      I1 => pixel_out0(4),
      O => \t_fixed_reg_out_reg[3]_i_4_n_0\
    );
\t_fixed_reg_out_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_out0(0),
      I1 => pixel_out0(3),
      O => \t_fixed_reg_out_reg[3]_i_5_n_0\
    );
\t_fixed_reg_out_reg[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_out0(7),
      O => p_0_in(4)
    );
\t_fixed_reg_out_reg[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_out0(6),
      O => p_0_in(3)
    );
\t_fixed_reg_out_reg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_out0(5),
      I1 => \pixel_out1__77_carry__1_n_0\,
      O => \t_fixed_reg_out_reg[7]_i_4_n_0\
    );
\t_fixed_reg_out_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_out0(4),
      I1 => pixel_out0(7),
      O => \t_fixed_reg_out_reg[7]_i_5_n_0\
    );
\t_fixed_reg_out_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_fixed_reg_out_reg_reg[3]_i_1_n_0\,
      CO(2) => \t_fixed_reg_out_reg_reg[3]_i_1_n_1\,
      CO(1) => \t_fixed_reg_out_reg_reg[3]_i_1_n_2\,
      CO(0) => \t_fixed_reg_out_reg_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => pixel_out0(3 downto 0),
      O(3 downto 0) => pixel_out(3 downto 0),
      S(3) => \t_fixed_reg_out_reg[3]_i_2_n_0\,
      S(2) => \t_fixed_reg_out_reg[3]_i_3_n_0\,
      S(1) => \t_fixed_reg_out_reg[3]_i_4_n_0\,
      S(0) => \t_fixed_reg_out_reg[3]_i_5_n_0\
    );
\t_fixed_reg_out_reg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_fixed_reg_out_reg_reg[3]_i_1_n_0\,
      CO(3) => \NLW_t_fixed_reg_out_reg_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \t_fixed_reg_out_reg_reg[7]_i_1_n_1\,
      CO(1) => \t_fixed_reg_out_reg_reg[7]_i_1_n_2\,
      CO(0) => \t_fixed_reg_out_reg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => pixel_out0(6 downto 4),
      O(3 downto 0) => pixel_out(7 downto 4),
      S(3 downto 2) => p_0_in(4 downto 3),
      S(1) => \t_fixed_reg_out_reg[7]_i_4_n_0\,
      S(0) => \t_fixed_reg_out_reg[7]_i_5_n_0\
    );
\w_reg[0][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line2_reg[0]_25\(0),
      Q => \w_reg[0][0]_26\(0)
    );
\w_reg[0][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line2_reg[0]_25\(1),
      Q => \w_reg[0][0]_26\(1)
    );
\w_reg[0][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line2_reg[0]_25\(2),
      Q => \w_reg[0][0]_26\(2)
    );
\w_reg[0][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line2_reg[0]_25\(3),
      Q => \w_reg[0][0]_26\(3)
    );
\w_reg[0][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line2_reg[0]_25\(4),
      Q => \w_reg[0][0]_26\(4)
    );
\w_reg[0][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line2_reg[0]_25\(5),
      Q => \w_reg[0][0]_26\(5)
    );
\w_reg[0][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line2_reg[0]_25\(6),
      Q => \w_reg[0][0]_26\(6)
    );
\w_reg[0][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \line2_reg[0]_25\(7),
      Q => \w_reg[0][0]_26\(7)
    );
\w_reg[0][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][0]_26\(0),
      Q => \w_reg[0][1]_27\(0)
    );
\w_reg[0][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][0]_26\(1),
      Q => \w_reg[0][1]_27\(1)
    );
\w_reg[0][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][0]_26\(2),
      Q => \w_reg[0][1]_27\(2)
    );
\w_reg[0][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][0]_26\(3),
      Q => \w_reg[0][1]_27\(3)
    );
\w_reg[0][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][0]_26\(4),
      Q => \w_reg[0][1]_27\(4)
    );
\w_reg[0][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][0]_26\(5),
      Q => \w_reg[0][1]_27\(5)
    );
\w_reg[0][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][0]_26\(6),
      Q => \w_reg[0][1]_27\(6)
    );
\w_reg[0][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][0]_26\(7),
      Q => \w_reg[0][1]_27\(7)
    );
\w_reg[0][2][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][1]_27\(0),
      Q => \w_reg[0][2]_28\(0)
    );
\w_reg[0][2][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][1]_27\(1),
      Q => \w_reg[0][2]_28\(1)
    );
\w_reg[0][2][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][1]_27\(2),
      Q => \w_reg[0][2]_28\(2)
    );
\w_reg[0][2][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][1]_27\(3),
      Q => \w_reg[0][2]_28\(3)
    );
\w_reg[0][2][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][1]_27\(4),
      Q => \w_reg[0][2]_28\(4)
    );
\w_reg[0][2][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][1]_27\(5),
      Q => \w_reg[0][2]_28\(5)
    );
\w_reg[0][2][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][1]_27\(6),
      Q => \w_reg[0][2]_28\(6)
    );
\w_reg[0][2][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => SR(0),
      D => \w_reg[0][1]_27\(7),
      Q => \w_reg[0][2]_28\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer is
  port (
    line0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    line1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    line2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pixel_valid0 : out STD_LOGIC;
    \wr_ptr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer is
  signal \^line0_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \line0_out_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \line0_out_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \line0_out_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \line0_out_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \line0_out_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \line0_out_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \line0_out_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \line0_out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \line0_out_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \line0_out_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \line0_out_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \line0_out_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \line0_out_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \line0_out_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \line0_out_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \line0_out_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \line0_out_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \line0_out_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \line0_reg_0_127_0_0__0_n_0\ : STD_LOGIC;
  signal \line0_reg_0_127_0_0__1_n_0\ : STD_LOGIC;
  signal \line0_reg_0_127_0_0__2_n_0\ : STD_LOGIC;
  signal \line0_reg_0_127_0_0__3_n_0\ : STD_LOGIC;
  signal \line0_reg_0_127_0_0__4_n_0\ : STD_LOGIC;
  signal \line0_reg_0_127_0_0__5_n_0\ : STD_LOGIC;
  signal \line0_reg_0_127_0_0__6_n_0\ : STD_LOGIC;
  signal line0_reg_0_127_0_0_i_1_n_0 : STD_LOGIC;
  signal line0_reg_0_127_0_0_n_0 : STD_LOGIC;
  signal line0_reg_0_255_0_0_i_1_n_0 : STD_LOGIC;
  signal line0_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal line0_reg_0_255_1_1_n_0 : STD_LOGIC;
  signal line0_reg_0_255_2_2_n_0 : STD_LOGIC;
  signal line0_reg_0_255_3_3_n_0 : STD_LOGIC;
  signal line0_reg_0_255_4_4_n_0 : STD_LOGIC;
  signal line0_reg_0_255_5_5_n_0 : STD_LOGIC;
  signal line0_reg_0_255_6_6_n_0 : STD_LOGIC;
  signal line0_reg_0_255_7_7_n_0 : STD_LOGIC;
  signal line0_reg_1024_1279_0_0_i_1_n_0 : STD_LOGIC;
  signal line0_reg_1024_1279_0_0_n_0 : STD_LOGIC;
  signal line0_reg_1024_1279_1_1_n_0 : STD_LOGIC;
  signal line0_reg_1024_1279_2_2_n_0 : STD_LOGIC;
  signal line0_reg_1024_1279_3_3_n_0 : STD_LOGIC;
  signal line0_reg_1024_1279_4_4_n_0 : STD_LOGIC;
  signal line0_reg_1024_1279_5_5_n_0 : STD_LOGIC;
  signal line0_reg_1024_1279_6_6_n_0 : STD_LOGIC;
  signal line0_reg_1024_1279_7_7_n_0 : STD_LOGIC;
  signal line0_reg_1280_1535_0_0_i_1_n_0 : STD_LOGIC;
  signal line0_reg_1280_1535_0_0_n_0 : STD_LOGIC;
  signal line0_reg_1280_1535_1_1_n_0 : STD_LOGIC;
  signal line0_reg_1280_1535_2_2_n_0 : STD_LOGIC;
  signal line0_reg_1280_1535_3_3_n_0 : STD_LOGIC;
  signal line0_reg_1280_1535_4_4_n_0 : STD_LOGIC;
  signal line0_reg_1280_1535_5_5_n_0 : STD_LOGIC;
  signal line0_reg_1280_1535_6_6_n_0 : STD_LOGIC;
  signal line0_reg_1280_1535_7_7_n_0 : STD_LOGIC;
  signal line0_reg_1536_1791_0_0_i_1_n_0 : STD_LOGIC;
  signal line0_reg_1536_1791_0_0_n_0 : STD_LOGIC;
  signal line0_reg_1536_1791_1_1_n_0 : STD_LOGIC;
  signal line0_reg_1536_1791_2_2_n_0 : STD_LOGIC;
  signal line0_reg_1536_1791_3_3_n_0 : STD_LOGIC;
  signal line0_reg_1536_1791_4_4_n_0 : STD_LOGIC;
  signal line0_reg_1536_1791_5_5_n_0 : STD_LOGIC;
  signal line0_reg_1536_1791_6_6_n_0 : STD_LOGIC;
  signal line0_reg_1536_1791_7_7_n_0 : STD_LOGIC;
  signal line0_reg_256_511_0_0_i_1_n_0 : STD_LOGIC;
  signal line0_reg_256_511_0_0_n_0 : STD_LOGIC;
  signal line0_reg_256_511_1_1_n_0 : STD_LOGIC;
  signal line0_reg_256_511_2_2_n_0 : STD_LOGIC;
  signal line0_reg_256_511_3_3_n_0 : STD_LOGIC;
  signal line0_reg_256_511_4_4_n_0 : STD_LOGIC;
  signal line0_reg_256_511_5_5_n_0 : STD_LOGIC;
  signal line0_reg_256_511_6_6_n_0 : STD_LOGIC;
  signal line0_reg_256_511_7_7_n_0 : STD_LOGIC;
  signal line0_reg_512_767_0_0_i_1_n_0 : STD_LOGIC;
  signal line0_reg_512_767_0_0_n_0 : STD_LOGIC;
  signal line0_reg_512_767_1_1_n_0 : STD_LOGIC;
  signal line0_reg_512_767_2_2_n_0 : STD_LOGIC;
  signal line0_reg_512_767_3_3_n_0 : STD_LOGIC;
  signal line0_reg_512_767_4_4_n_0 : STD_LOGIC;
  signal line0_reg_512_767_5_5_n_0 : STD_LOGIC;
  signal line0_reg_512_767_6_6_n_0 : STD_LOGIC;
  signal line0_reg_512_767_7_7_n_0 : STD_LOGIC;
  signal line0_reg_768_1023_0_0_i_1_n_0 : STD_LOGIC;
  signal line0_reg_768_1023_0_0_n_0 : STD_LOGIC;
  signal line0_reg_768_1023_1_1_n_0 : STD_LOGIC;
  signal line0_reg_768_1023_2_2_n_0 : STD_LOGIC;
  signal line0_reg_768_1023_3_3_n_0 : STD_LOGIC;
  signal line0_reg_768_1023_4_4_n_0 : STD_LOGIC;
  signal line0_reg_768_1023_5_5_n_0 : STD_LOGIC;
  signal line0_reg_768_1023_6_6_n_0 : STD_LOGIC;
  signal line0_reg_768_1023_7_7_n_0 : STD_LOGIC;
  signal \^line1_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \line1_out_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \line1_out_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \line1_out_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \line1_out_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \line1_out_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \line1_out_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \line1_out_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \line1_out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \line1_out_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \line1_out_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \line1_out_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \line1_out_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \line1_out_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \line1_out_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \line1_out_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \line1_out_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \line1_reg_0_127_0_0__0_n_0\ : STD_LOGIC;
  signal \line1_reg_0_127_0_0__1_n_0\ : STD_LOGIC;
  signal \line1_reg_0_127_0_0__2_n_0\ : STD_LOGIC;
  signal \line1_reg_0_127_0_0__3_n_0\ : STD_LOGIC;
  signal \line1_reg_0_127_0_0__4_n_0\ : STD_LOGIC;
  signal \line1_reg_0_127_0_0__5_n_0\ : STD_LOGIC;
  signal \line1_reg_0_127_0_0__6_n_0\ : STD_LOGIC;
  signal line1_reg_0_127_0_0_n_0 : STD_LOGIC;
  signal line1_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal line1_reg_0_255_1_1_n_0 : STD_LOGIC;
  signal line1_reg_0_255_2_2_n_0 : STD_LOGIC;
  signal line1_reg_0_255_3_3_n_0 : STD_LOGIC;
  signal line1_reg_0_255_4_4_n_0 : STD_LOGIC;
  signal line1_reg_0_255_5_5_n_0 : STD_LOGIC;
  signal line1_reg_0_255_6_6_n_0 : STD_LOGIC;
  signal line1_reg_0_255_7_7_n_0 : STD_LOGIC;
  signal line1_reg_1024_1279_0_0_n_0 : STD_LOGIC;
  signal line1_reg_1024_1279_1_1_n_0 : STD_LOGIC;
  signal line1_reg_1024_1279_2_2_n_0 : STD_LOGIC;
  signal line1_reg_1024_1279_3_3_n_0 : STD_LOGIC;
  signal line1_reg_1024_1279_4_4_n_0 : STD_LOGIC;
  signal line1_reg_1024_1279_5_5_n_0 : STD_LOGIC;
  signal line1_reg_1024_1279_6_6_n_0 : STD_LOGIC;
  signal line1_reg_1024_1279_7_7_n_0 : STD_LOGIC;
  signal line1_reg_1280_1535_0_0_n_0 : STD_LOGIC;
  signal line1_reg_1280_1535_1_1_n_0 : STD_LOGIC;
  signal line1_reg_1280_1535_2_2_n_0 : STD_LOGIC;
  signal line1_reg_1280_1535_3_3_n_0 : STD_LOGIC;
  signal line1_reg_1280_1535_4_4_n_0 : STD_LOGIC;
  signal line1_reg_1280_1535_5_5_n_0 : STD_LOGIC;
  signal line1_reg_1280_1535_6_6_n_0 : STD_LOGIC;
  signal line1_reg_1280_1535_7_7_n_0 : STD_LOGIC;
  signal line1_reg_1536_1791_0_0_n_0 : STD_LOGIC;
  signal line1_reg_1536_1791_1_1_n_0 : STD_LOGIC;
  signal line1_reg_1536_1791_2_2_n_0 : STD_LOGIC;
  signal line1_reg_1536_1791_3_3_n_0 : STD_LOGIC;
  signal line1_reg_1536_1791_4_4_n_0 : STD_LOGIC;
  signal line1_reg_1536_1791_5_5_n_0 : STD_LOGIC;
  signal line1_reg_1536_1791_6_6_n_0 : STD_LOGIC;
  signal line1_reg_1536_1791_7_7_n_0 : STD_LOGIC;
  signal line1_reg_256_511_0_0_n_0 : STD_LOGIC;
  signal line1_reg_256_511_1_1_n_0 : STD_LOGIC;
  signal line1_reg_256_511_2_2_n_0 : STD_LOGIC;
  signal line1_reg_256_511_3_3_n_0 : STD_LOGIC;
  signal line1_reg_256_511_4_4_n_0 : STD_LOGIC;
  signal line1_reg_256_511_5_5_n_0 : STD_LOGIC;
  signal line1_reg_256_511_6_6_n_0 : STD_LOGIC;
  signal line1_reg_256_511_7_7_n_0 : STD_LOGIC;
  signal line1_reg_512_767_0_0_n_0 : STD_LOGIC;
  signal line1_reg_512_767_1_1_n_0 : STD_LOGIC;
  signal line1_reg_512_767_2_2_n_0 : STD_LOGIC;
  signal line1_reg_512_767_3_3_n_0 : STD_LOGIC;
  signal line1_reg_512_767_4_4_n_0 : STD_LOGIC;
  signal line1_reg_512_767_5_5_n_0 : STD_LOGIC;
  signal line1_reg_512_767_6_6_n_0 : STD_LOGIC;
  signal line1_reg_512_767_7_7_n_0 : STD_LOGIC;
  signal line1_reg_768_1023_0_0_n_0 : STD_LOGIC;
  signal line1_reg_768_1023_1_1_n_0 : STD_LOGIC;
  signal line1_reg_768_1023_2_2_n_0 : STD_LOGIC;
  signal line1_reg_768_1023_3_3_n_0 : STD_LOGIC;
  signal line1_reg_768_1023_4_4_n_0 : STD_LOGIC;
  signal line1_reg_768_1023_5_5_n_0 : STD_LOGIC;
  signal line1_reg_768_1023_6_6_n_0 : STD_LOGIC;
  signal line1_reg_768_1023_7_7_n_0 : STD_LOGIC;
  signal \^line2_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \line2_out_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \line2_out_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \line2_out_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \line2_out_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \line2_out_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \line2_out_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \line2_out_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \line2_out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \line2_out_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \line2_out_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \line2_out_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \line2_out_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \line2_out_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \line2_out_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \line2_out_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \line2_out_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \line2_reg_0_127_0_0__0_n_0\ : STD_LOGIC;
  signal \line2_reg_0_127_0_0__1_n_0\ : STD_LOGIC;
  signal \line2_reg_0_127_0_0__2_n_0\ : STD_LOGIC;
  signal \line2_reg_0_127_0_0__3_n_0\ : STD_LOGIC;
  signal \line2_reg_0_127_0_0__4_n_0\ : STD_LOGIC;
  signal \line2_reg_0_127_0_0__5_n_0\ : STD_LOGIC;
  signal \line2_reg_0_127_0_0__6_n_0\ : STD_LOGIC;
  signal line2_reg_0_127_0_0_n_0 : STD_LOGIC;
  signal line2_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal line2_reg_0_255_1_1_n_0 : STD_LOGIC;
  signal line2_reg_0_255_2_2_n_0 : STD_LOGIC;
  signal line2_reg_0_255_3_3_n_0 : STD_LOGIC;
  signal line2_reg_0_255_4_4_n_0 : STD_LOGIC;
  signal line2_reg_0_255_5_5_n_0 : STD_LOGIC;
  signal line2_reg_0_255_6_6_n_0 : STD_LOGIC;
  signal line2_reg_0_255_7_7_n_0 : STD_LOGIC;
  signal line2_reg_1024_1279_0_0_n_0 : STD_LOGIC;
  signal line2_reg_1024_1279_1_1_n_0 : STD_LOGIC;
  signal line2_reg_1024_1279_2_2_n_0 : STD_LOGIC;
  signal line2_reg_1024_1279_3_3_n_0 : STD_LOGIC;
  signal line2_reg_1024_1279_4_4_n_0 : STD_LOGIC;
  signal line2_reg_1024_1279_5_5_n_0 : STD_LOGIC;
  signal line2_reg_1024_1279_6_6_n_0 : STD_LOGIC;
  signal line2_reg_1024_1279_7_7_n_0 : STD_LOGIC;
  signal line2_reg_1280_1535_0_0_n_0 : STD_LOGIC;
  signal line2_reg_1280_1535_1_1_n_0 : STD_LOGIC;
  signal line2_reg_1280_1535_2_2_n_0 : STD_LOGIC;
  signal line2_reg_1280_1535_3_3_n_0 : STD_LOGIC;
  signal line2_reg_1280_1535_4_4_n_0 : STD_LOGIC;
  signal line2_reg_1280_1535_5_5_n_0 : STD_LOGIC;
  signal line2_reg_1280_1535_6_6_n_0 : STD_LOGIC;
  signal line2_reg_1280_1535_7_7_n_0 : STD_LOGIC;
  signal line2_reg_1536_1791_0_0_n_0 : STD_LOGIC;
  signal line2_reg_1536_1791_1_1_n_0 : STD_LOGIC;
  signal line2_reg_1536_1791_2_2_n_0 : STD_LOGIC;
  signal line2_reg_1536_1791_3_3_n_0 : STD_LOGIC;
  signal line2_reg_1536_1791_4_4_n_0 : STD_LOGIC;
  signal line2_reg_1536_1791_5_5_n_0 : STD_LOGIC;
  signal line2_reg_1536_1791_6_6_n_0 : STD_LOGIC;
  signal line2_reg_1536_1791_7_7_n_0 : STD_LOGIC;
  signal line2_reg_256_511_0_0_n_0 : STD_LOGIC;
  signal line2_reg_256_511_1_1_n_0 : STD_LOGIC;
  signal line2_reg_256_511_2_2_n_0 : STD_LOGIC;
  signal line2_reg_256_511_3_3_n_0 : STD_LOGIC;
  signal line2_reg_256_511_4_4_n_0 : STD_LOGIC;
  signal line2_reg_256_511_5_5_n_0 : STD_LOGIC;
  signal line2_reg_256_511_6_6_n_0 : STD_LOGIC;
  signal line2_reg_256_511_7_7_n_0 : STD_LOGIC;
  signal line2_reg_512_767_0_0_n_0 : STD_LOGIC;
  signal line2_reg_512_767_1_1_n_0 : STD_LOGIC;
  signal line2_reg_512_767_2_2_n_0 : STD_LOGIC;
  signal line2_reg_512_767_3_3_n_0 : STD_LOGIC;
  signal line2_reg_512_767_4_4_n_0 : STD_LOGIC;
  signal line2_reg_512_767_5_5_n_0 : STD_LOGIC;
  signal line2_reg_512_767_6_6_n_0 : STD_LOGIC;
  signal line2_reg_512_767_7_7_n_0 : STD_LOGIC;
  signal line2_reg_768_1023_0_0_n_0 : STD_LOGIC;
  signal line2_reg_768_1023_1_1_n_0 : STD_LOGIC;
  signal line2_reg_768_1023_2_2_n_0 : STD_LOGIC;
  signal line2_reg_768_1023_3_3_n_0 : STD_LOGIC;
  signal line2_reg_768_1023_4_4_n_0 : STD_LOGIC;
  signal line2_reg_768_1023_5_5_n_0 : STD_LOGIC;
  signal line2_reg_768_1023_6_6_n_0 : STD_LOGIC;
  signal line2_reg_768_1023_7_7_n_0 : STD_LOGIC;
  signal \line3_out_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \line3_out_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \line3_out_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \line3_out_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \line3_out_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \line3_out_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \line3_out_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \line3_out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \line3_out_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \line3_out_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \line3_out_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \line3_out_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \line3_out_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \line3_out_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \line3_out_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \line3_out_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \line3_reg_0_127_0_0__0_n_0\ : STD_LOGIC;
  signal \line3_reg_0_127_0_0__1_n_0\ : STD_LOGIC;
  signal \line3_reg_0_127_0_0__2_n_0\ : STD_LOGIC;
  signal \line3_reg_0_127_0_0__3_n_0\ : STD_LOGIC;
  signal \line3_reg_0_127_0_0__4_n_0\ : STD_LOGIC;
  signal \line3_reg_0_127_0_0__5_n_0\ : STD_LOGIC;
  signal \line3_reg_0_127_0_0__6_n_0\ : STD_LOGIC;
  signal line3_reg_0_127_0_0_n_0 : STD_LOGIC;
  signal line3_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal line3_reg_0_255_1_1_n_0 : STD_LOGIC;
  signal line3_reg_0_255_2_2_n_0 : STD_LOGIC;
  signal line3_reg_0_255_3_3_n_0 : STD_LOGIC;
  signal line3_reg_0_255_4_4_n_0 : STD_LOGIC;
  signal line3_reg_0_255_5_5_n_0 : STD_LOGIC;
  signal line3_reg_0_255_6_6_n_0 : STD_LOGIC;
  signal line3_reg_0_255_7_7_n_0 : STD_LOGIC;
  signal line3_reg_1024_1279_0_0_n_0 : STD_LOGIC;
  signal line3_reg_1024_1279_1_1_n_0 : STD_LOGIC;
  signal line3_reg_1024_1279_2_2_n_0 : STD_LOGIC;
  signal line3_reg_1024_1279_3_3_n_0 : STD_LOGIC;
  signal line3_reg_1024_1279_4_4_n_0 : STD_LOGIC;
  signal line3_reg_1024_1279_5_5_n_0 : STD_LOGIC;
  signal line3_reg_1024_1279_6_6_n_0 : STD_LOGIC;
  signal line3_reg_1024_1279_7_7_n_0 : STD_LOGIC;
  signal line3_reg_1280_1535_0_0_n_0 : STD_LOGIC;
  signal line3_reg_1280_1535_1_1_n_0 : STD_LOGIC;
  signal line3_reg_1280_1535_2_2_n_0 : STD_LOGIC;
  signal line3_reg_1280_1535_3_3_n_0 : STD_LOGIC;
  signal line3_reg_1280_1535_4_4_n_0 : STD_LOGIC;
  signal line3_reg_1280_1535_5_5_n_0 : STD_LOGIC;
  signal line3_reg_1280_1535_6_6_n_0 : STD_LOGIC;
  signal line3_reg_1280_1535_7_7_n_0 : STD_LOGIC;
  signal line3_reg_1536_1791_0_0_n_0 : STD_LOGIC;
  signal line3_reg_1536_1791_1_1_n_0 : STD_LOGIC;
  signal line3_reg_1536_1791_2_2_n_0 : STD_LOGIC;
  signal line3_reg_1536_1791_3_3_n_0 : STD_LOGIC;
  signal line3_reg_1536_1791_4_4_n_0 : STD_LOGIC;
  signal line3_reg_1536_1791_5_5_n_0 : STD_LOGIC;
  signal line3_reg_1536_1791_6_6_n_0 : STD_LOGIC;
  signal line3_reg_1536_1791_7_7_n_0 : STD_LOGIC;
  signal line3_reg_256_511_0_0_n_0 : STD_LOGIC;
  signal line3_reg_256_511_1_1_n_0 : STD_LOGIC;
  signal line3_reg_256_511_2_2_n_0 : STD_LOGIC;
  signal line3_reg_256_511_3_3_n_0 : STD_LOGIC;
  signal line3_reg_256_511_4_4_n_0 : STD_LOGIC;
  signal line3_reg_256_511_5_5_n_0 : STD_LOGIC;
  signal line3_reg_256_511_6_6_n_0 : STD_LOGIC;
  signal line3_reg_256_511_7_7_n_0 : STD_LOGIC;
  signal line3_reg_512_767_0_0_n_0 : STD_LOGIC;
  signal line3_reg_512_767_1_1_n_0 : STD_LOGIC;
  signal line3_reg_512_767_2_2_n_0 : STD_LOGIC;
  signal line3_reg_512_767_3_3_n_0 : STD_LOGIC;
  signal line3_reg_512_767_4_4_n_0 : STD_LOGIC;
  signal line3_reg_512_767_5_5_n_0 : STD_LOGIC;
  signal line3_reg_512_767_6_6_n_0 : STD_LOGIC;
  signal line3_reg_512_767_7_7_n_0 : STD_LOGIC;
  signal line3_reg_768_1023_0_0_n_0 : STD_LOGIC;
  signal line3_reg_768_1023_1_1_n_0 : STD_LOGIC;
  signal line3_reg_768_1023_2_2_n_0 : STD_LOGIC;
  signal line3_reg_768_1023_3_3_n_0 : STD_LOGIC;
  signal line3_reg_768_1023_4_4_n_0 : STD_LOGIC;
  signal line3_reg_768_1023_5_5_n_0 : STD_LOGIC;
  signal line3_reg_768_1023_6_6_n_0 : STD_LOGIC;
  signal line3_reg_768_1023_7_7_n_0 : STD_LOGIC;
  signal line4_reg_i_1_n_0 : STD_LOGIC;
  signal \^pixel_valid0\ : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wr_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[10]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[3]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[3]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[3]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[4]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[4]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[4]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[4]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[6]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[6]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[6]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[6]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[6]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \wr_ptr[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[7]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[7]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[7]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[7]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[7]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \wr_ptr[7]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[2]_rep__3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[3]_rep__2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[3]_rep__3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[4]_rep__2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[4]_rep__3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_rep__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_rep__2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_rep__3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_rep__4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_rep__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_rep__2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_rep__3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_rep__4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \^wr_ptr_reg[8]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_line4_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_line4_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_line4_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_line4_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line0_reg_0_127_0_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line0_reg_0_127_0_0 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of line0_reg_0_127_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line0_reg_0_127_0_0 : label is 1792;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line0_reg_0_127_0_0 : label is 1919;
  attribute ram_offset : integer;
  attribute ram_offset of line0_reg_0_127_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line0_reg_0_127_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line0_reg_0_127_0_0 : label is 0;
  attribute RTL_RAM_BITS of \line0_reg_0_127_0_0__0\ : label is 15360;
  attribute RTL_RAM_NAME of \line0_reg_0_127_0_0__0\ : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of \line0_reg_0_127_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \line0_reg_0_127_0_0__0\ : label is 1792;
  attribute ram_addr_end of \line0_reg_0_127_0_0__0\ : label is 1919;
  attribute ram_offset of \line0_reg_0_127_0_0__0\ : label is 0;
  attribute ram_slice_begin of \line0_reg_0_127_0_0__0\ : label is 1;
  attribute ram_slice_end of \line0_reg_0_127_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \line0_reg_0_127_0_0__1\ : label is 15360;
  attribute RTL_RAM_NAME of \line0_reg_0_127_0_0__1\ : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of \line0_reg_0_127_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \line0_reg_0_127_0_0__1\ : label is 1792;
  attribute ram_addr_end of \line0_reg_0_127_0_0__1\ : label is 1919;
  attribute ram_offset of \line0_reg_0_127_0_0__1\ : label is 0;
  attribute ram_slice_begin of \line0_reg_0_127_0_0__1\ : label is 2;
  attribute ram_slice_end of \line0_reg_0_127_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \line0_reg_0_127_0_0__2\ : label is 15360;
  attribute RTL_RAM_NAME of \line0_reg_0_127_0_0__2\ : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of \line0_reg_0_127_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \line0_reg_0_127_0_0__2\ : label is 1792;
  attribute ram_addr_end of \line0_reg_0_127_0_0__2\ : label is 1919;
  attribute ram_offset of \line0_reg_0_127_0_0__2\ : label is 0;
  attribute ram_slice_begin of \line0_reg_0_127_0_0__2\ : label is 3;
  attribute ram_slice_end of \line0_reg_0_127_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \line0_reg_0_127_0_0__3\ : label is 15360;
  attribute RTL_RAM_NAME of \line0_reg_0_127_0_0__3\ : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of \line0_reg_0_127_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \line0_reg_0_127_0_0__3\ : label is 1792;
  attribute ram_addr_end of \line0_reg_0_127_0_0__3\ : label is 1919;
  attribute ram_offset of \line0_reg_0_127_0_0__3\ : label is 0;
  attribute ram_slice_begin of \line0_reg_0_127_0_0__3\ : label is 4;
  attribute ram_slice_end of \line0_reg_0_127_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \line0_reg_0_127_0_0__4\ : label is 15360;
  attribute RTL_RAM_NAME of \line0_reg_0_127_0_0__4\ : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of \line0_reg_0_127_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \line0_reg_0_127_0_0__4\ : label is 1792;
  attribute ram_addr_end of \line0_reg_0_127_0_0__4\ : label is 1919;
  attribute ram_offset of \line0_reg_0_127_0_0__4\ : label is 0;
  attribute ram_slice_begin of \line0_reg_0_127_0_0__4\ : label is 5;
  attribute ram_slice_end of \line0_reg_0_127_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \line0_reg_0_127_0_0__5\ : label is 15360;
  attribute RTL_RAM_NAME of \line0_reg_0_127_0_0__5\ : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of \line0_reg_0_127_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \line0_reg_0_127_0_0__5\ : label is 1792;
  attribute ram_addr_end of \line0_reg_0_127_0_0__5\ : label is 1919;
  attribute ram_offset of \line0_reg_0_127_0_0__5\ : label is 0;
  attribute ram_slice_begin of \line0_reg_0_127_0_0__5\ : label is 6;
  attribute ram_slice_end of \line0_reg_0_127_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \line0_reg_0_127_0_0__6\ : label is 15360;
  attribute RTL_RAM_NAME of \line0_reg_0_127_0_0__6\ : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of \line0_reg_0_127_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \line0_reg_0_127_0_0__6\ : label is 1792;
  attribute ram_addr_end of \line0_reg_0_127_0_0__6\ : label is 1919;
  attribute ram_offset of \line0_reg_0_127_0_0__6\ : label is 0;
  attribute ram_slice_begin of \line0_reg_0_127_0_0__6\ : label is 7;
  attribute ram_slice_end of \line0_reg_0_127_0_0__6\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_0_255_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_0_255_0_0 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of line0_reg_0_255_0_0 : label is 255;
  attribute ram_offset of line0_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of line0_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of line0_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_0_255_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_0_255_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_0_255_1_1 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_0_255_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_0_255_1_1 : label is 0;
  attribute ram_addr_end of line0_reg_0_255_1_1 : label is 255;
  attribute ram_offset of line0_reg_0_255_1_1 : label is 0;
  attribute ram_slice_begin of line0_reg_0_255_1_1 : label is 1;
  attribute ram_slice_end of line0_reg_0_255_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_0_255_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_0_255_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_0_255_2_2 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_0_255_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_0_255_2_2 : label is 0;
  attribute ram_addr_end of line0_reg_0_255_2_2 : label is 255;
  attribute ram_offset of line0_reg_0_255_2_2 : label is 0;
  attribute ram_slice_begin of line0_reg_0_255_2_2 : label is 2;
  attribute ram_slice_end of line0_reg_0_255_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_0_255_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_0_255_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_0_255_3_3 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_0_255_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_0_255_3_3 : label is 0;
  attribute ram_addr_end of line0_reg_0_255_3_3 : label is 255;
  attribute ram_offset of line0_reg_0_255_3_3 : label is 0;
  attribute ram_slice_begin of line0_reg_0_255_3_3 : label is 3;
  attribute ram_slice_end of line0_reg_0_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_0_255_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_0_255_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_0_255_4_4 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_0_255_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_0_255_4_4 : label is 0;
  attribute ram_addr_end of line0_reg_0_255_4_4 : label is 255;
  attribute ram_offset of line0_reg_0_255_4_4 : label is 0;
  attribute ram_slice_begin of line0_reg_0_255_4_4 : label is 4;
  attribute ram_slice_end of line0_reg_0_255_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_0_255_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_0_255_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_0_255_5_5 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_0_255_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_0_255_5_5 : label is 0;
  attribute ram_addr_end of line0_reg_0_255_5_5 : label is 255;
  attribute ram_offset of line0_reg_0_255_5_5 : label is 0;
  attribute ram_slice_begin of line0_reg_0_255_5_5 : label is 5;
  attribute ram_slice_end of line0_reg_0_255_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_0_255_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_0_255_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_0_255_6_6 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_0_255_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_0_255_6_6 : label is 0;
  attribute ram_addr_end of line0_reg_0_255_6_6 : label is 255;
  attribute ram_offset of line0_reg_0_255_6_6 : label is 0;
  attribute ram_slice_begin of line0_reg_0_255_6_6 : label is 6;
  attribute ram_slice_end of line0_reg_0_255_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_0_255_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_0_255_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_0_255_7_7 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_0_255_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_0_255_7_7 : label is 0;
  attribute ram_addr_end of line0_reg_0_255_7_7 : label is 255;
  attribute ram_offset of line0_reg_0_255_7_7 : label is 0;
  attribute ram_slice_begin of line0_reg_0_255_7_7 : label is 7;
  attribute ram_slice_end of line0_reg_0_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1024_1279_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1024_1279_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1024_1279_0_0 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1024_1279_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1024_1279_0_0 : label is 1024;
  attribute ram_addr_end of line0_reg_1024_1279_0_0 : label is 1279;
  attribute ram_offset of line0_reg_1024_1279_0_0 : label is 0;
  attribute ram_slice_begin of line0_reg_1024_1279_0_0 : label is 0;
  attribute ram_slice_end of line0_reg_1024_1279_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1024_1279_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1024_1279_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1024_1279_1_1 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1024_1279_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1024_1279_1_1 : label is 1024;
  attribute ram_addr_end of line0_reg_1024_1279_1_1 : label is 1279;
  attribute ram_offset of line0_reg_1024_1279_1_1 : label is 0;
  attribute ram_slice_begin of line0_reg_1024_1279_1_1 : label is 1;
  attribute ram_slice_end of line0_reg_1024_1279_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1024_1279_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1024_1279_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1024_1279_2_2 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1024_1279_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1024_1279_2_2 : label is 1024;
  attribute ram_addr_end of line0_reg_1024_1279_2_2 : label is 1279;
  attribute ram_offset of line0_reg_1024_1279_2_2 : label is 0;
  attribute ram_slice_begin of line0_reg_1024_1279_2_2 : label is 2;
  attribute ram_slice_end of line0_reg_1024_1279_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1024_1279_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1024_1279_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1024_1279_3_3 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1024_1279_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1024_1279_3_3 : label is 1024;
  attribute ram_addr_end of line0_reg_1024_1279_3_3 : label is 1279;
  attribute ram_offset of line0_reg_1024_1279_3_3 : label is 0;
  attribute ram_slice_begin of line0_reg_1024_1279_3_3 : label is 3;
  attribute ram_slice_end of line0_reg_1024_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1024_1279_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1024_1279_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1024_1279_4_4 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1024_1279_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1024_1279_4_4 : label is 1024;
  attribute ram_addr_end of line0_reg_1024_1279_4_4 : label is 1279;
  attribute ram_offset of line0_reg_1024_1279_4_4 : label is 0;
  attribute ram_slice_begin of line0_reg_1024_1279_4_4 : label is 4;
  attribute ram_slice_end of line0_reg_1024_1279_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1024_1279_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1024_1279_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1024_1279_5_5 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1024_1279_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1024_1279_5_5 : label is 1024;
  attribute ram_addr_end of line0_reg_1024_1279_5_5 : label is 1279;
  attribute ram_offset of line0_reg_1024_1279_5_5 : label is 0;
  attribute ram_slice_begin of line0_reg_1024_1279_5_5 : label is 5;
  attribute ram_slice_end of line0_reg_1024_1279_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1024_1279_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1024_1279_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1024_1279_6_6 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1024_1279_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1024_1279_6_6 : label is 1024;
  attribute ram_addr_end of line0_reg_1024_1279_6_6 : label is 1279;
  attribute ram_offset of line0_reg_1024_1279_6_6 : label is 0;
  attribute ram_slice_begin of line0_reg_1024_1279_6_6 : label is 6;
  attribute ram_slice_end of line0_reg_1024_1279_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1024_1279_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1024_1279_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1024_1279_7_7 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1024_1279_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1024_1279_7_7 : label is 1024;
  attribute ram_addr_end of line0_reg_1024_1279_7_7 : label is 1279;
  attribute ram_offset of line0_reg_1024_1279_7_7 : label is 0;
  attribute ram_slice_begin of line0_reg_1024_1279_7_7 : label is 7;
  attribute ram_slice_end of line0_reg_1024_1279_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1280_1535_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1280_1535_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1280_1535_0_0 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1280_1535_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1280_1535_0_0 : label is 1280;
  attribute ram_addr_end of line0_reg_1280_1535_0_0 : label is 1535;
  attribute ram_offset of line0_reg_1280_1535_0_0 : label is 0;
  attribute ram_slice_begin of line0_reg_1280_1535_0_0 : label is 0;
  attribute ram_slice_end of line0_reg_1280_1535_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1280_1535_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1280_1535_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1280_1535_1_1 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1280_1535_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1280_1535_1_1 : label is 1280;
  attribute ram_addr_end of line0_reg_1280_1535_1_1 : label is 1535;
  attribute ram_offset of line0_reg_1280_1535_1_1 : label is 0;
  attribute ram_slice_begin of line0_reg_1280_1535_1_1 : label is 1;
  attribute ram_slice_end of line0_reg_1280_1535_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1280_1535_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1280_1535_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1280_1535_2_2 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1280_1535_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1280_1535_2_2 : label is 1280;
  attribute ram_addr_end of line0_reg_1280_1535_2_2 : label is 1535;
  attribute ram_offset of line0_reg_1280_1535_2_2 : label is 0;
  attribute ram_slice_begin of line0_reg_1280_1535_2_2 : label is 2;
  attribute ram_slice_end of line0_reg_1280_1535_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1280_1535_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1280_1535_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1280_1535_3_3 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1280_1535_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1280_1535_3_3 : label is 1280;
  attribute ram_addr_end of line0_reg_1280_1535_3_3 : label is 1535;
  attribute ram_offset of line0_reg_1280_1535_3_3 : label is 0;
  attribute ram_slice_begin of line0_reg_1280_1535_3_3 : label is 3;
  attribute ram_slice_end of line0_reg_1280_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1280_1535_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1280_1535_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1280_1535_4_4 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1280_1535_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1280_1535_4_4 : label is 1280;
  attribute ram_addr_end of line0_reg_1280_1535_4_4 : label is 1535;
  attribute ram_offset of line0_reg_1280_1535_4_4 : label is 0;
  attribute ram_slice_begin of line0_reg_1280_1535_4_4 : label is 4;
  attribute ram_slice_end of line0_reg_1280_1535_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1280_1535_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1280_1535_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1280_1535_5_5 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1280_1535_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1280_1535_5_5 : label is 1280;
  attribute ram_addr_end of line0_reg_1280_1535_5_5 : label is 1535;
  attribute ram_offset of line0_reg_1280_1535_5_5 : label is 0;
  attribute ram_slice_begin of line0_reg_1280_1535_5_5 : label is 5;
  attribute ram_slice_end of line0_reg_1280_1535_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1280_1535_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1280_1535_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1280_1535_6_6 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1280_1535_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1280_1535_6_6 : label is 1280;
  attribute ram_addr_end of line0_reg_1280_1535_6_6 : label is 1535;
  attribute ram_offset of line0_reg_1280_1535_6_6 : label is 0;
  attribute ram_slice_begin of line0_reg_1280_1535_6_6 : label is 6;
  attribute ram_slice_end of line0_reg_1280_1535_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1280_1535_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1280_1535_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1280_1535_7_7 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1280_1535_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1280_1535_7_7 : label is 1280;
  attribute ram_addr_end of line0_reg_1280_1535_7_7 : label is 1535;
  attribute ram_offset of line0_reg_1280_1535_7_7 : label is 0;
  attribute ram_slice_begin of line0_reg_1280_1535_7_7 : label is 7;
  attribute ram_slice_end of line0_reg_1280_1535_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1536_1791_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1536_1791_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1536_1791_0_0 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1536_1791_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1536_1791_0_0 : label is 1536;
  attribute ram_addr_end of line0_reg_1536_1791_0_0 : label is 1791;
  attribute ram_offset of line0_reg_1536_1791_0_0 : label is 0;
  attribute ram_slice_begin of line0_reg_1536_1791_0_0 : label is 0;
  attribute ram_slice_end of line0_reg_1536_1791_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1536_1791_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1536_1791_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1536_1791_1_1 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1536_1791_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1536_1791_1_1 : label is 1536;
  attribute ram_addr_end of line0_reg_1536_1791_1_1 : label is 1791;
  attribute ram_offset of line0_reg_1536_1791_1_1 : label is 0;
  attribute ram_slice_begin of line0_reg_1536_1791_1_1 : label is 1;
  attribute ram_slice_end of line0_reg_1536_1791_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1536_1791_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1536_1791_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1536_1791_2_2 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1536_1791_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1536_1791_2_2 : label is 1536;
  attribute ram_addr_end of line0_reg_1536_1791_2_2 : label is 1791;
  attribute ram_offset of line0_reg_1536_1791_2_2 : label is 0;
  attribute ram_slice_begin of line0_reg_1536_1791_2_2 : label is 2;
  attribute ram_slice_end of line0_reg_1536_1791_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1536_1791_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1536_1791_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1536_1791_3_3 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1536_1791_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1536_1791_3_3 : label is 1536;
  attribute ram_addr_end of line0_reg_1536_1791_3_3 : label is 1791;
  attribute ram_offset of line0_reg_1536_1791_3_3 : label is 0;
  attribute ram_slice_begin of line0_reg_1536_1791_3_3 : label is 3;
  attribute ram_slice_end of line0_reg_1536_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1536_1791_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1536_1791_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1536_1791_4_4 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1536_1791_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1536_1791_4_4 : label is 1536;
  attribute ram_addr_end of line0_reg_1536_1791_4_4 : label is 1791;
  attribute ram_offset of line0_reg_1536_1791_4_4 : label is 0;
  attribute ram_slice_begin of line0_reg_1536_1791_4_4 : label is 4;
  attribute ram_slice_end of line0_reg_1536_1791_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1536_1791_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1536_1791_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1536_1791_5_5 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1536_1791_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1536_1791_5_5 : label is 1536;
  attribute ram_addr_end of line0_reg_1536_1791_5_5 : label is 1791;
  attribute ram_offset of line0_reg_1536_1791_5_5 : label is 0;
  attribute ram_slice_begin of line0_reg_1536_1791_5_5 : label is 5;
  attribute ram_slice_end of line0_reg_1536_1791_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1536_1791_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1536_1791_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1536_1791_6_6 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1536_1791_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1536_1791_6_6 : label is 1536;
  attribute ram_addr_end of line0_reg_1536_1791_6_6 : label is 1791;
  attribute ram_offset of line0_reg_1536_1791_6_6 : label is 0;
  attribute ram_slice_begin of line0_reg_1536_1791_6_6 : label is 6;
  attribute ram_slice_end of line0_reg_1536_1791_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_1536_1791_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_1536_1791_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_1536_1791_7_7 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_1536_1791_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_1536_1791_7_7 : label is 1536;
  attribute ram_addr_end of line0_reg_1536_1791_7_7 : label is 1791;
  attribute ram_offset of line0_reg_1536_1791_7_7 : label is 0;
  attribute ram_slice_begin of line0_reg_1536_1791_7_7 : label is 7;
  attribute ram_slice_end of line0_reg_1536_1791_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_256_511_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_256_511_0_0 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_256_511_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of line0_reg_256_511_0_0 : label is 511;
  attribute ram_offset of line0_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of line0_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of line0_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_256_511_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_256_511_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_256_511_1_1 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_256_511_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_256_511_1_1 : label is 256;
  attribute ram_addr_end of line0_reg_256_511_1_1 : label is 511;
  attribute ram_offset of line0_reg_256_511_1_1 : label is 0;
  attribute ram_slice_begin of line0_reg_256_511_1_1 : label is 1;
  attribute ram_slice_end of line0_reg_256_511_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_256_511_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_256_511_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_256_511_2_2 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_256_511_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_256_511_2_2 : label is 256;
  attribute ram_addr_end of line0_reg_256_511_2_2 : label is 511;
  attribute ram_offset of line0_reg_256_511_2_2 : label is 0;
  attribute ram_slice_begin of line0_reg_256_511_2_2 : label is 2;
  attribute ram_slice_end of line0_reg_256_511_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_256_511_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_256_511_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_256_511_3_3 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_256_511_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_256_511_3_3 : label is 256;
  attribute ram_addr_end of line0_reg_256_511_3_3 : label is 511;
  attribute ram_offset of line0_reg_256_511_3_3 : label is 0;
  attribute ram_slice_begin of line0_reg_256_511_3_3 : label is 3;
  attribute ram_slice_end of line0_reg_256_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_256_511_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_256_511_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_256_511_4_4 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_256_511_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_256_511_4_4 : label is 256;
  attribute ram_addr_end of line0_reg_256_511_4_4 : label is 511;
  attribute ram_offset of line0_reg_256_511_4_4 : label is 0;
  attribute ram_slice_begin of line0_reg_256_511_4_4 : label is 4;
  attribute ram_slice_end of line0_reg_256_511_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_256_511_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_256_511_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_256_511_5_5 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_256_511_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_256_511_5_5 : label is 256;
  attribute ram_addr_end of line0_reg_256_511_5_5 : label is 511;
  attribute ram_offset of line0_reg_256_511_5_5 : label is 0;
  attribute ram_slice_begin of line0_reg_256_511_5_5 : label is 5;
  attribute ram_slice_end of line0_reg_256_511_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_256_511_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_256_511_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_256_511_6_6 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_256_511_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_256_511_6_6 : label is 256;
  attribute ram_addr_end of line0_reg_256_511_6_6 : label is 511;
  attribute ram_offset of line0_reg_256_511_6_6 : label is 0;
  attribute ram_slice_begin of line0_reg_256_511_6_6 : label is 6;
  attribute ram_slice_end of line0_reg_256_511_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_256_511_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_256_511_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_256_511_7_7 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_256_511_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_256_511_7_7 : label is 256;
  attribute ram_addr_end of line0_reg_256_511_7_7 : label is 511;
  attribute ram_offset of line0_reg_256_511_7_7 : label is 0;
  attribute ram_slice_begin of line0_reg_256_511_7_7 : label is 7;
  attribute ram_slice_end of line0_reg_256_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_512_767_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_512_767_0_0 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_512_767_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of line0_reg_512_767_0_0 : label is 767;
  attribute ram_offset of line0_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of line0_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of line0_reg_512_767_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_512_767_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_512_767_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_512_767_1_1 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_512_767_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_512_767_1_1 : label is 512;
  attribute ram_addr_end of line0_reg_512_767_1_1 : label is 767;
  attribute ram_offset of line0_reg_512_767_1_1 : label is 0;
  attribute ram_slice_begin of line0_reg_512_767_1_1 : label is 1;
  attribute ram_slice_end of line0_reg_512_767_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_512_767_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_512_767_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_512_767_2_2 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_512_767_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_512_767_2_2 : label is 512;
  attribute ram_addr_end of line0_reg_512_767_2_2 : label is 767;
  attribute ram_offset of line0_reg_512_767_2_2 : label is 0;
  attribute ram_slice_begin of line0_reg_512_767_2_2 : label is 2;
  attribute ram_slice_end of line0_reg_512_767_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_512_767_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_512_767_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_512_767_3_3 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_512_767_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_512_767_3_3 : label is 512;
  attribute ram_addr_end of line0_reg_512_767_3_3 : label is 767;
  attribute ram_offset of line0_reg_512_767_3_3 : label is 0;
  attribute ram_slice_begin of line0_reg_512_767_3_3 : label is 3;
  attribute ram_slice_end of line0_reg_512_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_512_767_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_512_767_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_512_767_4_4 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_512_767_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_512_767_4_4 : label is 512;
  attribute ram_addr_end of line0_reg_512_767_4_4 : label is 767;
  attribute ram_offset of line0_reg_512_767_4_4 : label is 0;
  attribute ram_slice_begin of line0_reg_512_767_4_4 : label is 4;
  attribute ram_slice_end of line0_reg_512_767_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_512_767_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_512_767_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_512_767_5_5 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_512_767_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_512_767_5_5 : label is 512;
  attribute ram_addr_end of line0_reg_512_767_5_5 : label is 767;
  attribute ram_offset of line0_reg_512_767_5_5 : label is 0;
  attribute ram_slice_begin of line0_reg_512_767_5_5 : label is 5;
  attribute ram_slice_end of line0_reg_512_767_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_512_767_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_512_767_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_512_767_6_6 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_512_767_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_512_767_6_6 : label is 512;
  attribute ram_addr_end of line0_reg_512_767_6_6 : label is 767;
  attribute ram_offset of line0_reg_512_767_6_6 : label is 0;
  attribute ram_slice_begin of line0_reg_512_767_6_6 : label is 6;
  attribute ram_slice_end of line0_reg_512_767_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_512_767_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_512_767_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_512_767_7_7 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_512_767_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_512_767_7_7 : label is 512;
  attribute ram_addr_end of line0_reg_512_767_7_7 : label is 767;
  attribute ram_offset of line0_reg_512_767_7_7 : label is 0;
  attribute ram_slice_begin of line0_reg_512_767_7_7 : label is 7;
  attribute ram_slice_end of line0_reg_512_767_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_768_1023_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_768_1023_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_768_1023_0_0 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_768_1023_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_768_1023_0_0 : label is 768;
  attribute ram_addr_end of line0_reg_768_1023_0_0 : label is 1023;
  attribute ram_offset of line0_reg_768_1023_0_0 : label is 0;
  attribute ram_slice_begin of line0_reg_768_1023_0_0 : label is 0;
  attribute ram_slice_end of line0_reg_768_1023_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_768_1023_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_768_1023_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_768_1023_1_1 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_768_1023_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_768_1023_1_1 : label is 768;
  attribute ram_addr_end of line0_reg_768_1023_1_1 : label is 1023;
  attribute ram_offset of line0_reg_768_1023_1_1 : label is 0;
  attribute ram_slice_begin of line0_reg_768_1023_1_1 : label is 1;
  attribute ram_slice_end of line0_reg_768_1023_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_768_1023_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_768_1023_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_768_1023_2_2 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_768_1023_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_768_1023_2_2 : label is 768;
  attribute ram_addr_end of line0_reg_768_1023_2_2 : label is 1023;
  attribute ram_offset of line0_reg_768_1023_2_2 : label is 0;
  attribute ram_slice_begin of line0_reg_768_1023_2_2 : label is 2;
  attribute ram_slice_end of line0_reg_768_1023_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_768_1023_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_768_1023_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_768_1023_3_3 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_768_1023_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_768_1023_3_3 : label is 768;
  attribute ram_addr_end of line0_reg_768_1023_3_3 : label is 1023;
  attribute ram_offset of line0_reg_768_1023_3_3 : label is 0;
  attribute ram_slice_begin of line0_reg_768_1023_3_3 : label is 3;
  attribute ram_slice_end of line0_reg_768_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_768_1023_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_768_1023_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_768_1023_4_4 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_768_1023_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_768_1023_4_4 : label is 768;
  attribute ram_addr_end of line0_reg_768_1023_4_4 : label is 1023;
  attribute ram_offset of line0_reg_768_1023_4_4 : label is 0;
  attribute ram_slice_begin of line0_reg_768_1023_4_4 : label is 4;
  attribute ram_slice_end of line0_reg_768_1023_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_768_1023_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_768_1023_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_768_1023_5_5 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_768_1023_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_768_1023_5_5 : label is 768;
  attribute ram_addr_end of line0_reg_768_1023_5_5 : label is 1023;
  attribute ram_offset of line0_reg_768_1023_5_5 : label is 0;
  attribute ram_slice_begin of line0_reg_768_1023_5_5 : label is 5;
  attribute ram_slice_end of line0_reg_768_1023_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_768_1023_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_768_1023_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_768_1023_6_6 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_768_1023_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_768_1023_6_6 : label is 768;
  attribute ram_addr_end of line0_reg_768_1023_6_6 : label is 1023;
  attribute ram_offset of line0_reg_768_1023_6_6 : label is 0;
  attribute ram_slice_begin of line0_reg_768_1023_6_6 : label is 6;
  attribute ram_slice_end of line0_reg_768_1023_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line0_reg_768_1023_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line0_reg_768_1023_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line0_reg_768_1023_7_7 : label is "inst/LINE_BUFFER/line0";
  attribute RTL_RAM_TYPE of line0_reg_768_1023_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line0_reg_768_1023_7_7 : label is 768;
  attribute ram_addr_end of line0_reg_768_1023_7_7 : label is 1023;
  attribute ram_offset of line0_reg_768_1023_7_7 : label is 0;
  attribute ram_slice_begin of line0_reg_768_1023_7_7 : label is 7;
  attribute ram_slice_end of line0_reg_768_1023_7_7 : label is 7;
  attribute RTL_RAM_BITS of line1_reg_0_127_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_0_127_0_0 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_0_127_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_0_127_0_0 : label is 1792;
  attribute ram_addr_end of line1_reg_0_127_0_0 : label is 1919;
  attribute ram_offset of line1_reg_0_127_0_0 : label is 0;
  attribute ram_slice_begin of line1_reg_0_127_0_0 : label is 0;
  attribute ram_slice_end of line1_reg_0_127_0_0 : label is 0;
  attribute RTL_RAM_BITS of \line1_reg_0_127_0_0__0\ : label is 15360;
  attribute RTL_RAM_NAME of \line1_reg_0_127_0_0__0\ : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of \line1_reg_0_127_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \line1_reg_0_127_0_0__0\ : label is 1792;
  attribute ram_addr_end of \line1_reg_0_127_0_0__0\ : label is 1919;
  attribute ram_offset of \line1_reg_0_127_0_0__0\ : label is 0;
  attribute ram_slice_begin of \line1_reg_0_127_0_0__0\ : label is 1;
  attribute ram_slice_end of \line1_reg_0_127_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \line1_reg_0_127_0_0__1\ : label is 15360;
  attribute RTL_RAM_NAME of \line1_reg_0_127_0_0__1\ : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of \line1_reg_0_127_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \line1_reg_0_127_0_0__1\ : label is 1792;
  attribute ram_addr_end of \line1_reg_0_127_0_0__1\ : label is 1919;
  attribute ram_offset of \line1_reg_0_127_0_0__1\ : label is 0;
  attribute ram_slice_begin of \line1_reg_0_127_0_0__1\ : label is 2;
  attribute ram_slice_end of \line1_reg_0_127_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \line1_reg_0_127_0_0__2\ : label is 15360;
  attribute RTL_RAM_NAME of \line1_reg_0_127_0_0__2\ : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of \line1_reg_0_127_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \line1_reg_0_127_0_0__2\ : label is 1792;
  attribute ram_addr_end of \line1_reg_0_127_0_0__2\ : label is 1919;
  attribute ram_offset of \line1_reg_0_127_0_0__2\ : label is 0;
  attribute ram_slice_begin of \line1_reg_0_127_0_0__2\ : label is 3;
  attribute ram_slice_end of \line1_reg_0_127_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \line1_reg_0_127_0_0__3\ : label is 15360;
  attribute RTL_RAM_NAME of \line1_reg_0_127_0_0__3\ : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of \line1_reg_0_127_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \line1_reg_0_127_0_0__3\ : label is 1792;
  attribute ram_addr_end of \line1_reg_0_127_0_0__3\ : label is 1919;
  attribute ram_offset of \line1_reg_0_127_0_0__3\ : label is 0;
  attribute ram_slice_begin of \line1_reg_0_127_0_0__3\ : label is 4;
  attribute ram_slice_end of \line1_reg_0_127_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \line1_reg_0_127_0_0__4\ : label is 15360;
  attribute RTL_RAM_NAME of \line1_reg_0_127_0_0__4\ : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of \line1_reg_0_127_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \line1_reg_0_127_0_0__4\ : label is 1792;
  attribute ram_addr_end of \line1_reg_0_127_0_0__4\ : label is 1919;
  attribute ram_offset of \line1_reg_0_127_0_0__4\ : label is 0;
  attribute ram_slice_begin of \line1_reg_0_127_0_0__4\ : label is 5;
  attribute ram_slice_end of \line1_reg_0_127_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \line1_reg_0_127_0_0__5\ : label is 15360;
  attribute RTL_RAM_NAME of \line1_reg_0_127_0_0__5\ : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of \line1_reg_0_127_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \line1_reg_0_127_0_0__5\ : label is 1792;
  attribute ram_addr_end of \line1_reg_0_127_0_0__5\ : label is 1919;
  attribute ram_offset of \line1_reg_0_127_0_0__5\ : label is 0;
  attribute ram_slice_begin of \line1_reg_0_127_0_0__5\ : label is 6;
  attribute ram_slice_end of \line1_reg_0_127_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \line1_reg_0_127_0_0__6\ : label is 15360;
  attribute RTL_RAM_NAME of \line1_reg_0_127_0_0__6\ : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of \line1_reg_0_127_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \line1_reg_0_127_0_0__6\ : label is 1792;
  attribute ram_addr_end of \line1_reg_0_127_0_0__6\ : label is 1919;
  attribute ram_offset of \line1_reg_0_127_0_0__6\ : label is 0;
  attribute ram_slice_begin of \line1_reg_0_127_0_0__6\ : label is 7;
  attribute ram_slice_end of \line1_reg_0_127_0_0__6\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_0_255_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_0_255_0_0 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of line1_reg_0_255_0_0 : label is 255;
  attribute ram_offset of line1_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of line1_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of line1_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_0_255_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_0_255_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_0_255_1_1 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_0_255_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_0_255_1_1 : label is 0;
  attribute ram_addr_end of line1_reg_0_255_1_1 : label is 255;
  attribute ram_offset of line1_reg_0_255_1_1 : label is 0;
  attribute ram_slice_begin of line1_reg_0_255_1_1 : label is 1;
  attribute ram_slice_end of line1_reg_0_255_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_0_255_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_0_255_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_0_255_2_2 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_0_255_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_0_255_2_2 : label is 0;
  attribute ram_addr_end of line1_reg_0_255_2_2 : label is 255;
  attribute ram_offset of line1_reg_0_255_2_2 : label is 0;
  attribute ram_slice_begin of line1_reg_0_255_2_2 : label is 2;
  attribute ram_slice_end of line1_reg_0_255_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_0_255_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_0_255_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_0_255_3_3 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_0_255_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_0_255_3_3 : label is 0;
  attribute ram_addr_end of line1_reg_0_255_3_3 : label is 255;
  attribute ram_offset of line1_reg_0_255_3_3 : label is 0;
  attribute ram_slice_begin of line1_reg_0_255_3_3 : label is 3;
  attribute ram_slice_end of line1_reg_0_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_0_255_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_0_255_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_0_255_4_4 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_0_255_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_0_255_4_4 : label is 0;
  attribute ram_addr_end of line1_reg_0_255_4_4 : label is 255;
  attribute ram_offset of line1_reg_0_255_4_4 : label is 0;
  attribute ram_slice_begin of line1_reg_0_255_4_4 : label is 4;
  attribute ram_slice_end of line1_reg_0_255_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_0_255_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_0_255_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_0_255_5_5 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_0_255_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_0_255_5_5 : label is 0;
  attribute ram_addr_end of line1_reg_0_255_5_5 : label is 255;
  attribute ram_offset of line1_reg_0_255_5_5 : label is 0;
  attribute ram_slice_begin of line1_reg_0_255_5_5 : label is 5;
  attribute ram_slice_end of line1_reg_0_255_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_0_255_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_0_255_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_0_255_6_6 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_0_255_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_0_255_6_6 : label is 0;
  attribute ram_addr_end of line1_reg_0_255_6_6 : label is 255;
  attribute ram_offset of line1_reg_0_255_6_6 : label is 0;
  attribute ram_slice_begin of line1_reg_0_255_6_6 : label is 6;
  attribute ram_slice_end of line1_reg_0_255_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_0_255_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_0_255_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_0_255_7_7 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_0_255_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_0_255_7_7 : label is 0;
  attribute ram_addr_end of line1_reg_0_255_7_7 : label is 255;
  attribute ram_offset of line1_reg_0_255_7_7 : label is 0;
  attribute ram_slice_begin of line1_reg_0_255_7_7 : label is 7;
  attribute ram_slice_end of line1_reg_0_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1024_1279_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1024_1279_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1024_1279_0_0 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1024_1279_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1024_1279_0_0 : label is 1024;
  attribute ram_addr_end of line1_reg_1024_1279_0_0 : label is 1279;
  attribute ram_offset of line1_reg_1024_1279_0_0 : label is 0;
  attribute ram_slice_begin of line1_reg_1024_1279_0_0 : label is 0;
  attribute ram_slice_end of line1_reg_1024_1279_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1024_1279_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1024_1279_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1024_1279_1_1 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1024_1279_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1024_1279_1_1 : label is 1024;
  attribute ram_addr_end of line1_reg_1024_1279_1_1 : label is 1279;
  attribute ram_offset of line1_reg_1024_1279_1_1 : label is 0;
  attribute ram_slice_begin of line1_reg_1024_1279_1_1 : label is 1;
  attribute ram_slice_end of line1_reg_1024_1279_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1024_1279_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1024_1279_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1024_1279_2_2 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1024_1279_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1024_1279_2_2 : label is 1024;
  attribute ram_addr_end of line1_reg_1024_1279_2_2 : label is 1279;
  attribute ram_offset of line1_reg_1024_1279_2_2 : label is 0;
  attribute ram_slice_begin of line1_reg_1024_1279_2_2 : label is 2;
  attribute ram_slice_end of line1_reg_1024_1279_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1024_1279_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1024_1279_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1024_1279_3_3 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1024_1279_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1024_1279_3_3 : label is 1024;
  attribute ram_addr_end of line1_reg_1024_1279_3_3 : label is 1279;
  attribute ram_offset of line1_reg_1024_1279_3_3 : label is 0;
  attribute ram_slice_begin of line1_reg_1024_1279_3_3 : label is 3;
  attribute ram_slice_end of line1_reg_1024_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1024_1279_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1024_1279_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1024_1279_4_4 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1024_1279_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1024_1279_4_4 : label is 1024;
  attribute ram_addr_end of line1_reg_1024_1279_4_4 : label is 1279;
  attribute ram_offset of line1_reg_1024_1279_4_4 : label is 0;
  attribute ram_slice_begin of line1_reg_1024_1279_4_4 : label is 4;
  attribute ram_slice_end of line1_reg_1024_1279_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1024_1279_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1024_1279_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1024_1279_5_5 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1024_1279_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1024_1279_5_5 : label is 1024;
  attribute ram_addr_end of line1_reg_1024_1279_5_5 : label is 1279;
  attribute ram_offset of line1_reg_1024_1279_5_5 : label is 0;
  attribute ram_slice_begin of line1_reg_1024_1279_5_5 : label is 5;
  attribute ram_slice_end of line1_reg_1024_1279_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1024_1279_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1024_1279_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1024_1279_6_6 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1024_1279_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1024_1279_6_6 : label is 1024;
  attribute ram_addr_end of line1_reg_1024_1279_6_6 : label is 1279;
  attribute ram_offset of line1_reg_1024_1279_6_6 : label is 0;
  attribute ram_slice_begin of line1_reg_1024_1279_6_6 : label is 6;
  attribute ram_slice_end of line1_reg_1024_1279_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1024_1279_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1024_1279_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1024_1279_7_7 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1024_1279_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1024_1279_7_7 : label is 1024;
  attribute ram_addr_end of line1_reg_1024_1279_7_7 : label is 1279;
  attribute ram_offset of line1_reg_1024_1279_7_7 : label is 0;
  attribute ram_slice_begin of line1_reg_1024_1279_7_7 : label is 7;
  attribute ram_slice_end of line1_reg_1024_1279_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1280_1535_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1280_1535_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1280_1535_0_0 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1280_1535_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1280_1535_0_0 : label is 1280;
  attribute ram_addr_end of line1_reg_1280_1535_0_0 : label is 1535;
  attribute ram_offset of line1_reg_1280_1535_0_0 : label is 0;
  attribute ram_slice_begin of line1_reg_1280_1535_0_0 : label is 0;
  attribute ram_slice_end of line1_reg_1280_1535_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1280_1535_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1280_1535_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1280_1535_1_1 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1280_1535_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1280_1535_1_1 : label is 1280;
  attribute ram_addr_end of line1_reg_1280_1535_1_1 : label is 1535;
  attribute ram_offset of line1_reg_1280_1535_1_1 : label is 0;
  attribute ram_slice_begin of line1_reg_1280_1535_1_1 : label is 1;
  attribute ram_slice_end of line1_reg_1280_1535_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1280_1535_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1280_1535_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1280_1535_2_2 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1280_1535_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1280_1535_2_2 : label is 1280;
  attribute ram_addr_end of line1_reg_1280_1535_2_2 : label is 1535;
  attribute ram_offset of line1_reg_1280_1535_2_2 : label is 0;
  attribute ram_slice_begin of line1_reg_1280_1535_2_2 : label is 2;
  attribute ram_slice_end of line1_reg_1280_1535_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1280_1535_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1280_1535_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1280_1535_3_3 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1280_1535_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1280_1535_3_3 : label is 1280;
  attribute ram_addr_end of line1_reg_1280_1535_3_3 : label is 1535;
  attribute ram_offset of line1_reg_1280_1535_3_3 : label is 0;
  attribute ram_slice_begin of line1_reg_1280_1535_3_3 : label is 3;
  attribute ram_slice_end of line1_reg_1280_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1280_1535_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1280_1535_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1280_1535_4_4 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1280_1535_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1280_1535_4_4 : label is 1280;
  attribute ram_addr_end of line1_reg_1280_1535_4_4 : label is 1535;
  attribute ram_offset of line1_reg_1280_1535_4_4 : label is 0;
  attribute ram_slice_begin of line1_reg_1280_1535_4_4 : label is 4;
  attribute ram_slice_end of line1_reg_1280_1535_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1280_1535_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1280_1535_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1280_1535_5_5 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1280_1535_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1280_1535_5_5 : label is 1280;
  attribute ram_addr_end of line1_reg_1280_1535_5_5 : label is 1535;
  attribute ram_offset of line1_reg_1280_1535_5_5 : label is 0;
  attribute ram_slice_begin of line1_reg_1280_1535_5_5 : label is 5;
  attribute ram_slice_end of line1_reg_1280_1535_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1280_1535_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1280_1535_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1280_1535_6_6 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1280_1535_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1280_1535_6_6 : label is 1280;
  attribute ram_addr_end of line1_reg_1280_1535_6_6 : label is 1535;
  attribute ram_offset of line1_reg_1280_1535_6_6 : label is 0;
  attribute ram_slice_begin of line1_reg_1280_1535_6_6 : label is 6;
  attribute ram_slice_end of line1_reg_1280_1535_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1280_1535_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1280_1535_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1280_1535_7_7 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1280_1535_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1280_1535_7_7 : label is 1280;
  attribute ram_addr_end of line1_reg_1280_1535_7_7 : label is 1535;
  attribute ram_offset of line1_reg_1280_1535_7_7 : label is 0;
  attribute ram_slice_begin of line1_reg_1280_1535_7_7 : label is 7;
  attribute ram_slice_end of line1_reg_1280_1535_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1536_1791_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1536_1791_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1536_1791_0_0 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1536_1791_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1536_1791_0_0 : label is 1536;
  attribute ram_addr_end of line1_reg_1536_1791_0_0 : label is 1791;
  attribute ram_offset of line1_reg_1536_1791_0_0 : label is 0;
  attribute ram_slice_begin of line1_reg_1536_1791_0_0 : label is 0;
  attribute ram_slice_end of line1_reg_1536_1791_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1536_1791_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1536_1791_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1536_1791_1_1 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1536_1791_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1536_1791_1_1 : label is 1536;
  attribute ram_addr_end of line1_reg_1536_1791_1_1 : label is 1791;
  attribute ram_offset of line1_reg_1536_1791_1_1 : label is 0;
  attribute ram_slice_begin of line1_reg_1536_1791_1_1 : label is 1;
  attribute ram_slice_end of line1_reg_1536_1791_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1536_1791_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1536_1791_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1536_1791_2_2 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1536_1791_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1536_1791_2_2 : label is 1536;
  attribute ram_addr_end of line1_reg_1536_1791_2_2 : label is 1791;
  attribute ram_offset of line1_reg_1536_1791_2_2 : label is 0;
  attribute ram_slice_begin of line1_reg_1536_1791_2_2 : label is 2;
  attribute ram_slice_end of line1_reg_1536_1791_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1536_1791_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1536_1791_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1536_1791_3_3 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1536_1791_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1536_1791_3_3 : label is 1536;
  attribute ram_addr_end of line1_reg_1536_1791_3_3 : label is 1791;
  attribute ram_offset of line1_reg_1536_1791_3_3 : label is 0;
  attribute ram_slice_begin of line1_reg_1536_1791_3_3 : label is 3;
  attribute ram_slice_end of line1_reg_1536_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1536_1791_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1536_1791_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1536_1791_4_4 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1536_1791_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1536_1791_4_4 : label is 1536;
  attribute ram_addr_end of line1_reg_1536_1791_4_4 : label is 1791;
  attribute ram_offset of line1_reg_1536_1791_4_4 : label is 0;
  attribute ram_slice_begin of line1_reg_1536_1791_4_4 : label is 4;
  attribute ram_slice_end of line1_reg_1536_1791_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1536_1791_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1536_1791_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1536_1791_5_5 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1536_1791_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1536_1791_5_5 : label is 1536;
  attribute ram_addr_end of line1_reg_1536_1791_5_5 : label is 1791;
  attribute ram_offset of line1_reg_1536_1791_5_5 : label is 0;
  attribute ram_slice_begin of line1_reg_1536_1791_5_5 : label is 5;
  attribute ram_slice_end of line1_reg_1536_1791_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1536_1791_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1536_1791_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1536_1791_6_6 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1536_1791_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1536_1791_6_6 : label is 1536;
  attribute ram_addr_end of line1_reg_1536_1791_6_6 : label is 1791;
  attribute ram_offset of line1_reg_1536_1791_6_6 : label is 0;
  attribute ram_slice_begin of line1_reg_1536_1791_6_6 : label is 6;
  attribute ram_slice_end of line1_reg_1536_1791_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_1536_1791_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_1536_1791_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_1536_1791_7_7 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_1536_1791_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_1536_1791_7_7 : label is 1536;
  attribute ram_addr_end of line1_reg_1536_1791_7_7 : label is 1791;
  attribute ram_offset of line1_reg_1536_1791_7_7 : label is 0;
  attribute ram_slice_begin of line1_reg_1536_1791_7_7 : label is 7;
  attribute ram_slice_end of line1_reg_1536_1791_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_256_511_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_256_511_0_0 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_256_511_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of line1_reg_256_511_0_0 : label is 511;
  attribute ram_offset of line1_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of line1_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of line1_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_256_511_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_256_511_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_256_511_1_1 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_256_511_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_256_511_1_1 : label is 256;
  attribute ram_addr_end of line1_reg_256_511_1_1 : label is 511;
  attribute ram_offset of line1_reg_256_511_1_1 : label is 0;
  attribute ram_slice_begin of line1_reg_256_511_1_1 : label is 1;
  attribute ram_slice_end of line1_reg_256_511_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_256_511_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_256_511_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_256_511_2_2 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_256_511_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_256_511_2_2 : label is 256;
  attribute ram_addr_end of line1_reg_256_511_2_2 : label is 511;
  attribute ram_offset of line1_reg_256_511_2_2 : label is 0;
  attribute ram_slice_begin of line1_reg_256_511_2_2 : label is 2;
  attribute ram_slice_end of line1_reg_256_511_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_256_511_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_256_511_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_256_511_3_3 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_256_511_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_256_511_3_3 : label is 256;
  attribute ram_addr_end of line1_reg_256_511_3_3 : label is 511;
  attribute ram_offset of line1_reg_256_511_3_3 : label is 0;
  attribute ram_slice_begin of line1_reg_256_511_3_3 : label is 3;
  attribute ram_slice_end of line1_reg_256_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_256_511_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_256_511_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_256_511_4_4 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_256_511_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_256_511_4_4 : label is 256;
  attribute ram_addr_end of line1_reg_256_511_4_4 : label is 511;
  attribute ram_offset of line1_reg_256_511_4_4 : label is 0;
  attribute ram_slice_begin of line1_reg_256_511_4_4 : label is 4;
  attribute ram_slice_end of line1_reg_256_511_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_256_511_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_256_511_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_256_511_5_5 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_256_511_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_256_511_5_5 : label is 256;
  attribute ram_addr_end of line1_reg_256_511_5_5 : label is 511;
  attribute ram_offset of line1_reg_256_511_5_5 : label is 0;
  attribute ram_slice_begin of line1_reg_256_511_5_5 : label is 5;
  attribute ram_slice_end of line1_reg_256_511_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_256_511_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_256_511_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_256_511_6_6 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_256_511_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_256_511_6_6 : label is 256;
  attribute ram_addr_end of line1_reg_256_511_6_6 : label is 511;
  attribute ram_offset of line1_reg_256_511_6_6 : label is 0;
  attribute ram_slice_begin of line1_reg_256_511_6_6 : label is 6;
  attribute ram_slice_end of line1_reg_256_511_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_256_511_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_256_511_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_256_511_7_7 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_256_511_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_256_511_7_7 : label is 256;
  attribute ram_addr_end of line1_reg_256_511_7_7 : label is 511;
  attribute ram_offset of line1_reg_256_511_7_7 : label is 0;
  attribute ram_slice_begin of line1_reg_256_511_7_7 : label is 7;
  attribute ram_slice_end of line1_reg_256_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_512_767_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_512_767_0_0 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_512_767_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of line1_reg_512_767_0_0 : label is 767;
  attribute ram_offset of line1_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of line1_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of line1_reg_512_767_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_512_767_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_512_767_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_512_767_1_1 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_512_767_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_512_767_1_1 : label is 512;
  attribute ram_addr_end of line1_reg_512_767_1_1 : label is 767;
  attribute ram_offset of line1_reg_512_767_1_1 : label is 0;
  attribute ram_slice_begin of line1_reg_512_767_1_1 : label is 1;
  attribute ram_slice_end of line1_reg_512_767_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_512_767_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_512_767_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_512_767_2_2 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_512_767_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_512_767_2_2 : label is 512;
  attribute ram_addr_end of line1_reg_512_767_2_2 : label is 767;
  attribute ram_offset of line1_reg_512_767_2_2 : label is 0;
  attribute ram_slice_begin of line1_reg_512_767_2_2 : label is 2;
  attribute ram_slice_end of line1_reg_512_767_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_512_767_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_512_767_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_512_767_3_3 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_512_767_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_512_767_3_3 : label is 512;
  attribute ram_addr_end of line1_reg_512_767_3_3 : label is 767;
  attribute ram_offset of line1_reg_512_767_3_3 : label is 0;
  attribute ram_slice_begin of line1_reg_512_767_3_3 : label is 3;
  attribute ram_slice_end of line1_reg_512_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_512_767_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_512_767_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_512_767_4_4 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_512_767_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_512_767_4_4 : label is 512;
  attribute ram_addr_end of line1_reg_512_767_4_4 : label is 767;
  attribute ram_offset of line1_reg_512_767_4_4 : label is 0;
  attribute ram_slice_begin of line1_reg_512_767_4_4 : label is 4;
  attribute ram_slice_end of line1_reg_512_767_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_512_767_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_512_767_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_512_767_5_5 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_512_767_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_512_767_5_5 : label is 512;
  attribute ram_addr_end of line1_reg_512_767_5_5 : label is 767;
  attribute ram_offset of line1_reg_512_767_5_5 : label is 0;
  attribute ram_slice_begin of line1_reg_512_767_5_5 : label is 5;
  attribute ram_slice_end of line1_reg_512_767_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_512_767_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_512_767_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_512_767_6_6 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_512_767_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_512_767_6_6 : label is 512;
  attribute ram_addr_end of line1_reg_512_767_6_6 : label is 767;
  attribute ram_offset of line1_reg_512_767_6_6 : label is 0;
  attribute ram_slice_begin of line1_reg_512_767_6_6 : label is 6;
  attribute ram_slice_end of line1_reg_512_767_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_512_767_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_512_767_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_512_767_7_7 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_512_767_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_512_767_7_7 : label is 512;
  attribute ram_addr_end of line1_reg_512_767_7_7 : label is 767;
  attribute ram_offset of line1_reg_512_767_7_7 : label is 0;
  attribute ram_slice_begin of line1_reg_512_767_7_7 : label is 7;
  attribute ram_slice_end of line1_reg_512_767_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_768_1023_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_768_1023_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_768_1023_0_0 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_768_1023_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_768_1023_0_0 : label is 768;
  attribute ram_addr_end of line1_reg_768_1023_0_0 : label is 1023;
  attribute ram_offset of line1_reg_768_1023_0_0 : label is 0;
  attribute ram_slice_begin of line1_reg_768_1023_0_0 : label is 0;
  attribute ram_slice_end of line1_reg_768_1023_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_768_1023_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_768_1023_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_768_1023_1_1 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_768_1023_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_768_1023_1_1 : label is 768;
  attribute ram_addr_end of line1_reg_768_1023_1_1 : label is 1023;
  attribute ram_offset of line1_reg_768_1023_1_1 : label is 0;
  attribute ram_slice_begin of line1_reg_768_1023_1_1 : label is 1;
  attribute ram_slice_end of line1_reg_768_1023_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_768_1023_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_768_1023_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_768_1023_2_2 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_768_1023_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_768_1023_2_2 : label is 768;
  attribute ram_addr_end of line1_reg_768_1023_2_2 : label is 1023;
  attribute ram_offset of line1_reg_768_1023_2_2 : label is 0;
  attribute ram_slice_begin of line1_reg_768_1023_2_2 : label is 2;
  attribute ram_slice_end of line1_reg_768_1023_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_768_1023_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_768_1023_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_768_1023_3_3 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_768_1023_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_768_1023_3_3 : label is 768;
  attribute ram_addr_end of line1_reg_768_1023_3_3 : label is 1023;
  attribute ram_offset of line1_reg_768_1023_3_3 : label is 0;
  attribute ram_slice_begin of line1_reg_768_1023_3_3 : label is 3;
  attribute ram_slice_end of line1_reg_768_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_768_1023_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_768_1023_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_768_1023_4_4 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_768_1023_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_768_1023_4_4 : label is 768;
  attribute ram_addr_end of line1_reg_768_1023_4_4 : label is 1023;
  attribute ram_offset of line1_reg_768_1023_4_4 : label is 0;
  attribute ram_slice_begin of line1_reg_768_1023_4_4 : label is 4;
  attribute ram_slice_end of line1_reg_768_1023_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_768_1023_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_768_1023_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_768_1023_5_5 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_768_1023_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_768_1023_5_5 : label is 768;
  attribute ram_addr_end of line1_reg_768_1023_5_5 : label is 1023;
  attribute ram_offset of line1_reg_768_1023_5_5 : label is 0;
  attribute ram_slice_begin of line1_reg_768_1023_5_5 : label is 5;
  attribute ram_slice_end of line1_reg_768_1023_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_768_1023_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_768_1023_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_768_1023_6_6 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_768_1023_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_768_1023_6_6 : label is 768;
  attribute ram_addr_end of line1_reg_768_1023_6_6 : label is 1023;
  attribute ram_offset of line1_reg_768_1023_6_6 : label is 0;
  attribute ram_slice_begin of line1_reg_768_1023_6_6 : label is 6;
  attribute ram_slice_end of line1_reg_768_1023_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line1_reg_768_1023_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line1_reg_768_1023_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line1_reg_768_1023_7_7 : label is "inst/LINE_BUFFER/line1";
  attribute RTL_RAM_TYPE of line1_reg_768_1023_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line1_reg_768_1023_7_7 : label is 768;
  attribute ram_addr_end of line1_reg_768_1023_7_7 : label is 1023;
  attribute ram_offset of line1_reg_768_1023_7_7 : label is 0;
  attribute ram_slice_begin of line1_reg_768_1023_7_7 : label is 7;
  attribute ram_slice_end of line1_reg_768_1023_7_7 : label is 7;
  attribute RTL_RAM_BITS of line2_reg_0_127_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_0_127_0_0 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_0_127_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_0_127_0_0 : label is 1792;
  attribute ram_addr_end of line2_reg_0_127_0_0 : label is 1919;
  attribute ram_offset of line2_reg_0_127_0_0 : label is 0;
  attribute ram_slice_begin of line2_reg_0_127_0_0 : label is 0;
  attribute ram_slice_end of line2_reg_0_127_0_0 : label is 0;
  attribute RTL_RAM_BITS of \line2_reg_0_127_0_0__0\ : label is 15360;
  attribute RTL_RAM_NAME of \line2_reg_0_127_0_0__0\ : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of \line2_reg_0_127_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \line2_reg_0_127_0_0__0\ : label is 1792;
  attribute ram_addr_end of \line2_reg_0_127_0_0__0\ : label is 1919;
  attribute ram_offset of \line2_reg_0_127_0_0__0\ : label is 0;
  attribute ram_slice_begin of \line2_reg_0_127_0_0__0\ : label is 1;
  attribute ram_slice_end of \line2_reg_0_127_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \line2_reg_0_127_0_0__1\ : label is 15360;
  attribute RTL_RAM_NAME of \line2_reg_0_127_0_0__1\ : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of \line2_reg_0_127_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \line2_reg_0_127_0_0__1\ : label is 1792;
  attribute ram_addr_end of \line2_reg_0_127_0_0__1\ : label is 1919;
  attribute ram_offset of \line2_reg_0_127_0_0__1\ : label is 0;
  attribute ram_slice_begin of \line2_reg_0_127_0_0__1\ : label is 2;
  attribute ram_slice_end of \line2_reg_0_127_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \line2_reg_0_127_0_0__2\ : label is 15360;
  attribute RTL_RAM_NAME of \line2_reg_0_127_0_0__2\ : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of \line2_reg_0_127_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \line2_reg_0_127_0_0__2\ : label is 1792;
  attribute ram_addr_end of \line2_reg_0_127_0_0__2\ : label is 1919;
  attribute ram_offset of \line2_reg_0_127_0_0__2\ : label is 0;
  attribute ram_slice_begin of \line2_reg_0_127_0_0__2\ : label is 3;
  attribute ram_slice_end of \line2_reg_0_127_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \line2_reg_0_127_0_0__3\ : label is 15360;
  attribute RTL_RAM_NAME of \line2_reg_0_127_0_0__3\ : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of \line2_reg_0_127_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \line2_reg_0_127_0_0__3\ : label is 1792;
  attribute ram_addr_end of \line2_reg_0_127_0_0__3\ : label is 1919;
  attribute ram_offset of \line2_reg_0_127_0_0__3\ : label is 0;
  attribute ram_slice_begin of \line2_reg_0_127_0_0__3\ : label is 4;
  attribute ram_slice_end of \line2_reg_0_127_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \line2_reg_0_127_0_0__4\ : label is 15360;
  attribute RTL_RAM_NAME of \line2_reg_0_127_0_0__4\ : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of \line2_reg_0_127_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \line2_reg_0_127_0_0__4\ : label is 1792;
  attribute ram_addr_end of \line2_reg_0_127_0_0__4\ : label is 1919;
  attribute ram_offset of \line2_reg_0_127_0_0__4\ : label is 0;
  attribute ram_slice_begin of \line2_reg_0_127_0_0__4\ : label is 5;
  attribute ram_slice_end of \line2_reg_0_127_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \line2_reg_0_127_0_0__5\ : label is 15360;
  attribute RTL_RAM_NAME of \line2_reg_0_127_0_0__5\ : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of \line2_reg_0_127_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \line2_reg_0_127_0_0__5\ : label is 1792;
  attribute ram_addr_end of \line2_reg_0_127_0_0__5\ : label is 1919;
  attribute ram_offset of \line2_reg_0_127_0_0__5\ : label is 0;
  attribute ram_slice_begin of \line2_reg_0_127_0_0__5\ : label is 6;
  attribute ram_slice_end of \line2_reg_0_127_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \line2_reg_0_127_0_0__6\ : label is 15360;
  attribute RTL_RAM_NAME of \line2_reg_0_127_0_0__6\ : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of \line2_reg_0_127_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \line2_reg_0_127_0_0__6\ : label is 1792;
  attribute ram_addr_end of \line2_reg_0_127_0_0__6\ : label is 1919;
  attribute ram_offset of \line2_reg_0_127_0_0__6\ : label is 0;
  attribute ram_slice_begin of \line2_reg_0_127_0_0__6\ : label is 7;
  attribute ram_slice_end of \line2_reg_0_127_0_0__6\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_0_255_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_0_255_0_0 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of line2_reg_0_255_0_0 : label is 255;
  attribute ram_offset of line2_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of line2_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of line2_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_0_255_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_0_255_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_0_255_1_1 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_0_255_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_0_255_1_1 : label is 0;
  attribute ram_addr_end of line2_reg_0_255_1_1 : label is 255;
  attribute ram_offset of line2_reg_0_255_1_1 : label is 0;
  attribute ram_slice_begin of line2_reg_0_255_1_1 : label is 1;
  attribute ram_slice_end of line2_reg_0_255_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_0_255_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_0_255_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_0_255_2_2 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_0_255_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_0_255_2_2 : label is 0;
  attribute ram_addr_end of line2_reg_0_255_2_2 : label is 255;
  attribute ram_offset of line2_reg_0_255_2_2 : label is 0;
  attribute ram_slice_begin of line2_reg_0_255_2_2 : label is 2;
  attribute ram_slice_end of line2_reg_0_255_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_0_255_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_0_255_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_0_255_3_3 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_0_255_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_0_255_3_3 : label is 0;
  attribute ram_addr_end of line2_reg_0_255_3_3 : label is 255;
  attribute ram_offset of line2_reg_0_255_3_3 : label is 0;
  attribute ram_slice_begin of line2_reg_0_255_3_3 : label is 3;
  attribute ram_slice_end of line2_reg_0_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_0_255_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_0_255_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_0_255_4_4 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_0_255_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_0_255_4_4 : label is 0;
  attribute ram_addr_end of line2_reg_0_255_4_4 : label is 255;
  attribute ram_offset of line2_reg_0_255_4_4 : label is 0;
  attribute ram_slice_begin of line2_reg_0_255_4_4 : label is 4;
  attribute ram_slice_end of line2_reg_0_255_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_0_255_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_0_255_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_0_255_5_5 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_0_255_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_0_255_5_5 : label is 0;
  attribute ram_addr_end of line2_reg_0_255_5_5 : label is 255;
  attribute ram_offset of line2_reg_0_255_5_5 : label is 0;
  attribute ram_slice_begin of line2_reg_0_255_5_5 : label is 5;
  attribute ram_slice_end of line2_reg_0_255_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_0_255_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_0_255_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_0_255_6_6 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_0_255_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_0_255_6_6 : label is 0;
  attribute ram_addr_end of line2_reg_0_255_6_6 : label is 255;
  attribute ram_offset of line2_reg_0_255_6_6 : label is 0;
  attribute ram_slice_begin of line2_reg_0_255_6_6 : label is 6;
  attribute ram_slice_end of line2_reg_0_255_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_0_255_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_0_255_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_0_255_7_7 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_0_255_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_0_255_7_7 : label is 0;
  attribute ram_addr_end of line2_reg_0_255_7_7 : label is 255;
  attribute ram_offset of line2_reg_0_255_7_7 : label is 0;
  attribute ram_slice_begin of line2_reg_0_255_7_7 : label is 7;
  attribute ram_slice_end of line2_reg_0_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1024_1279_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1024_1279_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1024_1279_0_0 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1024_1279_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1024_1279_0_0 : label is 1024;
  attribute ram_addr_end of line2_reg_1024_1279_0_0 : label is 1279;
  attribute ram_offset of line2_reg_1024_1279_0_0 : label is 0;
  attribute ram_slice_begin of line2_reg_1024_1279_0_0 : label is 0;
  attribute ram_slice_end of line2_reg_1024_1279_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1024_1279_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1024_1279_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1024_1279_1_1 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1024_1279_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1024_1279_1_1 : label is 1024;
  attribute ram_addr_end of line2_reg_1024_1279_1_1 : label is 1279;
  attribute ram_offset of line2_reg_1024_1279_1_1 : label is 0;
  attribute ram_slice_begin of line2_reg_1024_1279_1_1 : label is 1;
  attribute ram_slice_end of line2_reg_1024_1279_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1024_1279_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1024_1279_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1024_1279_2_2 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1024_1279_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1024_1279_2_2 : label is 1024;
  attribute ram_addr_end of line2_reg_1024_1279_2_2 : label is 1279;
  attribute ram_offset of line2_reg_1024_1279_2_2 : label is 0;
  attribute ram_slice_begin of line2_reg_1024_1279_2_2 : label is 2;
  attribute ram_slice_end of line2_reg_1024_1279_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1024_1279_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1024_1279_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1024_1279_3_3 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1024_1279_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1024_1279_3_3 : label is 1024;
  attribute ram_addr_end of line2_reg_1024_1279_3_3 : label is 1279;
  attribute ram_offset of line2_reg_1024_1279_3_3 : label is 0;
  attribute ram_slice_begin of line2_reg_1024_1279_3_3 : label is 3;
  attribute ram_slice_end of line2_reg_1024_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1024_1279_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1024_1279_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1024_1279_4_4 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1024_1279_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1024_1279_4_4 : label is 1024;
  attribute ram_addr_end of line2_reg_1024_1279_4_4 : label is 1279;
  attribute ram_offset of line2_reg_1024_1279_4_4 : label is 0;
  attribute ram_slice_begin of line2_reg_1024_1279_4_4 : label is 4;
  attribute ram_slice_end of line2_reg_1024_1279_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1024_1279_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1024_1279_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1024_1279_5_5 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1024_1279_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1024_1279_5_5 : label is 1024;
  attribute ram_addr_end of line2_reg_1024_1279_5_5 : label is 1279;
  attribute ram_offset of line2_reg_1024_1279_5_5 : label is 0;
  attribute ram_slice_begin of line2_reg_1024_1279_5_5 : label is 5;
  attribute ram_slice_end of line2_reg_1024_1279_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1024_1279_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1024_1279_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1024_1279_6_6 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1024_1279_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1024_1279_6_6 : label is 1024;
  attribute ram_addr_end of line2_reg_1024_1279_6_6 : label is 1279;
  attribute ram_offset of line2_reg_1024_1279_6_6 : label is 0;
  attribute ram_slice_begin of line2_reg_1024_1279_6_6 : label is 6;
  attribute ram_slice_end of line2_reg_1024_1279_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1024_1279_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1024_1279_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1024_1279_7_7 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1024_1279_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1024_1279_7_7 : label is 1024;
  attribute ram_addr_end of line2_reg_1024_1279_7_7 : label is 1279;
  attribute ram_offset of line2_reg_1024_1279_7_7 : label is 0;
  attribute ram_slice_begin of line2_reg_1024_1279_7_7 : label is 7;
  attribute ram_slice_end of line2_reg_1024_1279_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1280_1535_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1280_1535_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1280_1535_0_0 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1280_1535_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1280_1535_0_0 : label is 1280;
  attribute ram_addr_end of line2_reg_1280_1535_0_0 : label is 1535;
  attribute ram_offset of line2_reg_1280_1535_0_0 : label is 0;
  attribute ram_slice_begin of line2_reg_1280_1535_0_0 : label is 0;
  attribute ram_slice_end of line2_reg_1280_1535_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1280_1535_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1280_1535_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1280_1535_1_1 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1280_1535_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1280_1535_1_1 : label is 1280;
  attribute ram_addr_end of line2_reg_1280_1535_1_1 : label is 1535;
  attribute ram_offset of line2_reg_1280_1535_1_1 : label is 0;
  attribute ram_slice_begin of line2_reg_1280_1535_1_1 : label is 1;
  attribute ram_slice_end of line2_reg_1280_1535_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1280_1535_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1280_1535_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1280_1535_2_2 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1280_1535_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1280_1535_2_2 : label is 1280;
  attribute ram_addr_end of line2_reg_1280_1535_2_2 : label is 1535;
  attribute ram_offset of line2_reg_1280_1535_2_2 : label is 0;
  attribute ram_slice_begin of line2_reg_1280_1535_2_2 : label is 2;
  attribute ram_slice_end of line2_reg_1280_1535_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1280_1535_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1280_1535_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1280_1535_3_3 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1280_1535_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1280_1535_3_3 : label is 1280;
  attribute ram_addr_end of line2_reg_1280_1535_3_3 : label is 1535;
  attribute ram_offset of line2_reg_1280_1535_3_3 : label is 0;
  attribute ram_slice_begin of line2_reg_1280_1535_3_3 : label is 3;
  attribute ram_slice_end of line2_reg_1280_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1280_1535_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1280_1535_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1280_1535_4_4 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1280_1535_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1280_1535_4_4 : label is 1280;
  attribute ram_addr_end of line2_reg_1280_1535_4_4 : label is 1535;
  attribute ram_offset of line2_reg_1280_1535_4_4 : label is 0;
  attribute ram_slice_begin of line2_reg_1280_1535_4_4 : label is 4;
  attribute ram_slice_end of line2_reg_1280_1535_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1280_1535_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1280_1535_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1280_1535_5_5 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1280_1535_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1280_1535_5_5 : label is 1280;
  attribute ram_addr_end of line2_reg_1280_1535_5_5 : label is 1535;
  attribute ram_offset of line2_reg_1280_1535_5_5 : label is 0;
  attribute ram_slice_begin of line2_reg_1280_1535_5_5 : label is 5;
  attribute ram_slice_end of line2_reg_1280_1535_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1280_1535_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1280_1535_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1280_1535_6_6 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1280_1535_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1280_1535_6_6 : label is 1280;
  attribute ram_addr_end of line2_reg_1280_1535_6_6 : label is 1535;
  attribute ram_offset of line2_reg_1280_1535_6_6 : label is 0;
  attribute ram_slice_begin of line2_reg_1280_1535_6_6 : label is 6;
  attribute ram_slice_end of line2_reg_1280_1535_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1280_1535_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1280_1535_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1280_1535_7_7 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1280_1535_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1280_1535_7_7 : label is 1280;
  attribute ram_addr_end of line2_reg_1280_1535_7_7 : label is 1535;
  attribute ram_offset of line2_reg_1280_1535_7_7 : label is 0;
  attribute ram_slice_begin of line2_reg_1280_1535_7_7 : label is 7;
  attribute ram_slice_end of line2_reg_1280_1535_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1536_1791_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1536_1791_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1536_1791_0_0 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1536_1791_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1536_1791_0_0 : label is 1536;
  attribute ram_addr_end of line2_reg_1536_1791_0_0 : label is 1791;
  attribute ram_offset of line2_reg_1536_1791_0_0 : label is 0;
  attribute ram_slice_begin of line2_reg_1536_1791_0_0 : label is 0;
  attribute ram_slice_end of line2_reg_1536_1791_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1536_1791_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1536_1791_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1536_1791_1_1 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1536_1791_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1536_1791_1_1 : label is 1536;
  attribute ram_addr_end of line2_reg_1536_1791_1_1 : label is 1791;
  attribute ram_offset of line2_reg_1536_1791_1_1 : label is 0;
  attribute ram_slice_begin of line2_reg_1536_1791_1_1 : label is 1;
  attribute ram_slice_end of line2_reg_1536_1791_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1536_1791_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1536_1791_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1536_1791_2_2 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1536_1791_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1536_1791_2_2 : label is 1536;
  attribute ram_addr_end of line2_reg_1536_1791_2_2 : label is 1791;
  attribute ram_offset of line2_reg_1536_1791_2_2 : label is 0;
  attribute ram_slice_begin of line2_reg_1536_1791_2_2 : label is 2;
  attribute ram_slice_end of line2_reg_1536_1791_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1536_1791_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1536_1791_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1536_1791_3_3 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1536_1791_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1536_1791_3_3 : label is 1536;
  attribute ram_addr_end of line2_reg_1536_1791_3_3 : label is 1791;
  attribute ram_offset of line2_reg_1536_1791_3_3 : label is 0;
  attribute ram_slice_begin of line2_reg_1536_1791_3_3 : label is 3;
  attribute ram_slice_end of line2_reg_1536_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1536_1791_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1536_1791_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1536_1791_4_4 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1536_1791_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1536_1791_4_4 : label is 1536;
  attribute ram_addr_end of line2_reg_1536_1791_4_4 : label is 1791;
  attribute ram_offset of line2_reg_1536_1791_4_4 : label is 0;
  attribute ram_slice_begin of line2_reg_1536_1791_4_4 : label is 4;
  attribute ram_slice_end of line2_reg_1536_1791_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1536_1791_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1536_1791_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1536_1791_5_5 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1536_1791_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1536_1791_5_5 : label is 1536;
  attribute ram_addr_end of line2_reg_1536_1791_5_5 : label is 1791;
  attribute ram_offset of line2_reg_1536_1791_5_5 : label is 0;
  attribute ram_slice_begin of line2_reg_1536_1791_5_5 : label is 5;
  attribute ram_slice_end of line2_reg_1536_1791_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1536_1791_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1536_1791_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1536_1791_6_6 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1536_1791_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1536_1791_6_6 : label is 1536;
  attribute ram_addr_end of line2_reg_1536_1791_6_6 : label is 1791;
  attribute ram_offset of line2_reg_1536_1791_6_6 : label is 0;
  attribute ram_slice_begin of line2_reg_1536_1791_6_6 : label is 6;
  attribute ram_slice_end of line2_reg_1536_1791_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_1536_1791_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_1536_1791_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_1536_1791_7_7 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_1536_1791_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_1536_1791_7_7 : label is 1536;
  attribute ram_addr_end of line2_reg_1536_1791_7_7 : label is 1791;
  attribute ram_offset of line2_reg_1536_1791_7_7 : label is 0;
  attribute ram_slice_begin of line2_reg_1536_1791_7_7 : label is 7;
  attribute ram_slice_end of line2_reg_1536_1791_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_256_511_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_256_511_0_0 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_256_511_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of line2_reg_256_511_0_0 : label is 511;
  attribute ram_offset of line2_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of line2_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of line2_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_256_511_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_256_511_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_256_511_1_1 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_256_511_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_256_511_1_1 : label is 256;
  attribute ram_addr_end of line2_reg_256_511_1_1 : label is 511;
  attribute ram_offset of line2_reg_256_511_1_1 : label is 0;
  attribute ram_slice_begin of line2_reg_256_511_1_1 : label is 1;
  attribute ram_slice_end of line2_reg_256_511_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_256_511_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_256_511_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_256_511_2_2 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_256_511_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_256_511_2_2 : label is 256;
  attribute ram_addr_end of line2_reg_256_511_2_2 : label is 511;
  attribute ram_offset of line2_reg_256_511_2_2 : label is 0;
  attribute ram_slice_begin of line2_reg_256_511_2_2 : label is 2;
  attribute ram_slice_end of line2_reg_256_511_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_256_511_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_256_511_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_256_511_3_3 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_256_511_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_256_511_3_3 : label is 256;
  attribute ram_addr_end of line2_reg_256_511_3_3 : label is 511;
  attribute ram_offset of line2_reg_256_511_3_3 : label is 0;
  attribute ram_slice_begin of line2_reg_256_511_3_3 : label is 3;
  attribute ram_slice_end of line2_reg_256_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_256_511_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_256_511_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_256_511_4_4 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_256_511_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_256_511_4_4 : label is 256;
  attribute ram_addr_end of line2_reg_256_511_4_4 : label is 511;
  attribute ram_offset of line2_reg_256_511_4_4 : label is 0;
  attribute ram_slice_begin of line2_reg_256_511_4_4 : label is 4;
  attribute ram_slice_end of line2_reg_256_511_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_256_511_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_256_511_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_256_511_5_5 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_256_511_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_256_511_5_5 : label is 256;
  attribute ram_addr_end of line2_reg_256_511_5_5 : label is 511;
  attribute ram_offset of line2_reg_256_511_5_5 : label is 0;
  attribute ram_slice_begin of line2_reg_256_511_5_5 : label is 5;
  attribute ram_slice_end of line2_reg_256_511_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_256_511_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_256_511_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_256_511_6_6 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_256_511_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_256_511_6_6 : label is 256;
  attribute ram_addr_end of line2_reg_256_511_6_6 : label is 511;
  attribute ram_offset of line2_reg_256_511_6_6 : label is 0;
  attribute ram_slice_begin of line2_reg_256_511_6_6 : label is 6;
  attribute ram_slice_end of line2_reg_256_511_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_256_511_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_256_511_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_256_511_7_7 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_256_511_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_256_511_7_7 : label is 256;
  attribute ram_addr_end of line2_reg_256_511_7_7 : label is 511;
  attribute ram_offset of line2_reg_256_511_7_7 : label is 0;
  attribute ram_slice_begin of line2_reg_256_511_7_7 : label is 7;
  attribute ram_slice_end of line2_reg_256_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_512_767_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_512_767_0_0 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_512_767_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of line2_reg_512_767_0_0 : label is 767;
  attribute ram_offset of line2_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of line2_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of line2_reg_512_767_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_512_767_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_512_767_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_512_767_1_1 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_512_767_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_512_767_1_1 : label is 512;
  attribute ram_addr_end of line2_reg_512_767_1_1 : label is 767;
  attribute ram_offset of line2_reg_512_767_1_1 : label is 0;
  attribute ram_slice_begin of line2_reg_512_767_1_1 : label is 1;
  attribute ram_slice_end of line2_reg_512_767_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_512_767_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_512_767_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_512_767_2_2 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_512_767_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_512_767_2_2 : label is 512;
  attribute ram_addr_end of line2_reg_512_767_2_2 : label is 767;
  attribute ram_offset of line2_reg_512_767_2_2 : label is 0;
  attribute ram_slice_begin of line2_reg_512_767_2_2 : label is 2;
  attribute ram_slice_end of line2_reg_512_767_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_512_767_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_512_767_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_512_767_3_3 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_512_767_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_512_767_3_3 : label is 512;
  attribute ram_addr_end of line2_reg_512_767_3_3 : label is 767;
  attribute ram_offset of line2_reg_512_767_3_3 : label is 0;
  attribute ram_slice_begin of line2_reg_512_767_3_3 : label is 3;
  attribute ram_slice_end of line2_reg_512_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_512_767_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_512_767_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_512_767_4_4 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_512_767_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_512_767_4_4 : label is 512;
  attribute ram_addr_end of line2_reg_512_767_4_4 : label is 767;
  attribute ram_offset of line2_reg_512_767_4_4 : label is 0;
  attribute ram_slice_begin of line2_reg_512_767_4_4 : label is 4;
  attribute ram_slice_end of line2_reg_512_767_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_512_767_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_512_767_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_512_767_5_5 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_512_767_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_512_767_5_5 : label is 512;
  attribute ram_addr_end of line2_reg_512_767_5_5 : label is 767;
  attribute ram_offset of line2_reg_512_767_5_5 : label is 0;
  attribute ram_slice_begin of line2_reg_512_767_5_5 : label is 5;
  attribute ram_slice_end of line2_reg_512_767_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_512_767_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_512_767_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_512_767_6_6 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_512_767_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_512_767_6_6 : label is 512;
  attribute ram_addr_end of line2_reg_512_767_6_6 : label is 767;
  attribute ram_offset of line2_reg_512_767_6_6 : label is 0;
  attribute ram_slice_begin of line2_reg_512_767_6_6 : label is 6;
  attribute ram_slice_end of line2_reg_512_767_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_512_767_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_512_767_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_512_767_7_7 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_512_767_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_512_767_7_7 : label is 512;
  attribute ram_addr_end of line2_reg_512_767_7_7 : label is 767;
  attribute ram_offset of line2_reg_512_767_7_7 : label is 0;
  attribute ram_slice_begin of line2_reg_512_767_7_7 : label is 7;
  attribute ram_slice_end of line2_reg_512_767_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_768_1023_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_768_1023_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_768_1023_0_0 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_768_1023_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_768_1023_0_0 : label is 768;
  attribute ram_addr_end of line2_reg_768_1023_0_0 : label is 1023;
  attribute ram_offset of line2_reg_768_1023_0_0 : label is 0;
  attribute ram_slice_begin of line2_reg_768_1023_0_0 : label is 0;
  attribute ram_slice_end of line2_reg_768_1023_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_768_1023_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_768_1023_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_768_1023_1_1 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_768_1023_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_768_1023_1_1 : label is 768;
  attribute ram_addr_end of line2_reg_768_1023_1_1 : label is 1023;
  attribute ram_offset of line2_reg_768_1023_1_1 : label is 0;
  attribute ram_slice_begin of line2_reg_768_1023_1_1 : label is 1;
  attribute ram_slice_end of line2_reg_768_1023_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_768_1023_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_768_1023_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_768_1023_2_2 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_768_1023_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_768_1023_2_2 : label is 768;
  attribute ram_addr_end of line2_reg_768_1023_2_2 : label is 1023;
  attribute ram_offset of line2_reg_768_1023_2_2 : label is 0;
  attribute ram_slice_begin of line2_reg_768_1023_2_2 : label is 2;
  attribute ram_slice_end of line2_reg_768_1023_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_768_1023_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_768_1023_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_768_1023_3_3 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_768_1023_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_768_1023_3_3 : label is 768;
  attribute ram_addr_end of line2_reg_768_1023_3_3 : label is 1023;
  attribute ram_offset of line2_reg_768_1023_3_3 : label is 0;
  attribute ram_slice_begin of line2_reg_768_1023_3_3 : label is 3;
  attribute ram_slice_end of line2_reg_768_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_768_1023_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_768_1023_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_768_1023_4_4 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_768_1023_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_768_1023_4_4 : label is 768;
  attribute ram_addr_end of line2_reg_768_1023_4_4 : label is 1023;
  attribute ram_offset of line2_reg_768_1023_4_4 : label is 0;
  attribute ram_slice_begin of line2_reg_768_1023_4_4 : label is 4;
  attribute ram_slice_end of line2_reg_768_1023_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_768_1023_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_768_1023_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_768_1023_5_5 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_768_1023_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_768_1023_5_5 : label is 768;
  attribute ram_addr_end of line2_reg_768_1023_5_5 : label is 1023;
  attribute ram_offset of line2_reg_768_1023_5_5 : label is 0;
  attribute ram_slice_begin of line2_reg_768_1023_5_5 : label is 5;
  attribute ram_slice_end of line2_reg_768_1023_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_768_1023_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_768_1023_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_768_1023_6_6 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_768_1023_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_768_1023_6_6 : label is 768;
  attribute ram_addr_end of line2_reg_768_1023_6_6 : label is 1023;
  attribute ram_offset of line2_reg_768_1023_6_6 : label is 0;
  attribute ram_slice_begin of line2_reg_768_1023_6_6 : label is 6;
  attribute ram_slice_end of line2_reg_768_1023_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line2_reg_768_1023_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line2_reg_768_1023_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line2_reg_768_1023_7_7 : label is "inst/LINE_BUFFER/line2";
  attribute RTL_RAM_TYPE of line2_reg_768_1023_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line2_reg_768_1023_7_7 : label is 768;
  attribute ram_addr_end of line2_reg_768_1023_7_7 : label is 1023;
  attribute ram_offset of line2_reg_768_1023_7_7 : label is 0;
  attribute ram_slice_begin of line2_reg_768_1023_7_7 : label is 7;
  attribute ram_slice_end of line2_reg_768_1023_7_7 : label is 7;
  attribute RTL_RAM_BITS of line3_reg_0_127_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_0_127_0_0 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_0_127_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_0_127_0_0 : label is 1792;
  attribute ram_addr_end of line3_reg_0_127_0_0 : label is 1919;
  attribute ram_offset of line3_reg_0_127_0_0 : label is 0;
  attribute ram_slice_begin of line3_reg_0_127_0_0 : label is 0;
  attribute ram_slice_end of line3_reg_0_127_0_0 : label is 0;
  attribute RTL_RAM_BITS of \line3_reg_0_127_0_0__0\ : label is 15360;
  attribute RTL_RAM_NAME of \line3_reg_0_127_0_0__0\ : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of \line3_reg_0_127_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \line3_reg_0_127_0_0__0\ : label is 1792;
  attribute ram_addr_end of \line3_reg_0_127_0_0__0\ : label is 1919;
  attribute ram_offset of \line3_reg_0_127_0_0__0\ : label is 0;
  attribute ram_slice_begin of \line3_reg_0_127_0_0__0\ : label is 1;
  attribute ram_slice_end of \line3_reg_0_127_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \line3_reg_0_127_0_0__1\ : label is 15360;
  attribute RTL_RAM_NAME of \line3_reg_0_127_0_0__1\ : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of \line3_reg_0_127_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \line3_reg_0_127_0_0__1\ : label is 1792;
  attribute ram_addr_end of \line3_reg_0_127_0_0__1\ : label is 1919;
  attribute ram_offset of \line3_reg_0_127_0_0__1\ : label is 0;
  attribute ram_slice_begin of \line3_reg_0_127_0_0__1\ : label is 2;
  attribute ram_slice_end of \line3_reg_0_127_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \line3_reg_0_127_0_0__2\ : label is 15360;
  attribute RTL_RAM_NAME of \line3_reg_0_127_0_0__2\ : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of \line3_reg_0_127_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \line3_reg_0_127_0_0__2\ : label is 1792;
  attribute ram_addr_end of \line3_reg_0_127_0_0__2\ : label is 1919;
  attribute ram_offset of \line3_reg_0_127_0_0__2\ : label is 0;
  attribute ram_slice_begin of \line3_reg_0_127_0_0__2\ : label is 3;
  attribute ram_slice_end of \line3_reg_0_127_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \line3_reg_0_127_0_0__3\ : label is 15360;
  attribute RTL_RAM_NAME of \line3_reg_0_127_0_0__3\ : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of \line3_reg_0_127_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \line3_reg_0_127_0_0__3\ : label is 1792;
  attribute ram_addr_end of \line3_reg_0_127_0_0__3\ : label is 1919;
  attribute ram_offset of \line3_reg_0_127_0_0__3\ : label is 0;
  attribute ram_slice_begin of \line3_reg_0_127_0_0__3\ : label is 4;
  attribute ram_slice_end of \line3_reg_0_127_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \line3_reg_0_127_0_0__4\ : label is 15360;
  attribute RTL_RAM_NAME of \line3_reg_0_127_0_0__4\ : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of \line3_reg_0_127_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \line3_reg_0_127_0_0__4\ : label is 1792;
  attribute ram_addr_end of \line3_reg_0_127_0_0__4\ : label is 1919;
  attribute ram_offset of \line3_reg_0_127_0_0__4\ : label is 0;
  attribute ram_slice_begin of \line3_reg_0_127_0_0__4\ : label is 5;
  attribute ram_slice_end of \line3_reg_0_127_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \line3_reg_0_127_0_0__5\ : label is 15360;
  attribute RTL_RAM_NAME of \line3_reg_0_127_0_0__5\ : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of \line3_reg_0_127_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \line3_reg_0_127_0_0__5\ : label is 1792;
  attribute ram_addr_end of \line3_reg_0_127_0_0__5\ : label is 1919;
  attribute ram_offset of \line3_reg_0_127_0_0__5\ : label is 0;
  attribute ram_slice_begin of \line3_reg_0_127_0_0__5\ : label is 6;
  attribute ram_slice_end of \line3_reg_0_127_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \line3_reg_0_127_0_0__6\ : label is 15360;
  attribute RTL_RAM_NAME of \line3_reg_0_127_0_0__6\ : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of \line3_reg_0_127_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \line3_reg_0_127_0_0__6\ : label is 1792;
  attribute ram_addr_end of \line3_reg_0_127_0_0__6\ : label is 1919;
  attribute ram_offset of \line3_reg_0_127_0_0__6\ : label is 0;
  attribute ram_slice_begin of \line3_reg_0_127_0_0__6\ : label is 7;
  attribute ram_slice_end of \line3_reg_0_127_0_0__6\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_0_255_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_0_255_0_0 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of line3_reg_0_255_0_0 : label is 255;
  attribute ram_offset of line3_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of line3_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of line3_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_0_255_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_0_255_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_0_255_1_1 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_0_255_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_0_255_1_1 : label is 0;
  attribute ram_addr_end of line3_reg_0_255_1_1 : label is 255;
  attribute ram_offset of line3_reg_0_255_1_1 : label is 0;
  attribute ram_slice_begin of line3_reg_0_255_1_1 : label is 1;
  attribute ram_slice_end of line3_reg_0_255_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_0_255_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_0_255_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_0_255_2_2 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_0_255_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_0_255_2_2 : label is 0;
  attribute ram_addr_end of line3_reg_0_255_2_2 : label is 255;
  attribute ram_offset of line3_reg_0_255_2_2 : label is 0;
  attribute ram_slice_begin of line3_reg_0_255_2_2 : label is 2;
  attribute ram_slice_end of line3_reg_0_255_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_0_255_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_0_255_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_0_255_3_3 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_0_255_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_0_255_3_3 : label is 0;
  attribute ram_addr_end of line3_reg_0_255_3_3 : label is 255;
  attribute ram_offset of line3_reg_0_255_3_3 : label is 0;
  attribute ram_slice_begin of line3_reg_0_255_3_3 : label is 3;
  attribute ram_slice_end of line3_reg_0_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_0_255_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_0_255_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_0_255_4_4 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_0_255_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_0_255_4_4 : label is 0;
  attribute ram_addr_end of line3_reg_0_255_4_4 : label is 255;
  attribute ram_offset of line3_reg_0_255_4_4 : label is 0;
  attribute ram_slice_begin of line3_reg_0_255_4_4 : label is 4;
  attribute ram_slice_end of line3_reg_0_255_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_0_255_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_0_255_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_0_255_5_5 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_0_255_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_0_255_5_5 : label is 0;
  attribute ram_addr_end of line3_reg_0_255_5_5 : label is 255;
  attribute ram_offset of line3_reg_0_255_5_5 : label is 0;
  attribute ram_slice_begin of line3_reg_0_255_5_5 : label is 5;
  attribute ram_slice_end of line3_reg_0_255_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_0_255_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_0_255_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_0_255_6_6 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_0_255_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_0_255_6_6 : label is 0;
  attribute ram_addr_end of line3_reg_0_255_6_6 : label is 255;
  attribute ram_offset of line3_reg_0_255_6_6 : label is 0;
  attribute ram_slice_begin of line3_reg_0_255_6_6 : label is 6;
  attribute ram_slice_end of line3_reg_0_255_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_0_255_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_0_255_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_0_255_7_7 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_0_255_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_0_255_7_7 : label is 0;
  attribute ram_addr_end of line3_reg_0_255_7_7 : label is 255;
  attribute ram_offset of line3_reg_0_255_7_7 : label is 0;
  attribute ram_slice_begin of line3_reg_0_255_7_7 : label is 7;
  attribute ram_slice_end of line3_reg_0_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1024_1279_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1024_1279_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1024_1279_0_0 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1024_1279_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1024_1279_0_0 : label is 1024;
  attribute ram_addr_end of line3_reg_1024_1279_0_0 : label is 1279;
  attribute ram_offset of line3_reg_1024_1279_0_0 : label is 0;
  attribute ram_slice_begin of line3_reg_1024_1279_0_0 : label is 0;
  attribute ram_slice_end of line3_reg_1024_1279_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1024_1279_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1024_1279_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1024_1279_1_1 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1024_1279_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1024_1279_1_1 : label is 1024;
  attribute ram_addr_end of line3_reg_1024_1279_1_1 : label is 1279;
  attribute ram_offset of line3_reg_1024_1279_1_1 : label is 0;
  attribute ram_slice_begin of line3_reg_1024_1279_1_1 : label is 1;
  attribute ram_slice_end of line3_reg_1024_1279_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1024_1279_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1024_1279_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1024_1279_2_2 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1024_1279_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1024_1279_2_2 : label is 1024;
  attribute ram_addr_end of line3_reg_1024_1279_2_2 : label is 1279;
  attribute ram_offset of line3_reg_1024_1279_2_2 : label is 0;
  attribute ram_slice_begin of line3_reg_1024_1279_2_2 : label is 2;
  attribute ram_slice_end of line3_reg_1024_1279_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1024_1279_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1024_1279_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1024_1279_3_3 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1024_1279_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1024_1279_3_3 : label is 1024;
  attribute ram_addr_end of line3_reg_1024_1279_3_3 : label is 1279;
  attribute ram_offset of line3_reg_1024_1279_3_3 : label is 0;
  attribute ram_slice_begin of line3_reg_1024_1279_3_3 : label is 3;
  attribute ram_slice_end of line3_reg_1024_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1024_1279_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1024_1279_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1024_1279_4_4 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1024_1279_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1024_1279_4_4 : label is 1024;
  attribute ram_addr_end of line3_reg_1024_1279_4_4 : label is 1279;
  attribute ram_offset of line3_reg_1024_1279_4_4 : label is 0;
  attribute ram_slice_begin of line3_reg_1024_1279_4_4 : label is 4;
  attribute ram_slice_end of line3_reg_1024_1279_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1024_1279_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1024_1279_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1024_1279_5_5 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1024_1279_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1024_1279_5_5 : label is 1024;
  attribute ram_addr_end of line3_reg_1024_1279_5_5 : label is 1279;
  attribute ram_offset of line3_reg_1024_1279_5_5 : label is 0;
  attribute ram_slice_begin of line3_reg_1024_1279_5_5 : label is 5;
  attribute ram_slice_end of line3_reg_1024_1279_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1024_1279_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1024_1279_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1024_1279_6_6 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1024_1279_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1024_1279_6_6 : label is 1024;
  attribute ram_addr_end of line3_reg_1024_1279_6_6 : label is 1279;
  attribute ram_offset of line3_reg_1024_1279_6_6 : label is 0;
  attribute ram_slice_begin of line3_reg_1024_1279_6_6 : label is 6;
  attribute ram_slice_end of line3_reg_1024_1279_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1024_1279_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1024_1279_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1024_1279_7_7 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1024_1279_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1024_1279_7_7 : label is 1024;
  attribute ram_addr_end of line3_reg_1024_1279_7_7 : label is 1279;
  attribute ram_offset of line3_reg_1024_1279_7_7 : label is 0;
  attribute ram_slice_begin of line3_reg_1024_1279_7_7 : label is 7;
  attribute ram_slice_end of line3_reg_1024_1279_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1280_1535_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1280_1535_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1280_1535_0_0 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1280_1535_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1280_1535_0_0 : label is 1280;
  attribute ram_addr_end of line3_reg_1280_1535_0_0 : label is 1535;
  attribute ram_offset of line3_reg_1280_1535_0_0 : label is 0;
  attribute ram_slice_begin of line3_reg_1280_1535_0_0 : label is 0;
  attribute ram_slice_end of line3_reg_1280_1535_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1280_1535_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1280_1535_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1280_1535_1_1 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1280_1535_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1280_1535_1_1 : label is 1280;
  attribute ram_addr_end of line3_reg_1280_1535_1_1 : label is 1535;
  attribute ram_offset of line3_reg_1280_1535_1_1 : label is 0;
  attribute ram_slice_begin of line3_reg_1280_1535_1_1 : label is 1;
  attribute ram_slice_end of line3_reg_1280_1535_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1280_1535_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1280_1535_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1280_1535_2_2 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1280_1535_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1280_1535_2_2 : label is 1280;
  attribute ram_addr_end of line3_reg_1280_1535_2_2 : label is 1535;
  attribute ram_offset of line3_reg_1280_1535_2_2 : label is 0;
  attribute ram_slice_begin of line3_reg_1280_1535_2_2 : label is 2;
  attribute ram_slice_end of line3_reg_1280_1535_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1280_1535_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1280_1535_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1280_1535_3_3 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1280_1535_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1280_1535_3_3 : label is 1280;
  attribute ram_addr_end of line3_reg_1280_1535_3_3 : label is 1535;
  attribute ram_offset of line3_reg_1280_1535_3_3 : label is 0;
  attribute ram_slice_begin of line3_reg_1280_1535_3_3 : label is 3;
  attribute ram_slice_end of line3_reg_1280_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1280_1535_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1280_1535_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1280_1535_4_4 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1280_1535_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1280_1535_4_4 : label is 1280;
  attribute ram_addr_end of line3_reg_1280_1535_4_4 : label is 1535;
  attribute ram_offset of line3_reg_1280_1535_4_4 : label is 0;
  attribute ram_slice_begin of line3_reg_1280_1535_4_4 : label is 4;
  attribute ram_slice_end of line3_reg_1280_1535_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1280_1535_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1280_1535_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1280_1535_5_5 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1280_1535_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1280_1535_5_5 : label is 1280;
  attribute ram_addr_end of line3_reg_1280_1535_5_5 : label is 1535;
  attribute ram_offset of line3_reg_1280_1535_5_5 : label is 0;
  attribute ram_slice_begin of line3_reg_1280_1535_5_5 : label is 5;
  attribute ram_slice_end of line3_reg_1280_1535_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1280_1535_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1280_1535_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1280_1535_6_6 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1280_1535_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1280_1535_6_6 : label is 1280;
  attribute ram_addr_end of line3_reg_1280_1535_6_6 : label is 1535;
  attribute ram_offset of line3_reg_1280_1535_6_6 : label is 0;
  attribute ram_slice_begin of line3_reg_1280_1535_6_6 : label is 6;
  attribute ram_slice_end of line3_reg_1280_1535_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1280_1535_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1280_1535_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1280_1535_7_7 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1280_1535_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1280_1535_7_7 : label is 1280;
  attribute ram_addr_end of line3_reg_1280_1535_7_7 : label is 1535;
  attribute ram_offset of line3_reg_1280_1535_7_7 : label is 0;
  attribute ram_slice_begin of line3_reg_1280_1535_7_7 : label is 7;
  attribute ram_slice_end of line3_reg_1280_1535_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1536_1791_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1536_1791_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1536_1791_0_0 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1536_1791_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1536_1791_0_0 : label is 1536;
  attribute ram_addr_end of line3_reg_1536_1791_0_0 : label is 1791;
  attribute ram_offset of line3_reg_1536_1791_0_0 : label is 0;
  attribute ram_slice_begin of line3_reg_1536_1791_0_0 : label is 0;
  attribute ram_slice_end of line3_reg_1536_1791_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1536_1791_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1536_1791_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1536_1791_1_1 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1536_1791_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1536_1791_1_1 : label is 1536;
  attribute ram_addr_end of line3_reg_1536_1791_1_1 : label is 1791;
  attribute ram_offset of line3_reg_1536_1791_1_1 : label is 0;
  attribute ram_slice_begin of line3_reg_1536_1791_1_1 : label is 1;
  attribute ram_slice_end of line3_reg_1536_1791_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1536_1791_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1536_1791_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1536_1791_2_2 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1536_1791_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1536_1791_2_2 : label is 1536;
  attribute ram_addr_end of line3_reg_1536_1791_2_2 : label is 1791;
  attribute ram_offset of line3_reg_1536_1791_2_2 : label is 0;
  attribute ram_slice_begin of line3_reg_1536_1791_2_2 : label is 2;
  attribute ram_slice_end of line3_reg_1536_1791_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1536_1791_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1536_1791_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1536_1791_3_3 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1536_1791_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1536_1791_3_3 : label is 1536;
  attribute ram_addr_end of line3_reg_1536_1791_3_3 : label is 1791;
  attribute ram_offset of line3_reg_1536_1791_3_3 : label is 0;
  attribute ram_slice_begin of line3_reg_1536_1791_3_3 : label is 3;
  attribute ram_slice_end of line3_reg_1536_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1536_1791_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1536_1791_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1536_1791_4_4 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1536_1791_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1536_1791_4_4 : label is 1536;
  attribute ram_addr_end of line3_reg_1536_1791_4_4 : label is 1791;
  attribute ram_offset of line3_reg_1536_1791_4_4 : label is 0;
  attribute ram_slice_begin of line3_reg_1536_1791_4_4 : label is 4;
  attribute ram_slice_end of line3_reg_1536_1791_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1536_1791_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1536_1791_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1536_1791_5_5 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1536_1791_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1536_1791_5_5 : label is 1536;
  attribute ram_addr_end of line3_reg_1536_1791_5_5 : label is 1791;
  attribute ram_offset of line3_reg_1536_1791_5_5 : label is 0;
  attribute ram_slice_begin of line3_reg_1536_1791_5_5 : label is 5;
  attribute ram_slice_end of line3_reg_1536_1791_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1536_1791_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1536_1791_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1536_1791_6_6 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1536_1791_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1536_1791_6_6 : label is 1536;
  attribute ram_addr_end of line3_reg_1536_1791_6_6 : label is 1791;
  attribute ram_offset of line3_reg_1536_1791_6_6 : label is 0;
  attribute ram_slice_begin of line3_reg_1536_1791_6_6 : label is 6;
  attribute ram_slice_end of line3_reg_1536_1791_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_1536_1791_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_1536_1791_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_1536_1791_7_7 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_1536_1791_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_1536_1791_7_7 : label is 1536;
  attribute ram_addr_end of line3_reg_1536_1791_7_7 : label is 1791;
  attribute ram_offset of line3_reg_1536_1791_7_7 : label is 0;
  attribute ram_slice_begin of line3_reg_1536_1791_7_7 : label is 7;
  attribute ram_slice_end of line3_reg_1536_1791_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_256_511_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_256_511_0_0 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_256_511_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of line3_reg_256_511_0_0 : label is 511;
  attribute ram_offset of line3_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of line3_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of line3_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_256_511_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_256_511_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_256_511_1_1 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_256_511_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_256_511_1_1 : label is 256;
  attribute ram_addr_end of line3_reg_256_511_1_1 : label is 511;
  attribute ram_offset of line3_reg_256_511_1_1 : label is 0;
  attribute ram_slice_begin of line3_reg_256_511_1_1 : label is 1;
  attribute ram_slice_end of line3_reg_256_511_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_256_511_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_256_511_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_256_511_2_2 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_256_511_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_256_511_2_2 : label is 256;
  attribute ram_addr_end of line3_reg_256_511_2_2 : label is 511;
  attribute ram_offset of line3_reg_256_511_2_2 : label is 0;
  attribute ram_slice_begin of line3_reg_256_511_2_2 : label is 2;
  attribute ram_slice_end of line3_reg_256_511_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_256_511_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_256_511_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_256_511_3_3 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_256_511_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_256_511_3_3 : label is 256;
  attribute ram_addr_end of line3_reg_256_511_3_3 : label is 511;
  attribute ram_offset of line3_reg_256_511_3_3 : label is 0;
  attribute ram_slice_begin of line3_reg_256_511_3_3 : label is 3;
  attribute ram_slice_end of line3_reg_256_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_256_511_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_256_511_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_256_511_4_4 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_256_511_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_256_511_4_4 : label is 256;
  attribute ram_addr_end of line3_reg_256_511_4_4 : label is 511;
  attribute ram_offset of line3_reg_256_511_4_4 : label is 0;
  attribute ram_slice_begin of line3_reg_256_511_4_4 : label is 4;
  attribute ram_slice_end of line3_reg_256_511_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_256_511_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_256_511_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_256_511_5_5 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_256_511_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_256_511_5_5 : label is 256;
  attribute ram_addr_end of line3_reg_256_511_5_5 : label is 511;
  attribute ram_offset of line3_reg_256_511_5_5 : label is 0;
  attribute ram_slice_begin of line3_reg_256_511_5_5 : label is 5;
  attribute ram_slice_end of line3_reg_256_511_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_256_511_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_256_511_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_256_511_6_6 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_256_511_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_256_511_6_6 : label is 256;
  attribute ram_addr_end of line3_reg_256_511_6_6 : label is 511;
  attribute ram_offset of line3_reg_256_511_6_6 : label is 0;
  attribute ram_slice_begin of line3_reg_256_511_6_6 : label is 6;
  attribute ram_slice_end of line3_reg_256_511_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_256_511_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_256_511_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_256_511_7_7 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_256_511_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_256_511_7_7 : label is 256;
  attribute ram_addr_end of line3_reg_256_511_7_7 : label is 511;
  attribute ram_offset of line3_reg_256_511_7_7 : label is 0;
  attribute ram_slice_begin of line3_reg_256_511_7_7 : label is 7;
  attribute ram_slice_end of line3_reg_256_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_512_767_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_512_767_0_0 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_512_767_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of line3_reg_512_767_0_0 : label is 767;
  attribute ram_offset of line3_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of line3_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of line3_reg_512_767_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_512_767_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_512_767_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_512_767_1_1 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_512_767_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_512_767_1_1 : label is 512;
  attribute ram_addr_end of line3_reg_512_767_1_1 : label is 767;
  attribute ram_offset of line3_reg_512_767_1_1 : label is 0;
  attribute ram_slice_begin of line3_reg_512_767_1_1 : label is 1;
  attribute ram_slice_end of line3_reg_512_767_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_512_767_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_512_767_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_512_767_2_2 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_512_767_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_512_767_2_2 : label is 512;
  attribute ram_addr_end of line3_reg_512_767_2_2 : label is 767;
  attribute ram_offset of line3_reg_512_767_2_2 : label is 0;
  attribute ram_slice_begin of line3_reg_512_767_2_2 : label is 2;
  attribute ram_slice_end of line3_reg_512_767_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_512_767_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_512_767_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_512_767_3_3 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_512_767_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_512_767_3_3 : label is 512;
  attribute ram_addr_end of line3_reg_512_767_3_3 : label is 767;
  attribute ram_offset of line3_reg_512_767_3_3 : label is 0;
  attribute ram_slice_begin of line3_reg_512_767_3_3 : label is 3;
  attribute ram_slice_end of line3_reg_512_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_512_767_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_512_767_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_512_767_4_4 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_512_767_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_512_767_4_4 : label is 512;
  attribute ram_addr_end of line3_reg_512_767_4_4 : label is 767;
  attribute ram_offset of line3_reg_512_767_4_4 : label is 0;
  attribute ram_slice_begin of line3_reg_512_767_4_4 : label is 4;
  attribute ram_slice_end of line3_reg_512_767_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_512_767_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_512_767_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_512_767_5_5 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_512_767_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_512_767_5_5 : label is 512;
  attribute ram_addr_end of line3_reg_512_767_5_5 : label is 767;
  attribute ram_offset of line3_reg_512_767_5_5 : label is 0;
  attribute ram_slice_begin of line3_reg_512_767_5_5 : label is 5;
  attribute ram_slice_end of line3_reg_512_767_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_512_767_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_512_767_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_512_767_6_6 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_512_767_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_512_767_6_6 : label is 512;
  attribute ram_addr_end of line3_reg_512_767_6_6 : label is 767;
  attribute ram_offset of line3_reg_512_767_6_6 : label is 0;
  attribute ram_slice_begin of line3_reg_512_767_6_6 : label is 6;
  attribute ram_slice_end of line3_reg_512_767_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_512_767_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_512_767_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_512_767_7_7 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_512_767_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_512_767_7_7 : label is 512;
  attribute ram_addr_end of line3_reg_512_767_7_7 : label is 767;
  attribute ram_offset of line3_reg_512_767_7_7 : label is 0;
  attribute ram_slice_begin of line3_reg_512_767_7_7 : label is 7;
  attribute ram_slice_end of line3_reg_512_767_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_768_1023_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_768_1023_0_0 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_768_1023_0_0 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_768_1023_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_768_1023_0_0 : label is 768;
  attribute ram_addr_end of line3_reg_768_1023_0_0 : label is 1023;
  attribute ram_offset of line3_reg_768_1023_0_0 : label is 0;
  attribute ram_slice_begin of line3_reg_768_1023_0_0 : label is 0;
  attribute ram_slice_end of line3_reg_768_1023_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_768_1023_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_768_1023_1_1 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_768_1023_1_1 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_768_1023_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_768_1023_1_1 : label is 768;
  attribute ram_addr_end of line3_reg_768_1023_1_1 : label is 1023;
  attribute ram_offset of line3_reg_768_1023_1_1 : label is 0;
  attribute ram_slice_begin of line3_reg_768_1023_1_1 : label is 1;
  attribute ram_slice_end of line3_reg_768_1023_1_1 : label is 1;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_768_1023_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_768_1023_2_2 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_768_1023_2_2 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_768_1023_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_768_1023_2_2 : label is 768;
  attribute ram_addr_end of line3_reg_768_1023_2_2 : label is 1023;
  attribute ram_offset of line3_reg_768_1023_2_2 : label is 0;
  attribute ram_slice_begin of line3_reg_768_1023_2_2 : label is 2;
  attribute ram_slice_end of line3_reg_768_1023_2_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_768_1023_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_768_1023_3_3 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_768_1023_3_3 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_768_1023_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_768_1023_3_3 : label is 768;
  attribute ram_addr_end of line3_reg_768_1023_3_3 : label is 1023;
  attribute ram_offset of line3_reg_768_1023_3_3 : label is 0;
  attribute ram_slice_begin of line3_reg_768_1023_3_3 : label is 3;
  attribute ram_slice_end of line3_reg_768_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_768_1023_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_768_1023_4_4 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_768_1023_4_4 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_768_1023_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_768_1023_4_4 : label is 768;
  attribute ram_addr_end of line3_reg_768_1023_4_4 : label is 1023;
  attribute ram_offset of line3_reg_768_1023_4_4 : label is 0;
  attribute ram_slice_begin of line3_reg_768_1023_4_4 : label is 4;
  attribute ram_slice_end of line3_reg_768_1023_4_4 : label is 4;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_768_1023_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_768_1023_5_5 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_768_1023_5_5 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_768_1023_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_768_1023_5_5 : label is 768;
  attribute ram_addr_end of line3_reg_768_1023_5_5 : label is 1023;
  attribute ram_offset of line3_reg_768_1023_5_5 : label is 0;
  attribute ram_slice_begin of line3_reg_768_1023_5_5 : label is 5;
  attribute ram_slice_end of line3_reg_768_1023_5_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_768_1023_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_768_1023_6_6 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_768_1023_6_6 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_768_1023_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_768_1023_6_6 : label is 768;
  attribute ram_addr_end of line3_reg_768_1023_6_6 : label is 1023;
  attribute ram_offset of line3_reg_768_1023_6_6 : label is 0;
  attribute ram_slice_begin of line3_reg_768_1023_6_6 : label is 6;
  attribute ram_slice_end of line3_reg_768_1023_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line3_reg_768_1023_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of line3_reg_768_1023_7_7 : label is 15360;
  attribute RTL_RAM_NAME of line3_reg_768_1023_7_7 : label is "inst/LINE_BUFFER/line3";
  attribute RTL_RAM_TYPE of line3_reg_768_1023_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of line3_reg_768_1023_7_7 : label is 768;
  attribute ram_addr_end of line3_reg_768_1023_7_7 : label is 1023;
  attribute ram_offset of line3_reg_768_1023_7_7 : label is 0;
  attribute ram_slice_begin of line3_reg_768_1023_7_7 : label is 7;
  attribute ram_slice_end of line3_reg_768_1023_7_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of line4_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of line4_reg : label is "";
  attribute RTL_RAM_BITS of line4_reg : label is 15360;
  attribute RTL_RAM_NAME of line4_reg : label is "inst/LINE_BUFFER/line4";
  attribute RTL_RAM_TYPE of line4_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of line4_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of line4_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of line4_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of line4_reg : label is 7;
  attribute ram_addr_begin of line4_reg : label is 0;
  attribute ram_addr_end of line4_reg : label is 2047;
  attribute ram_offset of line4_reg : label is 0;
  attribute ram_slice_begin of line4_reg : label is 0;
  attribute ram_slice_end of line4_reg : label is 7;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__0\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__1\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__2\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__3\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[2]\ : label is "wr_ptr_reg[2]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[2]_rep\ : label is "wr_ptr_reg[2]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[2]_rep__0\ : label is "wr_ptr_reg[2]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[2]_rep__1\ : label is "wr_ptr_reg[2]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[2]_rep__2\ : label is "wr_ptr_reg[2]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[2]_rep__3\ : label is "wr_ptr_reg[2]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[3]\ : label is "wr_ptr_reg[3]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[3]_rep\ : label is "wr_ptr_reg[3]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[3]_rep__0\ : label is "wr_ptr_reg[3]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[3]_rep__1\ : label is "wr_ptr_reg[3]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[3]_rep__2\ : label is "wr_ptr_reg[3]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[3]_rep__3\ : label is "wr_ptr_reg[3]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[4]\ : label is "wr_ptr_reg[4]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[4]_rep\ : label is "wr_ptr_reg[4]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[4]_rep__0\ : label is "wr_ptr_reg[4]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[4]_rep__1\ : label is "wr_ptr_reg[4]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[4]_rep__2\ : label is "wr_ptr_reg[4]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[4]_rep__3\ : label is "wr_ptr_reg[4]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__0\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__1\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__2\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__3\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[6]\ : label is "wr_ptr_reg[6]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[6]_rep\ : label is "wr_ptr_reg[6]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[6]_rep__0\ : label is "wr_ptr_reg[6]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[6]_rep__1\ : label is "wr_ptr_reg[6]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[6]_rep__2\ : label is "wr_ptr_reg[6]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[6]_rep__3\ : label is "wr_ptr_reg[6]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[6]_rep__4\ : label is "wr_ptr_reg[6]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[7]\ : label is "wr_ptr_reg[7]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[7]_rep\ : label is "wr_ptr_reg[7]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[7]_rep__0\ : label is "wr_ptr_reg[7]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[7]_rep__1\ : label is "wr_ptr_reg[7]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[7]_rep__2\ : label is "wr_ptr_reg[7]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[7]_rep__3\ : label is "wr_ptr_reg[7]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[7]_rep__4\ : label is "wr_ptr_reg[7]";
begin
  line0_out(7 downto 0) <= \^line0_out\(7 downto 0);
  line1_out(7 downto 0) <= \^line1_out\(7 downto 0);
  line2_out(7 downto 0) <= \^line2_out\(7 downto 0);
  pixel_valid0 <= \^pixel_valid0\;
  \wr_ptr_reg[8]_0\(7 downto 0) <= \^wr_ptr_reg[8]_0\(7 downto 0);
\line0_out_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line0_reg_1536_1791_0_0_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => line0_reg_0_127_0_0_n_0,
      I4 => \line0_out_reg[0]_i_2_n_0\,
      I5 => \line0_out_reg[0]_i_3_n_0\,
      O => \^line0_out\(0)
    );
\line0_out_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line0_reg_0_255_0_0_n_0,
      I1 => line0_reg_256_511_0_0_n_0,
      I2 => line0_reg_512_767_0_0_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line0_out_reg[0]_i_2_n_0\
    );
\line0_out_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line0_reg_768_1023_0_0_n_0,
      I1 => line0_reg_1024_1279_0_0_n_0,
      I2 => line0_reg_1280_1535_0_0_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line0_out_reg[0]_i_3_n_0\
    );
\line0_out_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line0_reg_1536_1791_1_1_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line0_reg_0_127_0_0__0_n_0\,
      I4 => \line0_out_reg[1]_i_2_n_0\,
      I5 => \line0_out_reg[1]_i_3_n_0\,
      O => \^line0_out\(1)
    );
\line0_out_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line0_reg_0_255_1_1_n_0,
      I1 => line0_reg_256_511_1_1_n_0,
      I2 => line0_reg_512_767_1_1_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line0_out_reg[1]_i_2_n_0\
    );
\line0_out_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line0_reg_768_1023_1_1_n_0,
      I1 => line0_reg_1024_1279_1_1_n_0,
      I2 => line0_reg_1280_1535_1_1_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line0_out_reg[1]_i_3_n_0\
    );
\line0_out_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line0_reg_1536_1791_2_2_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line0_reg_0_127_0_0__1_n_0\,
      I4 => \line0_out_reg[2]_i_2_n_0\,
      I5 => \line0_out_reg[2]_i_3_n_0\,
      O => \^line0_out\(2)
    );
\line0_out_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line0_reg_0_255_2_2_n_0,
      I1 => line0_reg_256_511_2_2_n_0,
      I2 => line0_reg_512_767_2_2_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line0_out_reg[2]_i_2_n_0\
    );
\line0_out_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line0_reg_768_1023_2_2_n_0,
      I1 => line0_reg_1024_1279_2_2_n_0,
      I2 => line0_reg_1280_1535_2_2_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line0_out_reg[2]_i_3_n_0\
    );
\line0_out_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line0_reg_1536_1791_3_3_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line0_reg_0_127_0_0__2_n_0\,
      I4 => \line0_out_reg[3]_i_2_n_0\,
      I5 => \line0_out_reg[3]_i_3_n_0\,
      O => \^line0_out\(3)
    );
\line0_out_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line0_reg_0_255_3_3_n_0,
      I1 => line0_reg_256_511_3_3_n_0,
      I2 => line0_reg_512_767_3_3_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line0_out_reg[3]_i_2_n_0\
    );
\line0_out_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line0_reg_768_1023_3_3_n_0,
      I1 => line0_reg_1024_1279_3_3_n_0,
      I2 => line0_reg_1280_1535_3_3_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line0_out_reg[3]_i_3_n_0\
    );
\line0_out_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line0_reg_1536_1791_4_4_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line0_reg_0_127_0_0__3_n_0\,
      I4 => \line0_out_reg[4]_i_2_n_0\,
      I5 => \line0_out_reg[4]_i_3_n_0\,
      O => \^line0_out\(4)
    );
\line0_out_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line0_reg_0_255_4_4_n_0,
      I1 => line0_reg_256_511_4_4_n_0,
      I2 => line0_reg_512_767_4_4_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line0_out_reg[4]_i_2_n_0\
    );
\line0_out_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line0_reg_768_1023_4_4_n_0,
      I1 => line0_reg_1024_1279_4_4_n_0,
      I2 => line0_reg_1280_1535_4_4_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line0_out_reg[4]_i_3_n_0\
    );
\line0_out_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line0_reg_1536_1791_5_5_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line0_reg_0_127_0_0__4_n_0\,
      I4 => \line0_out_reg[5]_i_2_n_0\,
      I5 => \line0_out_reg[5]_i_3_n_0\,
      O => \^line0_out\(5)
    );
\line0_out_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line0_reg_0_255_5_5_n_0,
      I1 => line0_reg_256_511_5_5_n_0,
      I2 => line0_reg_512_767_5_5_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line0_out_reg[5]_i_2_n_0\
    );
\line0_out_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line0_reg_768_1023_5_5_n_0,
      I1 => line0_reg_1024_1279_5_5_n_0,
      I2 => line0_reg_1280_1535_5_5_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line0_out_reg[5]_i_3_n_0\
    );
\line0_out_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line0_reg_1536_1791_6_6_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line0_reg_0_127_0_0__5_n_0\,
      I4 => \line0_out_reg[6]_i_2_n_0\,
      I5 => \line0_out_reg[6]_i_3_n_0\,
      O => \^line0_out\(6)
    );
\line0_out_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line0_reg_0_255_6_6_n_0,
      I1 => line0_reg_256_511_6_6_n_0,
      I2 => line0_reg_512_767_6_6_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line0_out_reg[6]_i_2_n_0\
    );
\line0_out_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line0_reg_768_1023_6_6_n_0,
      I1 => line0_reg_1024_1279_6_6_n_0,
      I2 => line0_reg_1280_1535_6_6_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line0_out_reg[6]_i_3_n_0\
    );
\line0_out_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line0_reg_1536_1791_7_7_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line0_reg_0_127_0_0__6_n_0\,
      I4 => \line0_out_reg[7]_i_4_n_0\,
      I5 => \line0_out_reg[7]_i_5_n_0\,
      O => \^line0_out\(7)
    );
\line0_out_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => wr_ptr(8),
      I1 => wr_ptr(9),
      I2 => wr_ptr(10),
      O => \line0_out_reg[7]_i_2_n_0\
    );
\line0_out_reg[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \wr_ptr_reg[7]_rep__4_n_0\,
      I1 => wr_ptr(10),
      I2 => wr_ptr(9),
      I3 => wr_ptr(8),
      O => \line0_out_reg[7]_i_3_n_0\
    );
\line0_out_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line0_reg_0_255_7_7_n_0,
      I1 => line0_reg_256_511_7_7_n_0,
      I2 => line0_reg_512_767_7_7_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line0_out_reg[7]_i_4_n_0\
    );
\line0_out_reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line0_reg_768_1023_7_7_n_0,
      I1 => line0_reg_1024_1279_7_7_n_0,
      I2 => line0_reg_1280_1535_7_7_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line0_out_reg[7]_i_5_n_0\
    );
line0_reg_0_127_0_0: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__1_n_0\,
      A3 => \wr_ptr_reg[3]_rep__0_n_0\,
      A4 => \wr_ptr_reg[4]_rep__3_n_0\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      A6 => \wr_ptr_reg[6]_rep__0_n_0\,
      D => Q(0),
      O => line0_reg_0_127_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line0_reg_0_127_0_0__0\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__1_n_0\,
      A3 => \wr_ptr_reg[3]_rep__1_n_0\,
      A4 => \wr_ptr_reg[4]_rep__2_n_0\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      A6 => \wr_ptr_reg[6]_rep__0_n_0\,
      D => Q(1),
      O => \line0_reg_0_127_0_0__0_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line0_reg_0_127_0_0__1\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__0_n_0\,
      A3 => \wr_ptr_reg[3]_rep__1_n_0\,
      A4 => \wr_ptr_reg[4]_rep__2_n_0\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      A6 => \wr_ptr_reg[6]_rep__0_n_0\,
      D => Q(2),
      O => \line0_reg_0_127_0_0__1_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line0_reg_0_127_0_0__2\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__0_n_0\,
      A3 => \wr_ptr_reg[3]_rep__1_n_0\,
      A4 => \wr_ptr_reg[4]_rep__2_n_0\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      A6 => \wr_ptr_reg[6]_rep_n_0\,
      D => Q(3),
      O => \line0_reg_0_127_0_0__2_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line0_reg_0_127_0_0__3\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__0_n_0\,
      A3 => \wr_ptr_reg[3]_rep__1_n_0\,
      A4 => \wr_ptr_reg[4]_rep__2_n_0\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      A6 => \wr_ptr_reg[6]_rep_n_0\,
      D => Q(4),
      O => \line0_reg_0_127_0_0__3_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line0_reg_0_127_0_0__4\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__0_n_0\,
      A3 => \wr_ptr_reg[3]_rep__1_n_0\,
      A4 => \wr_ptr_reg[4]_rep__2_n_0\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      A6 => \wr_ptr_reg[6]_rep_n_0\,
      D => Q(5),
      O => \line0_reg_0_127_0_0__4_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line0_reg_0_127_0_0__5\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__3_n_0\,
      A3 => wr_ptr(3),
      A4 => \wr_ptr_reg[4]_rep_n_0\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      A6 => \wr_ptr_reg[6]_rep_n_0\,
      D => Q(6),
      O => \line0_reg_0_127_0_0__5_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line0_reg_0_127_0_0__6\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__3_n_0\,
      A3 => wr_ptr(3),
      A4 => \wr_ptr_reg[4]_rep_n_0\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      A6 => \wr_ptr_reg[6]_rep_n_0\,
      D => Q(7),
      O => \line0_reg_0_127_0_0__6_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
line0_reg_0_127_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => wr_ptr(8),
      I1 => wr_ptr(9),
      I2 => wr_ptr(10),
      I3 => \wr_ptr_reg[7]_rep__4_n_0\,
      I4 => aresetn,
      I5 => \^pixel_valid0\,
      O => line0_reg_0_127_0_0_i_1_n_0
    );
line0_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3 downto 0) => wr_ptr(3 downto 0),
      D => Q(0),
      O => line0_reg_0_255_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line0_reg_0_255_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => wr_ptr(10),
      I1 => wr_ptr(8),
      I2 => wr_ptr(9),
      I3 => aresetn,
      I4 => \^pixel_valid0\,
      O => line0_reg_0_255_0_0_i_1_n_0
    );
line0_reg_0_255_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(1),
      O => line0_reg_0_255_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line0_reg_0_255_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(2),
      O => line0_reg_0_255_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line0_reg_0_255_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(3),
      O => line0_reg_0_255_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line0_reg_0_255_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(4),
      O => line0_reg_0_255_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line0_reg_0_255_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(5),
      O => line0_reg_0_255_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line0_reg_0_255_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(6),
      O => line0_reg_0_255_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line0_reg_0_255_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(7),
      O => line0_reg_0_255_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line0_reg_1024_1279_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3 downto 0) => wr_ptr(3 downto 0),
      D => Q(0),
      O => line0_reg_1024_1279_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line0_reg_1024_1279_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => wr_ptr(10),
      I1 => wr_ptr(8),
      I2 => wr_ptr(9),
      I3 => aresetn,
      I4 => \^pixel_valid0\,
      O => line0_reg_1024_1279_0_0_i_1_n_0
    );
line0_reg_1024_1279_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(1),
      O => line0_reg_1024_1279_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line0_reg_1024_1279_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(2),
      O => line0_reg_1024_1279_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line0_reg_1024_1279_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(3),
      O => line0_reg_1024_1279_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line0_reg_1024_1279_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(4),
      O => line0_reg_1024_1279_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line0_reg_1024_1279_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(5),
      O => line0_reg_1024_1279_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line0_reg_1024_1279_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(6),
      O => line0_reg_1024_1279_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line0_reg_1024_1279_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(7),
      O => line0_reg_1024_1279_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line0_reg_1280_1535_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3 downto 0) => wr_ptr(3 downto 0),
      D => Q(0),
      O => line0_reg_1280_1535_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line0_reg_1280_1535_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => wr_ptr(10),
      I1 => wr_ptr(8),
      I2 => wr_ptr(9),
      I3 => aresetn,
      I4 => \^pixel_valid0\,
      O => line0_reg_1280_1535_0_0_i_1_n_0
    );
line0_reg_1280_1535_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(1),
      O => line0_reg_1280_1535_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line0_reg_1280_1535_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(2),
      O => line0_reg_1280_1535_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line0_reg_1280_1535_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(3),
      O => line0_reg_1280_1535_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line0_reg_1280_1535_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(4),
      O => line0_reg_1280_1535_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line0_reg_1280_1535_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(5),
      O => line0_reg_1280_1535_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line0_reg_1280_1535_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(6),
      O => line0_reg_1280_1535_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line0_reg_1280_1535_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(7),
      O => line0_reg_1280_1535_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line0_reg_1536_1791_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(0),
      O => line0_reg_1536_1791_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line0_reg_1536_1791_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => wr_ptr(10),
      I1 => wr_ptr(9),
      I2 => wr_ptr(8),
      I3 => aresetn,
      I4 => \^pixel_valid0\,
      O => line0_reg_1536_1791_0_0_i_1_n_0
    );
line0_reg_1536_1791_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(1),
      O => line0_reg_1536_1791_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line0_reg_1536_1791_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(2),
      O => line0_reg_1536_1791_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line0_reg_1536_1791_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(3),
      O => line0_reg_1536_1791_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line0_reg_1536_1791_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(4),
      O => line0_reg_1536_1791_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line0_reg_1536_1791_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(5),
      O => line0_reg_1536_1791_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line0_reg_1536_1791_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(6),
      O => line0_reg_1536_1791_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line0_reg_1536_1791_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(7),
      O => line0_reg_1536_1791_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line0_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3 downto 0) => wr_ptr(3 downto 0),
      D => Q(0),
      O => line0_reg_256_511_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line0_reg_256_511_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => wr_ptr(10),
      I1 => wr_ptr(8),
      I2 => wr_ptr(9),
      I3 => aresetn,
      I4 => \^pixel_valid0\,
      O => line0_reg_256_511_0_0_i_1_n_0
    );
line0_reg_256_511_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(1),
      O => line0_reg_256_511_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line0_reg_256_511_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(2),
      O => line0_reg_256_511_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line0_reg_256_511_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(3),
      O => line0_reg_256_511_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line0_reg_256_511_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(4),
      O => line0_reg_256_511_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line0_reg_256_511_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(5),
      O => line0_reg_256_511_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line0_reg_256_511_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(6),
      O => line0_reg_256_511_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line0_reg_256_511_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(7),
      O => line0_reg_256_511_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line0_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3 downto 0) => wr_ptr(3 downto 0),
      D => Q(0),
      O => line0_reg_512_767_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line0_reg_512_767_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => wr_ptr(10),
      I1 => wr_ptr(9),
      I2 => wr_ptr(8),
      I3 => aresetn,
      I4 => \^pixel_valid0\,
      O => line0_reg_512_767_0_0_i_1_n_0
    );
line0_reg_512_767_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(1),
      O => line0_reg_512_767_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line0_reg_512_767_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(2),
      O => line0_reg_512_767_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line0_reg_512_767_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(3),
      O => line0_reg_512_767_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line0_reg_512_767_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(4),
      O => line0_reg_512_767_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line0_reg_512_767_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(5),
      O => line0_reg_512_767_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line0_reg_512_767_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(6),
      O => line0_reg_512_767_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line0_reg_512_767_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(7),
      O => line0_reg_512_767_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line0_reg_768_1023_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3 downto 0) => wr_ptr(3 downto 0),
      D => Q(0),
      O => line0_reg_768_1023_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line0_reg_768_1023_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => wr_ptr(10),
      I1 => wr_ptr(8),
      I2 => wr_ptr(9),
      I3 => aresetn,
      I4 => \^pixel_valid0\,
      O => line0_reg_768_1023_0_0_i_1_n_0
    );
line0_reg_768_1023_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(1),
      O => line0_reg_768_1023_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line0_reg_768_1023_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => Q(2),
      O => line0_reg_768_1023_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line0_reg_768_1023_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(3),
      O => line0_reg_768_1023_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line0_reg_768_1023_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(4),
      O => line0_reg_768_1023_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line0_reg_768_1023_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => Q(5),
      O => line0_reg_768_1023_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line0_reg_768_1023_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(6),
      O => line0_reg_768_1023_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line0_reg_768_1023_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => Q(7),
      O => line0_reg_768_1023_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
\line1_out_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line1_reg_1536_1791_0_0_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => line1_reg_0_127_0_0_n_0,
      I4 => \line1_out_reg[0]_i_2_n_0\,
      I5 => \line1_out_reg[0]_i_3_n_0\,
      O => \^line1_out\(0)
    );
\line1_out_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line1_reg_0_255_0_0_n_0,
      I1 => line1_reg_256_511_0_0_n_0,
      I2 => line1_reg_512_767_0_0_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line1_out_reg[0]_i_2_n_0\
    );
\line1_out_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line1_reg_768_1023_0_0_n_0,
      I1 => line1_reg_1024_1279_0_0_n_0,
      I2 => line1_reg_1280_1535_0_0_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line1_out_reg[0]_i_3_n_0\
    );
\line1_out_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line1_reg_1536_1791_1_1_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line1_reg_0_127_0_0__0_n_0\,
      I4 => \line1_out_reg[1]_i_2_n_0\,
      I5 => \line1_out_reg[1]_i_3_n_0\,
      O => \^line1_out\(1)
    );
\line1_out_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line1_reg_0_255_1_1_n_0,
      I1 => line1_reg_256_511_1_1_n_0,
      I2 => line1_reg_512_767_1_1_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line1_out_reg[1]_i_2_n_0\
    );
\line1_out_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line1_reg_768_1023_1_1_n_0,
      I1 => line1_reg_1024_1279_1_1_n_0,
      I2 => line1_reg_1280_1535_1_1_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line1_out_reg[1]_i_3_n_0\
    );
\line1_out_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line1_reg_1536_1791_2_2_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line1_reg_0_127_0_0__1_n_0\,
      I4 => \line1_out_reg[2]_i_2_n_0\,
      I5 => \line1_out_reg[2]_i_3_n_0\,
      O => \^line1_out\(2)
    );
\line1_out_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line1_reg_0_255_2_2_n_0,
      I1 => line1_reg_256_511_2_2_n_0,
      I2 => line1_reg_512_767_2_2_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line1_out_reg[2]_i_2_n_0\
    );
\line1_out_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line1_reg_768_1023_2_2_n_0,
      I1 => line1_reg_1024_1279_2_2_n_0,
      I2 => line1_reg_1280_1535_2_2_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line1_out_reg[2]_i_3_n_0\
    );
\line1_out_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line1_reg_1536_1791_3_3_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line1_reg_0_127_0_0__2_n_0\,
      I4 => \line1_out_reg[3]_i_2_n_0\,
      I5 => \line1_out_reg[3]_i_3_n_0\,
      O => \^line1_out\(3)
    );
\line1_out_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line1_reg_0_255_3_3_n_0,
      I1 => line1_reg_256_511_3_3_n_0,
      I2 => line1_reg_512_767_3_3_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line1_out_reg[3]_i_2_n_0\
    );
\line1_out_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line1_reg_768_1023_3_3_n_0,
      I1 => line1_reg_1024_1279_3_3_n_0,
      I2 => line1_reg_1280_1535_3_3_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line1_out_reg[3]_i_3_n_0\
    );
\line1_out_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line1_reg_1536_1791_4_4_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line1_reg_0_127_0_0__3_n_0\,
      I4 => \line1_out_reg[4]_i_2_n_0\,
      I5 => \line1_out_reg[4]_i_3_n_0\,
      O => \^line1_out\(4)
    );
\line1_out_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line1_reg_0_255_4_4_n_0,
      I1 => line1_reg_256_511_4_4_n_0,
      I2 => line1_reg_512_767_4_4_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line1_out_reg[4]_i_2_n_0\
    );
\line1_out_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line1_reg_768_1023_4_4_n_0,
      I1 => line1_reg_1024_1279_4_4_n_0,
      I2 => line1_reg_1280_1535_4_4_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line1_out_reg[4]_i_3_n_0\
    );
\line1_out_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line1_reg_1536_1791_5_5_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line1_reg_0_127_0_0__4_n_0\,
      I4 => \line1_out_reg[5]_i_2_n_0\,
      I5 => \line1_out_reg[5]_i_3_n_0\,
      O => \^line1_out\(5)
    );
\line1_out_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line1_reg_0_255_5_5_n_0,
      I1 => line1_reg_256_511_5_5_n_0,
      I2 => line1_reg_512_767_5_5_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line1_out_reg[5]_i_2_n_0\
    );
\line1_out_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line1_reg_768_1023_5_5_n_0,
      I1 => line1_reg_1024_1279_5_5_n_0,
      I2 => line1_reg_1280_1535_5_5_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line1_out_reg[5]_i_3_n_0\
    );
\line1_out_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line1_reg_1536_1791_6_6_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line1_reg_0_127_0_0__5_n_0\,
      I4 => \line1_out_reg[6]_i_2_n_0\,
      I5 => \line1_out_reg[6]_i_3_n_0\,
      O => \^line1_out\(6)
    );
\line1_out_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line1_reg_0_255_6_6_n_0,
      I1 => line1_reg_256_511_6_6_n_0,
      I2 => line1_reg_512_767_6_6_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line1_out_reg[6]_i_2_n_0\
    );
\line1_out_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line1_reg_768_1023_6_6_n_0,
      I1 => line1_reg_1024_1279_6_6_n_0,
      I2 => line1_reg_1280_1535_6_6_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line1_out_reg[6]_i_3_n_0\
    );
\line1_out_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line1_reg_1536_1791_7_7_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line1_reg_0_127_0_0__6_n_0\,
      I4 => \line1_out_reg[7]_i_2_n_0\,
      I5 => \line1_out_reg[7]_i_3_n_0\,
      O => \^line1_out\(7)
    );
\line1_out_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line1_reg_0_255_7_7_n_0,
      I1 => line1_reg_256_511_7_7_n_0,
      I2 => line1_reg_512_767_7_7_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line1_out_reg[7]_i_2_n_0\
    );
\line1_out_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line1_reg_768_1023_7_7_n_0,
      I1 => line1_reg_1024_1279_7_7_n_0,
      I2 => line1_reg_1280_1535_7_7_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line1_out_reg[7]_i_3_n_0\
    );
line1_reg_0_127_0_0: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__3_n_0\,
      A3 => wr_ptr(3),
      A4 => \wr_ptr_reg[4]_rep_n_0\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      A6 => \wr_ptr_reg[6]_rep__1_n_0\,
      D => \^line0_out\(0),
      O => line1_reg_0_127_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line1_reg_0_127_0_0__0\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__3_n_0\,
      A3 => wr_ptr(3),
      A4 => \wr_ptr_reg[4]_rep_n_0\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      A6 => \wr_ptr_reg[6]_rep__1_n_0\,
      D => \^line0_out\(1),
      O => \line1_reg_0_127_0_0__0_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line1_reg_0_127_0_0__1\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__3_n_0\,
      A3 => \wr_ptr_reg[3]_rep_n_0\,
      A4 => \wr_ptr_reg[4]_rep__0_n_0\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      A6 => \wr_ptr_reg[6]_rep__1_n_0\,
      D => \^line0_out\(2),
      O => \line1_reg_0_127_0_0__1_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line1_reg_0_127_0_0__2\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__3_n_0\,
      A3 => \wr_ptr_reg[3]_rep_n_0\,
      A4 => \wr_ptr_reg[4]_rep__0_n_0\,
      A5 => \wr_ptr_reg[5]_rep__1_n_0\,
      A6 => \wr_ptr_reg[6]_rep__1_n_0\,
      D => \^line0_out\(3),
      O => \line1_reg_0_127_0_0__2_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line1_reg_0_127_0_0__3\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__2_n_0\,
      A3 => \wr_ptr_reg[3]_rep_n_0\,
      A4 => \wr_ptr_reg[4]_rep__0_n_0\,
      A5 => \wr_ptr_reg[5]_rep__1_n_0\,
      A6 => \wr_ptr_reg[6]_rep__1_n_0\,
      D => \^line0_out\(4),
      O => \line1_reg_0_127_0_0__3_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line1_reg_0_127_0_0__4\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__2_n_0\,
      A3 => \wr_ptr_reg[3]_rep_n_0\,
      A4 => \wr_ptr_reg[4]_rep__0_n_0\,
      A5 => \wr_ptr_reg[5]_rep__1_n_0\,
      A6 => \wr_ptr_reg[6]_rep__1_n_0\,
      D => \^line0_out\(5),
      O => \line1_reg_0_127_0_0__4_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line1_reg_0_127_0_0__5\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__2_n_0\,
      A3 => \wr_ptr_reg[3]_rep_n_0\,
      A4 => \wr_ptr_reg[4]_rep__0_n_0\,
      A5 => \wr_ptr_reg[5]_rep__1_n_0\,
      A6 => \wr_ptr_reg[6]_rep__0_n_0\,
      D => \^line0_out\(6),
      O => \line1_reg_0_127_0_0__5_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line1_reg_0_127_0_0__6\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__2_n_0\,
      A3 => \wr_ptr_reg[3]_rep_n_0\,
      A4 => \wr_ptr_reg[4]_rep__0_n_0\,
      A5 => \wr_ptr_reg[5]_rep__1_n_0\,
      A6 => \wr_ptr_reg[6]_rep__0_n_0\,
      D => \^line0_out\(7),
      O => \line1_reg_0_127_0_0__6_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
line1_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(0),
      O => line1_reg_0_255_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line1_reg_0_255_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(1),
      O => line1_reg_0_255_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line1_reg_0_255_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(2),
      O => line1_reg_0_255_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line1_reg_0_255_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(3),
      O => line1_reg_0_255_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line1_reg_0_255_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(4),
      O => line1_reg_0_255_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line1_reg_0_255_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(5),
      O => line1_reg_0_255_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line1_reg_0_255_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(6),
      O => line1_reg_0_255_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line1_reg_0_255_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line0_out\(7),
      O => line1_reg_0_255_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line1_reg_1024_1279_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(0),
      O => line1_reg_1024_1279_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line1_reg_1024_1279_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(1),
      O => line1_reg_1024_1279_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line1_reg_1024_1279_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(2),
      O => line1_reg_1024_1279_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line1_reg_1024_1279_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(3),
      O => line1_reg_1024_1279_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line1_reg_1024_1279_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(4),
      O => line1_reg_1024_1279_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line1_reg_1024_1279_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(5),
      O => line1_reg_1024_1279_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line1_reg_1024_1279_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(6),
      O => line1_reg_1024_1279_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line1_reg_1024_1279_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line0_out\(7),
      O => line1_reg_1024_1279_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line1_reg_1280_1535_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(0),
      O => line1_reg_1280_1535_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line1_reg_1280_1535_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(1),
      O => line1_reg_1280_1535_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line1_reg_1280_1535_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(2),
      O => line1_reg_1280_1535_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line1_reg_1280_1535_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(3),
      O => line1_reg_1280_1535_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line1_reg_1280_1535_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(4),
      O => line1_reg_1280_1535_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line1_reg_1280_1535_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(5),
      O => line1_reg_1280_1535_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line1_reg_1280_1535_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(6),
      O => line1_reg_1280_1535_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line1_reg_1280_1535_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line0_out\(7),
      O => line1_reg_1280_1535_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line1_reg_1536_1791_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(0),
      O => line1_reg_1536_1791_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line1_reg_1536_1791_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(1),
      O => line1_reg_1536_1791_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line1_reg_1536_1791_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(2),
      O => line1_reg_1536_1791_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line1_reg_1536_1791_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(3),
      O => line1_reg_1536_1791_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line1_reg_1536_1791_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(4),
      O => line1_reg_1536_1791_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line1_reg_1536_1791_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(5),
      O => line1_reg_1536_1791_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line1_reg_1536_1791_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(6),
      O => line1_reg_1536_1791_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line1_reg_1536_1791_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(7),
      O => line1_reg_1536_1791_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line1_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(0),
      O => line1_reg_256_511_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line1_reg_256_511_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(1),
      O => line1_reg_256_511_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line1_reg_256_511_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(2),
      O => line1_reg_256_511_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line1_reg_256_511_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(3),
      O => line1_reg_256_511_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line1_reg_256_511_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(4),
      O => line1_reg_256_511_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line1_reg_256_511_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(5),
      O => line1_reg_256_511_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line1_reg_256_511_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(6),
      O => line1_reg_256_511_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line1_reg_256_511_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line0_out\(7),
      O => line1_reg_256_511_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line1_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(0),
      O => line1_reg_512_767_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line1_reg_512_767_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(1),
      O => line1_reg_512_767_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line1_reg_512_767_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(2),
      O => line1_reg_512_767_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line1_reg_512_767_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(3),
      O => line1_reg_512_767_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line1_reg_512_767_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(4),
      O => line1_reg_512_767_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line1_reg_512_767_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(5),
      O => line1_reg_512_767_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line1_reg_512_767_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(6),
      O => line1_reg_512_767_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line1_reg_512_767_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line0_out\(7),
      O => line1_reg_512_767_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line1_reg_768_1023_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => wr_ptr(3),
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(0),
      O => line1_reg_768_1023_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line1_reg_768_1023_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(1),
      O => line1_reg_768_1023_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line1_reg_768_1023_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__3_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep_n_0\,
      D => \^line0_out\(2),
      O => line1_reg_768_1023_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line1_reg_768_1023_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(3),
      O => line1_reg_768_1023_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line1_reg_768_1023_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__0_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(4),
      O => line1_reg_768_1023_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line1_reg_768_1023_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(5),
      O => line1_reg_768_1023_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line1_reg_768_1023_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__0_n_0\,
      A(3) => \wr_ptr_reg[3]_rep_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line0_out\(6),
      O => line1_reg_768_1023_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line1_reg_768_1023_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__0_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line0_out\(7),
      O => line1_reg_768_1023_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
\line2_out_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line2_reg_1536_1791_0_0_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => line2_reg_0_127_0_0_n_0,
      I4 => \line2_out_reg[0]_i_2_n_0\,
      I5 => \line2_out_reg[0]_i_3_n_0\,
      O => \^line2_out\(0)
    );
\line2_out_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line2_reg_0_255_0_0_n_0,
      I1 => line2_reg_256_511_0_0_n_0,
      I2 => line2_reg_512_767_0_0_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line2_out_reg[0]_i_2_n_0\
    );
\line2_out_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line2_reg_768_1023_0_0_n_0,
      I1 => line2_reg_1024_1279_0_0_n_0,
      I2 => line2_reg_1280_1535_0_0_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line2_out_reg[0]_i_3_n_0\
    );
\line2_out_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line2_reg_1536_1791_1_1_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line2_reg_0_127_0_0__0_n_0\,
      I4 => \line2_out_reg[1]_i_2_n_0\,
      I5 => \line2_out_reg[1]_i_3_n_0\,
      O => \^line2_out\(1)
    );
\line2_out_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line2_reg_0_255_1_1_n_0,
      I1 => line2_reg_256_511_1_1_n_0,
      I2 => line2_reg_512_767_1_1_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line2_out_reg[1]_i_2_n_0\
    );
\line2_out_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line2_reg_768_1023_1_1_n_0,
      I1 => line2_reg_1024_1279_1_1_n_0,
      I2 => line2_reg_1280_1535_1_1_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line2_out_reg[1]_i_3_n_0\
    );
\line2_out_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line2_reg_1536_1791_2_2_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line2_reg_0_127_0_0__1_n_0\,
      I4 => \line2_out_reg[2]_i_2_n_0\,
      I5 => \line2_out_reg[2]_i_3_n_0\,
      O => \^line2_out\(2)
    );
\line2_out_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line2_reg_0_255_2_2_n_0,
      I1 => line2_reg_256_511_2_2_n_0,
      I2 => line2_reg_512_767_2_2_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line2_out_reg[2]_i_2_n_0\
    );
\line2_out_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line2_reg_768_1023_2_2_n_0,
      I1 => line2_reg_1024_1279_2_2_n_0,
      I2 => line2_reg_1280_1535_2_2_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line2_out_reg[2]_i_3_n_0\
    );
\line2_out_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line2_reg_1536_1791_3_3_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line2_reg_0_127_0_0__2_n_0\,
      I4 => \line2_out_reg[3]_i_2_n_0\,
      I5 => \line2_out_reg[3]_i_3_n_0\,
      O => \^line2_out\(3)
    );
\line2_out_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line2_reg_0_255_3_3_n_0,
      I1 => line2_reg_256_511_3_3_n_0,
      I2 => line2_reg_512_767_3_3_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line2_out_reg[3]_i_2_n_0\
    );
\line2_out_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line2_reg_768_1023_3_3_n_0,
      I1 => line2_reg_1024_1279_3_3_n_0,
      I2 => line2_reg_1280_1535_3_3_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line2_out_reg[3]_i_3_n_0\
    );
\line2_out_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line2_reg_1536_1791_4_4_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line2_reg_0_127_0_0__3_n_0\,
      I4 => \line2_out_reg[4]_i_2_n_0\,
      I5 => \line2_out_reg[4]_i_3_n_0\,
      O => \^line2_out\(4)
    );
\line2_out_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line2_reg_0_255_4_4_n_0,
      I1 => line2_reg_256_511_4_4_n_0,
      I2 => line2_reg_512_767_4_4_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line2_out_reg[4]_i_2_n_0\
    );
\line2_out_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line2_reg_768_1023_4_4_n_0,
      I1 => line2_reg_1024_1279_4_4_n_0,
      I2 => line2_reg_1280_1535_4_4_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line2_out_reg[4]_i_3_n_0\
    );
\line2_out_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line2_reg_1536_1791_5_5_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line2_reg_0_127_0_0__4_n_0\,
      I4 => \line2_out_reg[5]_i_2_n_0\,
      I5 => \line2_out_reg[5]_i_3_n_0\,
      O => \^line2_out\(5)
    );
\line2_out_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line2_reg_0_255_5_5_n_0,
      I1 => line2_reg_256_511_5_5_n_0,
      I2 => line2_reg_512_767_5_5_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line2_out_reg[5]_i_2_n_0\
    );
\line2_out_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line2_reg_768_1023_5_5_n_0,
      I1 => line2_reg_1024_1279_5_5_n_0,
      I2 => line2_reg_1280_1535_5_5_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line2_out_reg[5]_i_3_n_0\
    );
\line2_out_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line2_reg_1536_1791_6_6_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line2_reg_0_127_0_0__5_n_0\,
      I4 => \line2_out_reg[6]_i_2_n_0\,
      I5 => \line2_out_reg[6]_i_3_n_0\,
      O => \^line2_out\(6)
    );
\line2_out_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line2_reg_0_255_6_6_n_0,
      I1 => line2_reg_256_511_6_6_n_0,
      I2 => line2_reg_512_767_6_6_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line2_out_reg[6]_i_2_n_0\
    );
\line2_out_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line2_reg_768_1023_6_6_n_0,
      I1 => line2_reg_1024_1279_6_6_n_0,
      I2 => line2_reg_1280_1535_6_6_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line2_out_reg[6]_i_3_n_0\
    );
\line2_out_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line2_reg_1536_1791_7_7_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line2_reg_0_127_0_0__6_n_0\,
      I4 => \line2_out_reg[7]_i_2_n_0\,
      I5 => \line2_out_reg[7]_i_3_n_0\,
      O => \^line2_out\(7)
    );
\line2_out_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line2_reg_0_255_7_7_n_0,
      I1 => line2_reg_256_511_7_7_n_0,
      I2 => line2_reg_512_767_7_7_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line2_out_reg[7]_i_2_n_0\
    );
\line2_out_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line2_reg_768_1023_7_7_n_0,
      I1 => line2_reg_1024_1279_7_7_n_0,
      I2 => line2_reg_1280_1535_7_7_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line2_out_reg[7]_i_3_n_0\
    );
line2_reg_0_127_0_0: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep_n_0\,
      A3 => \wr_ptr_reg[3]_rep__2_n_0\,
      A4 => \wr_ptr_reg[4]_rep__1_n_0\,
      A5 => \wr_ptr_reg[5]_rep__0_n_0\,
      A6 => \wr_ptr_reg[6]_rep__3_n_0\,
      D => \^line1_out\(0),
      O => line2_reg_0_127_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line2_reg_0_127_0_0__0\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep_n_0\,
      A3 => \wr_ptr_reg[3]_rep__2_n_0\,
      A4 => \wr_ptr_reg[4]_rep__1_n_0\,
      A5 => \wr_ptr_reg[5]_rep__0_n_0\,
      A6 => \wr_ptr_reg[6]_rep__3_n_0\,
      D => \^line1_out\(1),
      O => \line2_reg_0_127_0_0__0_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line2_reg_0_127_0_0__1\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep_n_0\,
      A3 => \wr_ptr_reg[3]_rep__2_n_0\,
      A4 => \wr_ptr_reg[4]_rep__1_n_0\,
      A5 => \wr_ptr_reg[5]_rep__0_n_0\,
      A6 => \wr_ptr_reg[6]_rep__3_n_0\,
      D => \^line1_out\(2),
      O => \line2_reg_0_127_0_0__1_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line2_reg_0_127_0_0__2\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep_n_0\,
      A3 => \wr_ptr_reg[3]_rep__2_n_0\,
      A4 => \wr_ptr_reg[4]_rep__1_n_0\,
      A5 => \wr_ptr_reg[5]_rep__0_n_0\,
      A6 => \wr_ptr_reg[6]_rep__2_n_0\,
      D => \^line1_out\(3),
      O => \line2_reg_0_127_0_0__2_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line2_reg_0_127_0_0__3\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__0_n_0\,
      A3 => \wr_ptr_reg[3]_rep__2_n_0\,
      A4 => \wr_ptr_reg[4]_rep__1_n_0\,
      A5 => \wr_ptr_reg[5]_rep__0_n_0\,
      A6 => \wr_ptr_reg[6]_rep__2_n_0\,
      D => \^line1_out\(4),
      O => \line2_reg_0_127_0_0__3_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line2_reg_0_127_0_0__4\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__0_n_0\,
      A3 => \wr_ptr_reg[3]_rep__1_n_0\,
      A4 => \wr_ptr_reg[4]_rep__2_n_0\,
      A5 => \wr_ptr_reg[5]_rep__0_n_0\,
      A6 => \wr_ptr_reg[6]_rep__2_n_0\,
      D => \^line1_out\(5),
      O => \line2_reg_0_127_0_0__4_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line2_reg_0_127_0_0__5\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => wr_ptr(0),
      A1 => wr_ptr(1),
      A2 => wr_ptr(2),
      A3 => \wr_ptr_reg[3]_rep__3_n_0\,
      A4 => wr_ptr(4),
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      A6 => \wr_ptr_reg[6]_rep__2_n_0\,
      D => \^line1_out\(6),
      O => \line2_reg_0_127_0_0__5_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line2_reg_0_127_0_0__6\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => wr_ptr(0),
      A1 => wr_ptr(1),
      A2 => wr_ptr(2),
      A3 => \wr_ptr_reg[3]_rep__3_n_0\,
      A4 => wr_ptr(4),
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      A6 => \wr_ptr_reg[6]_rep__2_n_0\,
      D => \^line1_out\(7),
      O => \line2_reg_0_127_0_0__6_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
line2_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(0),
      O => line2_reg_0_255_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line2_reg_0_255_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(1),
      O => line2_reg_0_255_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line2_reg_0_255_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(2),
      O => line2_reg_0_255_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line2_reg_0_255_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(3),
      O => line2_reg_0_255_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line2_reg_0_255_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(4),
      O => line2_reg_0_255_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line2_reg_0_255_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4 downto 0) => wr_ptr(4 downto 0),
      D => \^line1_out\(5),
      O => line2_reg_0_255_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line2_reg_0_255_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(6),
      O => line2_reg_0_255_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line2_reg_0_255_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(7),
      O => line2_reg_0_255_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line2_reg_1024_1279_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(0),
      O => line2_reg_1024_1279_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line2_reg_1024_1279_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(1),
      O => line2_reg_1024_1279_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line2_reg_1024_1279_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(2),
      O => line2_reg_1024_1279_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line2_reg_1024_1279_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(3),
      O => line2_reg_1024_1279_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line2_reg_1024_1279_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(4),
      O => line2_reg_1024_1279_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line2_reg_1024_1279_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4 downto 0) => wr_ptr(4 downto 0),
      D => \^line1_out\(5),
      O => line2_reg_1024_1279_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line2_reg_1024_1279_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(6),
      O => line2_reg_1024_1279_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line2_reg_1024_1279_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(7),
      O => line2_reg_1024_1279_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line2_reg_1280_1535_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(0),
      O => line2_reg_1280_1535_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line2_reg_1280_1535_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(1),
      O => line2_reg_1280_1535_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line2_reg_1280_1535_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(2),
      O => line2_reg_1280_1535_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line2_reg_1280_1535_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(3),
      O => line2_reg_1280_1535_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line2_reg_1280_1535_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(4),
      O => line2_reg_1280_1535_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line2_reg_1280_1535_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4 downto 0) => wr_ptr(4 downto 0),
      D => \^line1_out\(5),
      O => line2_reg_1280_1535_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line2_reg_1280_1535_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(6),
      O => line2_reg_1280_1535_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line2_reg_1280_1535_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__1_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(7),
      O => line2_reg_1280_1535_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line2_reg_1536_1791_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(0),
      O => line2_reg_1536_1791_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line2_reg_1536_1791_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(1),
      O => line2_reg_1536_1791_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line2_reg_1536_1791_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(2),
      O => line2_reg_1536_1791_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line2_reg_1536_1791_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(3),
      O => line2_reg_1536_1791_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line2_reg_1536_1791_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(4),
      O => line2_reg_1536_1791_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line2_reg_1536_1791_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__1_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(5),
      O => line2_reg_1536_1791_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line2_reg_1536_1791_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(6),
      O => line2_reg_1536_1791_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line2_reg_1536_1791_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(7),
      O => line2_reg_1536_1791_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line2_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(0),
      O => line2_reg_256_511_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line2_reg_256_511_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(1),
      O => line2_reg_256_511_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line2_reg_256_511_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(2),
      O => line2_reg_256_511_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line2_reg_256_511_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(3),
      O => line2_reg_256_511_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line2_reg_256_511_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(4),
      O => line2_reg_256_511_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line2_reg_256_511_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4 downto 0) => wr_ptr(4 downto 0),
      D => \^line1_out\(5),
      O => line2_reg_256_511_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line2_reg_256_511_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(6),
      O => line2_reg_256_511_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line2_reg_256_511_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(7),
      O => line2_reg_256_511_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line2_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(0),
      O => line2_reg_512_767_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line2_reg_512_767_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(1),
      O => line2_reg_512_767_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line2_reg_512_767_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(2),
      O => line2_reg_512_767_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line2_reg_512_767_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(3),
      O => line2_reg_512_767_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line2_reg_512_767_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(4),
      O => line2_reg_512_767_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line2_reg_512_767_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4 downto 0) => wr_ptr(4 downto 0),
      D => \^line1_out\(5),
      O => line2_reg_512_767_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line2_reg_512_767_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(6),
      O => line2_reg_512_767_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line2_reg_512_767_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(7),
      O => line2_reg_512_767_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line2_reg_768_1023_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(0),
      O => line2_reg_768_1023_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line2_reg_768_1023_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(1),
      O => line2_reg_768_1023_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line2_reg_768_1023_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__1_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line1_out\(2),
      O => line2_reg_768_1023_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line2_reg_768_1023_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__1_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(3),
      O => line2_reg_768_1023_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line2_reg_768_1023_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      A(4) => \wr_ptr_reg[4]_rep__2_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__2_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__0_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__2_n_0\,
      D => \^line1_out\(4),
      O => line2_reg_768_1023_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line2_reg_768_1023_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4 downto 0) => wr_ptr(4 downto 0),
      D => \^line1_out\(5),
      O => line2_reg_768_1023_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line2_reg_768_1023_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(6),
      O => line2_reg_768_1023_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line2_reg_768_1023_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__2_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line1_out\(7),
      O => line2_reg_768_1023_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
\line3_out_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line3_reg_1536_1791_0_0_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => line3_reg_0_127_0_0_n_0,
      I4 => \line3_out_reg[0]_i_2_n_0\,
      I5 => \line3_out_reg[0]_i_3_n_0\,
      O => \^wr_ptr_reg[8]_0\(0)
    );
\line3_out_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line3_reg_0_255_0_0_n_0,
      I1 => line3_reg_256_511_0_0_n_0,
      I2 => line3_reg_512_767_0_0_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line3_out_reg[0]_i_2_n_0\
    );
\line3_out_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line3_reg_768_1023_0_0_n_0,
      I1 => line3_reg_1024_1279_0_0_n_0,
      I2 => line3_reg_1280_1535_0_0_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line3_out_reg[0]_i_3_n_0\
    );
\line3_out_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line3_reg_1536_1791_1_1_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line3_reg_0_127_0_0__0_n_0\,
      I4 => \line3_out_reg[1]_i_2_n_0\,
      I5 => \line3_out_reg[1]_i_3_n_0\,
      O => \^wr_ptr_reg[8]_0\(1)
    );
\line3_out_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line3_reg_0_255_1_1_n_0,
      I1 => line3_reg_256_511_1_1_n_0,
      I2 => line3_reg_512_767_1_1_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line3_out_reg[1]_i_2_n_0\
    );
\line3_out_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line3_reg_768_1023_1_1_n_0,
      I1 => line3_reg_1024_1279_1_1_n_0,
      I2 => line3_reg_1280_1535_1_1_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line3_out_reg[1]_i_3_n_0\
    );
\line3_out_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line3_reg_1536_1791_2_2_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line3_reg_0_127_0_0__1_n_0\,
      I4 => \line3_out_reg[2]_i_2_n_0\,
      I5 => \line3_out_reg[2]_i_3_n_0\,
      O => \^wr_ptr_reg[8]_0\(2)
    );
\line3_out_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line3_reg_0_255_2_2_n_0,
      I1 => line3_reg_256_511_2_2_n_0,
      I2 => line3_reg_512_767_2_2_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line3_out_reg[2]_i_2_n_0\
    );
\line3_out_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line3_reg_768_1023_2_2_n_0,
      I1 => line3_reg_1024_1279_2_2_n_0,
      I2 => line3_reg_1280_1535_2_2_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line3_out_reg[2]_i_3_n_0\
    );
\line3_out_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line3_reg_1536_1791_3_3_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line3_reg_0_127_0_0__2_n_0\,
      I4 => \line3_out_reg[3]_i_2_n_0\,
      I5 => \line3_out_reg[3]_i_3_n_0\,
      O => \^wr_ptr_reg[8]_0\(3)
    );
\line3_out_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line3_reg_0_255_3_3_n_0,
      I1 => line3_reg_256_511_3_3_n_0,
      I2 => line3_reg_512_767_3_3_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line3_out_reg[3]_i_2_n_0\
    );
\line3_out_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line3_reg_768_1023_3_3_n_0,
      I1 => line3_reg_1024_1279_3_3_n_0,
      I2 => line3_reg_1280_1535_3_3_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line3_out_reg[3]_i_3_n_0\
    );
\line3_out_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line3_reg_1536_1791_4_4_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line3_reg_0_127_0_0__3_n_0\,
      I4 => \line3_out_reg[4]_i_2_n_0\,
      I5 => \line3_out_reg[4]_i_3_n_0\,
      O => \^wr_ptr_reg[8]_0\(4)
    );
\line3_out_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line3_reg_0_255_4_4_n_0,
      I1 => line3_reg_256_511_4_4_n_0,
      I2 => line3_reg_512_767_4_4_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line3_out_reg[4]_i_2_n_0\
    );
\line3_out_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line3_reg_768_1023_4_4_n_0,
      I1 => line3_reg_1024_1279_4_4_n_0,
      I2 => line3_reg_1280_1535_4_4_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line3_out_reg[4]_i_3_n_0\
    );
\line3_out_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line3_reg_1536_1791_5_5_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line3_reg_0_127_0_0__4_n_0\,
      I4 => \line3_out_reg[5]_i_2_n_0\,
      I5 => \line3_out_reg[5]_i_3_n_0\,
      O => \^wr_ptr_reg[8]_0\(5)
    );
\line3_out_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line3_reg_0_255_5_5_n_0,
      I1 => line3_reg_256_511_5_5_n_0,
      I2 => line3_reg_512_767_5_5_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line3_out_reg[5]_i_2_n_0\
    );
\line3_out_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line3_reg_768_1023_5_5_n_0,
      I1 => line3_reg_1024_1279_5_5_n_0,
      I2 => line3_reg_1280_1535_5_5_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line3_out_reg[5]_i_3_n_0\
    );
\line3_out_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line3_reg_1536_1791_6_6_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line3_reg_0_127_0_0__5_n_0\,
      I4 => \line3_out_reg[6]_i_2_n_0\,
      I5 => \line3_out_reg[6]_i_3_n_0\,
      O => \^wr_ptr_reg[8]_0\(6)
    );
\line3_out_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line3_reg_0_255_6_6_n_0,
      I1 => line3_reg_256_511_6_6_n_0,
      I2 => line3_reg_512_767_6_6_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line3_out_reg[6]_i_2_n_0\
    );
\line3_out_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line3_reg_768_1023_6_6_n_0,
      I1 => line3_reg_1024_1279_6_6_n_0,
      I2 => line3_reg_1280_1535_6_6_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line3_out_reg[6]_i_3_n_0\
    );
\line3_out_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \line0_out_reg[7]_i_2_n_0\,
      I1 => line3_reg_1536_1791_7_7_n_0,
      I2 => \line0_out_reg[7]_i_3_n_0\,
      I3 => \line3_reg_0_127_0_0__6_n_0\,
      I4 => \line3_out_reg[7]_i_2_n_0\,
      I5 => \line3_out_reg[7]_i_3_n_0\,
      O => \^wr_ptr_reg[8]_0\(7)
    );
\line3_out_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => line3_reg_0_255_7_7_n_0,
      I1 => line3_reg_256_511_7_7_n_0,
      I2 => line3_reg_512_767_7_7_n_0,
      I3 => wr_ptr(8),
      I4 => wr_ptr(9),
      I5 => wr_ptr(10),
      O => \line3_out_reg[7]_i_2_n_0\
    );
\line3_out_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => line3_reg_768_1023_7_7_n_0,
      I1 => line3_reg_1024_1279_7_7_n_0,
      I2 => line3_reg_1280_1535_7_7_n_0,
      I3 => wr_ptr(9),
      I4 => wr_ptr(8),
      I5 => wr_ptr(10),
      O => \line3_out_reg[7]_i_3_n_0\
    );
line3_reg_0_127_0_0: unisim.vcomponents.RAM128X1S
     port map (
      A0 => wr_ptr(0),
      A1 => wr_ptr(1),
      A2 => wr_ptr(2),
      A3 => \wr_ptr_reg[3]_rep__3_n_0\,
      A4 => wr_ptr(4),
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      A6 => \wr_ptr_reg[6]_rep__4_n_0\,
      D => \^line2_out\(0),
      O => line3_reg_0_127_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line3_reg_0_127_0_0__0\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => wr_ptr(0),
      A1 => wr_ptr(1),
      A2 => wr_ptr(2),
      A3 => \wr_ptr_reg[3]_rep__3_n_0\,
      A4 => wr_ptr(4),
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      A6 => \wr_ptr_reg[6]_rep__4_n_0\,
      D => \^line2_out\(1),
      O => \line3_reg_0_127_0_0__0_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line3_reg_0_127_0_0__1\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep_n_0\,
      A3 => \wr_ptr_reg[3]_rep__3_n_0\,
      A4 => wr_ptr(4),
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      A6 => \wr_ptr_reg[6]_rep__4_n_0\,
      D => \^line2_out\(2),
      O => \line3_reg_0_127_0_0__1_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line3_reg_0_127_0_0__2\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__1_n_0\,
      A3 => \wr_ptr_reg[3]_rep__0_n_0\,
      A4 => \wr_ptr_reg[4]_rep__3_n_0\,
      A5 => wr_ptr(5),
      A6 => \wr_ptr_reg[6]_rep__4_n_0\,
      D => \^line2_out\(3),
      O => \line3_reg_0_127_0_0__2_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line3_reg_0_127_0_0__3\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__1_n_0\,
      A3 => \wr_ptr_reg[3]_rep__0_n_0\,
      A4 => \wr_ptr_reg[4]_rep__3_n_0\,
      A5 => wr_ptr(5),
      A6 => \wr_ptr_reg[6]_rep__4_n_0\,
      D => \^line2_out\(4),
      O => \line3_reg_0_127_0_0__3_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line3_reg_0_127_0_0__4\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__1_n_0\,
      A3 => \wr_ptr_reg[3]_rep__0_n_0\,
      A4 => \wr_ptr_reg[4]_rep__3_n_0\,
      A5 => wr_ptr(5),
      A6 => \wr_ptr_reg[6]_rep__3_n_0\,
      D => \^line2_out\(5),
      O => \line3_reg_0_127_0_0__4_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line3_reg_0_127_0_0__5\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__2_n_0\,
      A3 => \wr_ptr_reg[3]_rep__0_n_0\,
      A4 => \wr_ptr_reg[4]_rep__3_n_0\,
      A5 => wr_ptr(5),
      A6 => \wr_ptr_reg[6]_rep__3_n_0\,
      D => \^line2_out\(6),
      O => \line3_reg_0_127_0_0__5_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
\line3_reg_0_127_0_0__6\: unisim.vcomponents.RAM128X1S
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => wr_ptr(1),
      A2 => \wr_ptr_reg[2]_rep__2_n_0\,
      A3 => \wr_ptr_reg[3]_rep__0_n_0\,
      A4 => \wr_ptr_reg[4]_rep__3_n_0\,
      A5 => wr_ptr(5),
      A6 => \wr_ptr_reg[6]_rep__3_n_0\,
      D => \^line2_out\(7),
      O => \line3_reg_0_127_0_0__6_n_0\,
      WCLK => aclk,
      WE => line0_reg_0_127_0_0_i_1_n_0
    );
line3_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(0),
      O => line3_reg_0_255_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line3_reg_0_255_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(1),
      O => line3_reg_0_255_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line3_reg_0_255_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line2_out\(2),
      O => line3_reg_0_255_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line3_reg_0_255_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(3),
      O => line3_reg_0_255_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line3_reg_0_255_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(4),
      O => line3_reg_0_255_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line3_reg_0_255_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(5),
      O => line3_reg_0_255_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line3_reg_0_255_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(6),
      O => line3_reg_0_255_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line3_reg_0_255_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line2_out\(7),
      O => line3_reg_0_255_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_0_255_0_0_i_1_n_0
    );
line3_reg_1024_1279_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(0),
      O => line3_reg_1024_1279_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line3_reg_1024_1279_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line2_out\(1),
      O => line3_reg_1024_1279_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line3_reg_1024_1279_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5 downto 4) => wr_ptr(5 downto 4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line2_out\(2),
      O => line3_reg_1024_1279_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line3_reg_1024_1279_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(3),
      O => line3_reg_1024_1279_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line3_reg_1024_1279_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(4),
      O => line3_reg_1024_1279_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line3_reg_1024_1279_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(5),
      O => line3_reg_1024_1279_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line3_reg_1024_1279_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(6),
      O => line3_reg_1024_1279_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line3_reg_1024_1279_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line2_out\(7),
      O => line3_reg_1024_1279_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1024_1279_0_0_i_1_n_0
    );
line3_reg_1280_1535_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(0),
      O => line3_reg_1280_1535_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line3_reg_1280_1535_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line2_out\(1),
      O => line3_reg_1280_1535_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line3_reg_1280_1535_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5 downto 4) => wr_ptr(5 downto 4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line2_out\(2),
      O => line3_reg_1280_1535_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line3_reg_1280_1535_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(3),
      O => line3_reg_1280_1535_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line3_reg_1280_1535_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(4),
      O => line3_reg_1280_1535_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line3_reg_1280_1535_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(5),
      O => line3_reg_1280_1535_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line3_reg_1280_1535_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(6),
      O => line3_reg_1280_1535_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line3_reg_1280_1535_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line2_out\(7),
      O => line3_reg_1280_1535_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1280_1535_0_0_i_1_n_0
    );
line3_reg_1536_1791_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(0),
      O => line3_reg_1536_1791_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line3_reg_1536_1791_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(1),
      O => line3_reg_1536_1791_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line3_reg_1536_1791_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line2_out\(2),
      O => line3_reg_1536_1791_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line3_reg_1536_1791_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(3),
      O => line3_reg_1536_1791_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line3_reg_1536_1791_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(4),
      O => line3_reg_1536_1791_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line3_reg_1536_1791_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(5),
      O => line3_reg_1536_1791_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line3_reg_1536_1791_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line2_out\(6),
      O => line3_reg_1536_1791_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line3_reg_1536_1791_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__4_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line2_out\(7),
      O => line3_reg_1536_1791_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_1536_1791_0_0_i_1_n_0
    );
line3_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(0),
      O => line3_reg_256_511_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line3_reg_256_511_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(1),
      O => line3_reg_256_511_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line3_reg_256_511_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line2_out\(2),
      O => line3_reg_256_511_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line3_reg_256_511_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(3),
      O => line3_reg_256_511_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line3_reg_256_511_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(4),
      O => line3_reg_256_511_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line3_reg_256_511_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(5),
      O => line3_reg_256_511_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line3_reg_256_511_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(6),
      O => line3_reg_256_511_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line3_reg_256_511_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line2_out\(7),
      O => line3_reg_256_511_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_256_511_0_0_i_1_n_0
    );
line3_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(0),
      O => line3_reg_512_767_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line3_reg_512_767_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(1),
      O => line3_reg_512_767_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line3_reg_512_767_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => \wr_ptr_reg[4]_rep_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line2_out\(2),
      O => line3_reg_512_767_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line3_reg_512_767_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(3),
      O => line3_reg_512_767_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line3_reg_512_767_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(4),
      O => line3_reg_512_767_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line3_reg_512_767_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(5),
      O => line3_reg_512_767_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line3_reg_512_767_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(6),
      O => line3_reg_512_767_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line3_reg_512_767_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line2_out\(7),
      O => line3_reg_512_767_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_512_767_0_0_i_1_n_0
    );
line3_reg_768_1023_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__2_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2 downto 0) => wr_ptr(2 downto 0),
      D => \^line2_out\(0),
      O => line3_reg_768_1023_0_0_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line3_reg_768_1023_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => \wr_ptr_reg[5]_rep_n_0\,
      A(4) => wr_ptr(4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line2_out\(1),
      O => line3_reg_768_1023_1_1_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line3_reg_768_1023_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5 downto 4) => wr_ptr(5 downto 4),
      A(3) => \wr_ptr_reg[3]_rep__3_n_0\,
      A(2) => \wr_ptr_reg[2]_rep_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      D => \^line2_out\(2),
      O => line3_reg_768_1023_2_2_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line3_reg_768_1023_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(3),
      O => line3_reg_768_1023_3_3_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line3_reg_768_1023_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__4_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(4),
      O => line3_reg_768_1023_4_4_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line3_reg_768_1023_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(5),
      O => line3_reg_768_1023_5_5_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line3_reg_768_1023_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__1_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      D => \^line2_out\(6),
      O => line3_reg_768_1023_6_6_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line3_reg_768_1023_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7) => \wr_ptr_reg[7]_rep__3_n_0\,
      A(6) => \wr_ptr_reg[6]_rep__3_n_0\,
      A(5) => wr_ptr(5),
      A(4) => \wr_ptr_reg[4]_rep__3_n_0\,
      A(3) => \wr_ptr_reg[3]_rep__0_n_0\,
      A(2) => \wr_ptr_reg[2]_rep__2_n_0\,
      A(1) => wr_ptr(1),
      A(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      D => \^line2_out\(7),
      O => line3_reg_768_1023_7_7_n_0,
      WCLK => aclk,
      WE => line0_reg_768_1023_0_0_i_1_n_0
    );
line4_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => wr_ptr(10 downto 7),
      ADDRARDADDR(9) => \wr_ptr_reg[6]_rep__4_n_0\,
      ADDRARDADDR(8) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRARDADDR(7) => \wr_ptr_reg[4]_rep_n_0\,
      ADDRARDADDR(6) => wr_ptr(3),
      ADDRARDADDR(5) => \wr_ptr_reg[2]_rep__3_n_0\,
      ADDRARDADDR(4) => wr_ptr(1),
      ADDRARDADDR(3) => \wr_ptr_reg[0]_rep_n_0\,
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => aclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \^wr_ptr_reg[8]_0\(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_line4_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 0) => NLW_line4_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_line4_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_line4_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => \^pixel_valid0\,
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => '0',
      WEA(1) => line4_reg_i_1_n_0,
      WEA(0) => line4_reg_i_1_n_0,
      WEBWE(3 downto 0) => B"0000"
    );
line4_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pixel_valid0\,
      I1 => aresetn,
      O => line4_reg_i_1_n_0
    );
\m_axis_tdata[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => m_axis_tready,
      O => \^pixel_valid0\
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_reg[0]_rep__3_n_0\,
      O => \wr_ptr[0]_i_1_n_0\
    );
\wr_ptr[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_reg[0]_rep__3_n_0\,
      O => \wr_ptr[0]_rep_i_1_n_0\
    );
\wr_ptr[0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_reg[0]_rep__3_n_0\,
      O => \wr_ptr[0]_rep_i_1__0_n_0\
    );
\wr_ptr[0]_rep_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_reg[0]_rep__3_n_0\,
      O => \wr_ptr[0]_rep_i_1__1_n_0\
    );
\wr_ptr[0]_rep_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_reg[0]_rep__3_n_0\,
      O => \wr_ptr[0]_rep_i_1__2_n_0\
    );
\wr_ptr[0]_rep_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_reg[0]_rep__3_n_0\,
      O => \wr_ptr[0]_rep_i_1__3_n_0\
    );
\wr_ptr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFF40000000"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      I2 => wr_ptr(8),
      I3 => wr_ptr(9),
      I4 => wr_ptr(7),
      I5 => wr_ptr(10),
      O => \wr_ptr[10]_i_1_n_0\
    );
\wr_ptr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_ptr(4),
      I1 => wr_ptr(2),
      I2 => \wr_ptr_reg[0]_rep__3_n_0\,
      I3 => wr_ptr(1),
      I4 => wr_ptr(3),
      I5 => wr_ptr(5),
      O => \wr_ptr[10]_i_2_n_0\
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6660666666666666"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(0),
      I2 => \wr_ptr[1]_i_2_n_0\,
      I3 => wr_ptr(7),
      I4 => wr_ptr(10),
      I5 => wr_ptr(9),
      O => \wr_ptr[1]_i_1_n_0\
    );
\wr_ptr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => wr_ptr(6),
      I1 => \wr_ptr_reg[5]_rep__3_n_0\,
      I2 => wr_ptr(8),
      I3 => wr_ptr(0),
      I4 => \wr_ptr[1]_i_3_n_0\,
      O => \wr_ptr[1]_i_2_n_0\
    );
\wr_ptr[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \wr_ptr_reg[3]_rep__1_n_0\,
      I1 => \wr_ptr_reg[4]_rep__2_n_0\,
      I2 => wr_ptr(1),
      I3 => \wr_ptr_reg[2]_rep__0_n_0\,
      O => \wr_ptr[1]_i_3_n_0\
    );
\wr_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => \wr_ptr_reg[0]_rep_n_0\,
      I2 => \wr_ptr_reg[2]_rep_n_0\,
      O => \wr_ptr[2]_i_1_n_0\
    );
\wr_ptr[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => \wr_ptr_reg[0]_rep_n_0\,
      I2 => \wr_ptr_reg[2]_rep_n_0\,
      O => \wr_ptr[2]_rep_i_1_n_0\
    );
\wr_ptr[2]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => \wr_ptr_reg[0]_rep__0_n_0\,
      I2 => \wr_ptr_reg[2]_rep_n_0\,
      O => \wr_ptr[2]_rep_i_1__0_n_0\
    );
\wr_ptr[2]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => \wr_ptr_reg[0]_rep__0_n_0\,
      I2 => \wr_ptr_reg[2]_rep_n_0\,
      O => \wr_ptr[2]_rep_i_1__1_n_0\
    );
\wr_ptr[2]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => \wr_ptr_reg[0]_rep__0_n_0\,
      I2 => \wr_ptr_reg[2]_rep_n_0\,
      O => \wr_ptr[2]_rep_i_1__2_n_0\
    );
\wr_ptr[2]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => \wr_ptr_reg[0]_rep_n_0\,
      I2 => \wr_ptr_reg[2]_rep_n_0\,
      O => \wr_ptr[2]_rep_i_1__3_n_0\
    );
\wr_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      I3 => \wr_ptr_reg[3]_rep_n_0\,
      O => \wr_ptr[3]_i_1_n_0\
    );
\wr_ptr[3]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      I3 => \wr_ptr_reg[3]_rep_n_0\,
      O => \wr_ptr[3]_rep_i_1_n_0\
    );
\wr_ptr[3]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wr_ptr_reg[2]_rep__1_n_0\,
      I1 => \wr_ptr_reg[0]_rep__1_n_0\,
      I2 => wr_ptr(1),
      I3 => \wr_ptr_reg[3]_rep_n_0\,
      O => \wr_ptr[3]_rep_i_1__0_n_0\
    );
\wr_ptr[3]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      I3 => \wr_ptr_reg[3]_rep_n_0\,
      O => \wr_ptr[3]_rep_i_1__1_n_0\
    );
\wr_ptr[3]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      I3 => \wr_ptr_reg[3]_rep_n_0\,
      O => \wr_ptr[3]_rep_i_1__2_n_0\
    );
\wr_ptr[3]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      I3 => \wr_ptr_reg[3]_rep_n_0\,
      O => \wr_ptr[3]_rep_i_1__3_n_0\
    );
\wr_ptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_reg[3]_rep__0_n_0\,
      I1 => wr_ptr(1),
      I2 => \wr_ptr_reg[0]_rep__0_n_0\,
      I3 => \wr_ptr_reg[2]_rep__2_n_0\,
      I4 => \wr_ptr_reg[4]_rep__1_n_0\,
      O => \wr_ptr[4]_i_1_n_0\
    );
\wr_ptr[4]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_reg[3]_rep__2_n_0\,
      I1 => wr_ptr(1),
      I2 => \wr_ptr_reg[0]_rep__2_n_0\,
      I3 => \wr_ptr_reg[2]_rep__0_n_0\,
      I4 => \wr_ptr_reg[4]_rep__1_n_0\,
      O => \wr_ptr[4]_rep_i_1_n_0\
    );
\wr_ptr[4]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_reg[3]_rep__2_n_0\,
      I1 => wr_ptr(1),
      I2 => \wr_ptr_reg[0]_rep__2_n_0\,
      I3 => \wr_ptr_reg[2]_rep__0_n_0\,
      I4 => \wr_ptr_reg[4]_rep__1_n_0\,
      O => \wr_ptr[4]_rep_i_1__0_n_0\
    );
\wr_ptr[4]_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_reg[3]_rep__0_n_0\,
      I1 => wr_ptr(1),
      I2 => \wr_ptr_reg[0]_rep__0_n_0\,
      I3 => \wr_ptr_reg[2]_rep__2_n_0\,
      I4 => \wr_ptr_reg[4]_rep__1_n_0\,
      O => \wr_ptr[4]_rep_i_1__1_n_0\
    );
\wr_ptr[4]_rep_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_reg[3]_rep__1_n_0\,
      I1 => wr_ptr(1),
      I2 => \wr_ptr_reg[0]_rep__1_n_0\,
      I3 => \wr_ptr_reg[2]_rep__1_n_0\,
      I4 => \wr_ptr_reg[4]_rep__1_n_0\,
      O => \wr_ptr[4]_rep_i_1__2_n_0\
    );
\wr_ptr[4]_rep_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_reg[3]_rep__0_n_0\,
      I1 => wr_ptr(1),
      I2 => \wr_ptr_reg[0]_rep__0_n_0\,
      I3 => \wr_ptr_reg[2]_rep__2_n_0\,
      I4 => \wr_ptr_reg[4]_rep__1_n_0\,
      O => \wr_ptr[4]_rep_i_1__3_n_0\
    );
\wr_ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wr_ptr_reg[4]_rep__3_n_0\,
      I1 => \wr_ptr_reg[2]_rep__2_n_0\,
      I2 => \wr_ptr_reg[0]_rep__0_n_0\,
      I3 => wr_ptr(1),
      I4 => \wr_ptr_reg[3]_rep__0_n_0\,
      I5 => wr_ptr(5),
      O => \wr_ptr[5]_i_1_n_0\
    );
\wr_ptr[5]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_ptr(4),
      I1 => wr_ptr(2),
      I2 => wr_ptr(0),
      I3 => wr_ptr(1),
      I4 => \wr_ptr_reg[3]_rep__3_n_0\,
      I5 => wr_ptr(5),
      O => \wr_ptr[5]_rep_i_1_n_0\
    );
\wr_ptr[5]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wr_ptr_reg[4]_rep_n_0\,
      I1 => wr_ptr(2),
      I2 => wr_ptr(0),
      I3 => wr_ptr(1),
      I4 => wr_ptr(3),
      I5 => wr_ptr(5),
      O => \wr_ptr[5]_rep_i_1__0_n_0\
    );
\wr_ptr[5]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wr_ptr_reg[4]_rep_n_0\,
      I1 => wr_ptr(2),
      I2 => wr_ptr(0),
      I3 => wr_ptr(1),
      I4 => wr_ptr(3),
      I5 => wr_ptr(5),
      O => \wr_ptr[5]_rep_i_1__1_n_0\
    );
\wr_ptr[5]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wr_ptr_reg[4]_rep_n_0\,
      I1 => \wr_ptr_reg[2]_rep__3_n_0\,
      I2 => \wr_ptr_reg[0]_rep_n_0\,
      I3 => wr_ptr(1),
      I4 => wr_ptr(3),
      I5 => wr_ptr(5),
      O => \wr_ptr[5]_rep_i_1__2_n_0\
    );
\wr_ptr[5]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wr_ptr_reg[4]_rep__2_n_0\,
      I1 => \wr_ptr_reg[2]_rep__0_n_0\,
      I2 => \wr_ptr_reg[0]_rep__2_n_0\,
      I3 => wr_ptr(1),
      I4 => \wr_ptr_reg[3]_rep__1_n_0\,
      I5 => wr_ptr(5),
      O => \wr_ptr[5]_rep_i_1__3_n_0\
    );
\wr_ptr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      O => \wr_ptr[6]_i_1_n_0\
    );
\wr_ptr[6]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      O => \wr_ptr[6]_rep_i_1_n_0\
    );
\wr_ptr[6]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      O => \wr_ptr[6]_rep_i_1__0_n_0\
    );
\wr_ptr[6]_rep_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      O => \wr_ptr[6]_rep_i_1__1_n_0\
    );
\wr_ptr[6]_rep_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      O => \wr_ptr[6]_rep_i_1__2_n_0\
    );
\wr_ptr[6]_rep_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      O => \wr_ptr[6]_rep_i_1__3_n_0\
    );
\wr_ptr[6]_rep_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      O => \wr_ptr[6]_rep_i_1__4_n_0\
    );
\wr_ptr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB04444444"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      I2 => wr_ptr(8),
      I3 => wr_ptr(9),
      I4 => wr_ptr(10),
      I5 => wr_ptr(7),
      O => \wr_ptr[7]_i_1_n_0\
    );
\wr_ptr[7]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB04444444"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      I2 => wr_ptr(8),
      I3 => wr_ptr(9),
      I4 => wr_ptr(10),
      I5 => wr_ptr(7),
      O => \wr_ptr[7]_rep_i_1_n_0\
    );
\wr_ptr[7]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB04444444"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      I2 => wr_ptr(8),
      I3 => wr_ptr(9),
      I4 => wr_ptr(10),
      I5 => wr_ptr(7),
      O => \wr_ptr[7]_rep_i_1__0_n_0\
    );
\wr_ptr[7]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB04444444"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      I2 => wr_ptr(8),
      I3 => wr_ptr(9),
      I4 => wr_ptr(10),
      I5 => wr_ptr(7),
      O => \wr_ptr[7]_rep_i_1__1_n_0\
    );
\wr_ptr[7]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB04444444"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      I2 => wr_ptr(8),
      I3 => wr_ptr(9),
      I4 => wr_ptr(10),
      I5 => wr_ptr(7),
      O => \wr_ptr[7]_rep_i_1__2_n_0\
    );
\wr_ptr[7]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB04444444"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      I2 => wr_ptr(8),
      I3 => wr_ptr(9),
      I4 => wr_ptr(10),
      I5 => wr_ptr(7),
      O => \wr_ptr[7]_rep_i_1__3_n_0\
    );
\wr_ptr[7]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB04444444"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      I2 => wr_ptr(8),
      I3 => wr_ptr(9),
      I4 => wr_ptr(10),
      I5 => wr_ptr(7),
      O => \wr_ptr[7]_rep_i_1__4_n_0\
    );
\wr_ptr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBFBF40404040"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      I2 => wr_ptr(7),
      I3 => wr_ptr(10),
      I4 => wr_ptr(9),
      I5 => wr_ptr(8),
      O => \wr_ptr[8]_i_1_n_0\
    );
\wr_ptr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBF4400FFFF0000"
    )
        port map (
      I0 => \wr_ptr[10]_i_2_n_0\,
      I1 => wr_ptr(6),
      I2 => wr_ptr(10),
      I3 => wr_ptr(7),
      I4 => wr_ptr(9),
      I5 => wr_ptr(8),
      O => \wr_ptr[9]_i_1_n_0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[0]_i_1_n_0\,
      Q => wr_ptr(0),
      R => SR(0)
    );
\wr_ptr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[0]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[0]_rep_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[0]_rep_i_1__0_n_0\,
      Q => \wr_ptr_reg[0]_rep__0_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[0]_rep_i_1__1_n_0\,
      Q => \wr_ptr_reg[0]_rep__1_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[0]_rep_i_1__2_n_0\,
      Q => \wr_ptr_reg[0]_rep__2_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[0]_rep_i_1__3_n_0\,
      Q => \wr_ptr_reg[0]_rep__3_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[10]_i_1_n_0\,
      Q => wr_ptr(10),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[1]_i_1_n_0\,
      Q => wr_ptr(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[2]_i_1_n_0\,
      Q => wr_ptr(2),
      R => SR(0)
    );
\wr_ptr_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[2]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[2]_rep_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[2]_rep_i_1__0_n_0\,
      Q => \wr_ptr_reg[2]_rep__0_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[2]_rep_i_1__1_n_0\,
      Q => \wr_ptr_reg[2]_rep__1_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[2]_rep_i_1__2_n_0\,
      Q => \wr_ptr_reg[2]_rep__2_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[2]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[2]_rep_i_1__3_n_0\,
      Q => \wr_ptr_reg[2]_rep__3_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[3]_i_1_n_0\,
      Q => wr_ptr(3),
      R => SR(0)
    );
\wr_ptr_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[3]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[3]_rep_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[3]_rep_i_1__0_n_0\,
      Q => \wr_ptr_reg[3]_rep__0_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[3]_rep_i_1__1_n_0\,
      Q => \wr_ptr_reg[3]_rep__1_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[3]_rep_i_1__2_n_0\,
      Q => \wr_ptr_reg[3]_rep__2_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[3]_rep_i_1__3_n_0\,
      Q => \wr_ptr_reg[3]_rep__3_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[4]_i_1_n_0\,
      Q => wr_ptr(4),
      R => SR(0)
    );
\wr_ptr_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[4]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[4]_rep_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[4]_rep_i_1__0_n_0\,
      Q => \wr_ptr_reg[4]_rep__0_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[4]_rep_i_1__1_n_0\,
      Q => \wr_ptr_reg[4]_rep__1_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[4]_rep_i_1__2_n_0\,
      Q => \wr_ptr_reg[4]_rep__2_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[4]_rep_i_1__3_n_0\,
      Q => \wr_ptr_reg[4]_rep__3_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[5]_i_1_n_0\,
      Q => wr_ptr(5),
      R => SR(0)
    );
\wr_ptr_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[5]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[5]_rep_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[5]_rep_i_1__0_n_0\,
      Q => \wr_ptr_reg[5]_rep__0_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[5]_rep_i_1__1_n_0\,
      Q => \wr_ptr_reg[5]_rep__1_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[5]_rep_i_1__2_n_0\,
      Q => \wr_ptr_reg[5]_rep__2_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[5]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[5]_rep_i_1__3_n_0\,
      Q => \wr_ptr_reg[5]_rep__3_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[6]_i_1_n_0\,
      Q => wr_ptr(6),
      R => SR(0)
    );
\wr_ptr_reg[6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[6]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[6]_rep_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[6]_rep_i_1__0_n_0\,
      Q => \wr_ptr_reg[6]_rep__0_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[6]_rep_i_1__1_n_0\,
      Q => \wr_ptr_reg[6]_rep__1_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[6]_rep_i_1__2_n_0\,
      Q => \wr_ptr_reg[6]_rep__2_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[6]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[6]_rep_i_1__3_n_0\,
      Q => \wr_ptr_reg[6]_rep__3_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[6]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[6]_rep_i_1__4_n_0\,
      Q => \wr_ptr_reg[6]_rep__4_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[7]_i_1_n_0\,
      Q => wr_ptr(7),
      R => SR(0)
    );
\wr_ptr_reg[7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[7]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[7]_rep_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[7]_rep_i_1__0_n_0\,
      Q => \wr_ptr_reg[7]_rep__0_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[7]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[7]_rep_i_1__1_n_0\,
      Q => \wr_ptr_reg[7]_rep__1_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[7]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[7]_rep_i_1__2_n_0\,
      Q => \wr_ptr_reg[7]_rep__2_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[7]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[7]_rep_i_1__3_n_0\,
      Q => \wr_ptr_reg[7]_rep__3_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[7]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[7]_rep_i_1__4_n_0\,
      Q => \wr_ptr_reg[7]_rep__4_n_0\,
      R => SR(0)
    );
\wr_ptr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[8]_i_1_n_0\,
      Q => wr_ptr(8),
      R => SR(0)
    );
\wr_ptr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^pixel_valid0\,
      D => \wr_ptr[9]_i_1_n_0\,
      Q => wr_ptr(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min25_pipeline is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \stage1_reg[11][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[11][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[10][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[10][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[9][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[9][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[8][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[8][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[7][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[7][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[6][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[6][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[5][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[5][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[4][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[4][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[3][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[3][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[2][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage1_reg[0][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min25_pipeline;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min25_pipeline is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal min_out5 : STD_LOGIC;
  signal min_out5_carry_i_1_n_0 : STD_LOGIC;
  signal min_out5_carry_i_2_n_0 : STD_LOGIC;
  signal min_out5_carry_i_3_n_0 : STD_LOGIC;
  signal min_out5_carry_i_4_n_0 : STD_LOGIC;
  signal min_out5_carry_i_5_n_0 : STD_LOGIC;
  signal min_out5_carry_i_6_n_0 : STD_LOGIC;
  signal min_out5_carry_i_7_n_0 : STD_LOGIC;
  signal min_out5_carry_i_8_n_0 : STD_LOGIC;
  signal min_out5_carry_n_0 : STD_LOGIC;
  signal min_out5_carry_n_1 : STD_LOGIC;
  signal min_out5_carry_n_2 : STD_LOGIC;
  signal min_out5_carry_n_3 : STD_LOGIC;
  signal \min_out5_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \min_out5_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \min_out5_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out_carry_i_1_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_2_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_3_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_4_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_5_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_6_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_7_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_8_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__10/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__11/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__11/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__11/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__12/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__13/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__13/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__13/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__14/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__14/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__14/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__14/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__15/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__15/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__15/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__16/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__16/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__16/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__17/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__17/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__17/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__17/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__18/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__18/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__18/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__19/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__19/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__19/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__20/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__20/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__20/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__20/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__21/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__21/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__21/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__6/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__6/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__6/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__7/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__7/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__7/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__8/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__8/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__8/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__9/i__carry_n_3\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \stage1[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[10][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[10][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[10][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[10][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[10][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[10][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[10][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[10][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[11][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[11][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[11][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[11][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[11][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[11][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[11][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[11][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[7][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[7][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[7][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[7][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[8][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[8][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[8][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[8][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[8][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[8][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[8][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[8][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[9][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[9][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[9][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[9][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[9][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[9][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[9][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[9][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1_reg[0]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[10]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[11]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[12]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[1]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[2]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[3]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[4]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[5]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[6]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[7]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[8]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage1_reg[9]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage2[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage2_reg[0]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage2_reg[1]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage2_reg[2]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage2_reg[3]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage2_reg[4]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage2_reg[5]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage2_reg[6]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage3[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage3[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage3_reg[0]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage3_reg[1]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage3_reg[2]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage3_reg[3]_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_min_out5_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_min_out5_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_0_out_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__10/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__11/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__12/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__13/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__14/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__15/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__16/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__17/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__18/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__19/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__20/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__21/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__4/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__5/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__6/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__7/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__8/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__9/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dark_pixel_reg[0]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \dark_pixel_reg[2]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dark_pixel_reg[4]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dark_pixel_reg[6]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i__carry_i_10\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i__carry_i_11\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \i__carry_i_12\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i__carry_i_9\ : label is "soft_lutpair31";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of min_out5_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \min_out5_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of p_0_out_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__10/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__11/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__12/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__13/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__14/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__15/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__16/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__17/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__18/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__19/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__20/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__21/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__3/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__4/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__5/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__6/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__7/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__8/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__9/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \stage1[0][0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \stage1[0][1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \stage1[0][2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \stage1[0][3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \stage1[0][4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \stage1[0][5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \stage1[0][6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \stage1[0][7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \stage1[10][0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \stage1[10][1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \stage1[10][2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \stage1[10][3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \stage1[10][4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \stage1[10][5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \stage1[10][6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \stage1[10][7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \stage1[11][0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \stage1[11][1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \stage1[11][2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \stage1[11][3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \stage1[11][4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \stage1[11][5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \stage1[11][6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \stage1[11][7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \stage1[1][0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \stage1[1][1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \stage1[1][2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \stage1[1][3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \stage1[1][4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \stage1[1][5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \stage1[1][6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \stage1[1][7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \stage1[2][0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \stage1[2][1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \stage1[2][2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \stage1[2][3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \stage1[2][4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \stage1[2][5]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \stage1[2][6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \stage1[2][7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \stage1[3][0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \stage1[3][1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \stage1[3][2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \stage1[3][3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \stage1[3][4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \stage1[3][5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \stage1[3][6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \stage1[3][7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \stage1[4][0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \stage1[4][1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \stage1[4][2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \stage1[4][3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \stage1[4][4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \stage1[4][5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \stage1[4][6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \stage1[4][7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \stage1[5][0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \stage1[5][1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \stage1[5][2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \stage1[5][3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \stage1[5][4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \stage1[5][5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \stage1[5][6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \stage1[5][7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \stage1[6][0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \stage1[6][1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \stage1[6][2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \stage1[6][3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \stage1[6][4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \stage1[6][5]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \stage1[6][6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \stage1[6][7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \stage1[7][0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \stage1[7][1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \stage1[7][2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \stage1[7][3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \stage1[7][4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \stage1[7][5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \stage1[7][6]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \stage1[7][7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \stage1[8][0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \stage1[8][1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \stage1[8][2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \stage1[8][3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \stage1[8][4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \stage1[8][5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \stage1[8][6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \stage1[8][7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \stage1[9][0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \stage1[9][1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \stage1[9][2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \stage1[9][3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \stage1[9][4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \stage1[9][5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \stage1[9][6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \stage1[9][7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \stage2[0][0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \stage2[0][1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \stage2[0][2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \stage2[0][3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \stage2[0][4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \stage2[0][5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \stage2[0][6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \stage2[0][7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \stage2[1][0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \stage2[1][1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \stage2[1][2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \stage2[1][3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \stage2[1][4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \stage2[1][5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \stage2[1][6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \stage2[1][7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \stage2[2][0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \stage2[2][1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \stage2[2][2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \stage2[2][3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \stage2[2][4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \stage2[2][5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \stage2[2][6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \stage2[2][7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \stage2[3][0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \stage2[3][1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \stage2[3][2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \stage2[3][3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \stage2[3][4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \stage2[3][5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \stage2[3][6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \stage2[3][7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \stage2[4][0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \stage2[4][1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \stage2[4][2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \stage2[4][3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \stage2[4][4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \stage2[4][5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \stage2[4][6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \stage2[4][7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \stage2[5][0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \stage2[5][1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \stage2[5][2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \stage2[5][3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \stage2[5][4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \stage2[5][5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \stage2[5][6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \stage2[5][7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \stage3[0][0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \stage3[0][1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \stage3[0][2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \stage3[0][3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \stage3[0][4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \stage3[0][5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \stage3[0][6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \stage3[0][7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \stage3[1][0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \stage3[1][1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \stage3[1][2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \stage3[1][3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \stage3[1][4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \stage3[1][5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \stage3[1][6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \stage3[1][7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \stage3[2][0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \stage3[2][1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \stage3[2][2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \stage3[2][3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \stage3[2][4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \stage3[2][5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \stage3[2][6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \stage3[2][7]_i_1\ : label is "soft_lutpair27";
begin
  SR(0) <= \^sr\(0);
\dark_pixel_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \stage3_reg[0]_23\(0),
      I1 => p_1_in,
      I2 => min_out5,
      I3 => \stage3_reg[1]_16\(0),
      I4 => p_0_in,
      I5 => tmp1(0),
      O => D(0)
    );
\dark_pixel_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage3_reg[2]_9\(0),
      I1 => \stage3_reg[3]_2\(0),
      I2 => min_out5_carry_n_0,
      O => tmp1(0)
    );
\dark_pixel_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \stage3_reg[0]_23\(1),
      I1 => p_1_in,
      I2 => min_out5,
      I3 => \stage3_reg[1]_16\(1),
      I4 => p_0_in,
      I5 => tmp1(1),
      O => D(1)
    );
\dark_pixel_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \stage3_reg[0]_23\(2),
      I1 => p_1_in,
      I2 => min_out5,
      I3 => \stage3_reg[1]_16\(2),
      I4 => p_0_in,
      I5 => tmp1(2),
      O => D(2)
    );
\dark_pixel_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage3_reg[2]_9\(2),
      I1 => \stage3_reg[3]_2\(2),
      I2 => min_out5_carry_n_0,
      O => tmp1(2)
    );
\dark_pixel_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \stage3_reg[0]_23\(3),
      I1 => p_1_in,
      I2 => min_out5,
      I3 => \stage3_reg[1]_16\(3),
      I4 => p_0_in,
      I5 => tmp1(3),
      O => D(3)
    );
\dark_pixel_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \stage3_reg[0]_23\(4),
      I1 => p_1_in,
      I2 => min_out5,
      I3 => \stage3_reg[1]_16\(4),
      I4 => p_0_in,
      I5 => tmp1(4),
      O => D(4)
    );
\dark_pixel_reg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage3_reg[2]_9\(4),
      I1 => \stage3_reg[3]_2\(4),
      I2 => min_out5_carry_n_0,
      O => tmp1(4)
    );
\dark_pixel_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \stage3_reg[0]_23\(5),
      I1 => p_1_in,
      I2 => min_out5,
      I3 => \stage3_reg[1]_16\(5),
      I4 => p_0_in,
      I5 => tmp1(5),
      O => D(5)
    );
\dark_pixel_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \stage3_reg[0]_23\(6),
      I1 => p_1_in,
      I2 => min_out5,
      I3 => \stage3_reg[1]_16\(6),
      I4 => p_0_in,
      I5 => tmp1(6),
      O => D(6)
    );
\dark_pixel_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage3_reg[2]_9\(6),
      I1 => \stage3_reg[3]_2\(6),
      I2 => min_out5_carry_n_0,
      O => tmp1(6)
    );
\dark_pixel_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \stage3_reg[0]_23\(7),
      I1 => p_1_in,
      I2 => min_out5,
      I3 => \stage3_reg[1]_16\(7),
      I4 => p_0_in,
      I5 => tmp1(7),
      O => D(7)
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[10][7]_1\(6),
      I1 => \stage1_reg[10][7]_0\(6),
      I2 => \stage1_reg[10][7]_0\(7),
      I3 => \stage1_reg[10][7]_1\(7),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage3_reg[2]_9\(5),
      I1 => \stage3_reg[3]_2\(5),
      I2 => min_out5_carry_n_0,
      O => tmp1(5)
    );
\i__carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage3_reg[2]_9\(3),
      I1 => \stage3_reg[3]_2\(3),
      I2 => min_out5_carry_n_0,
      O => tmp1(3)
    );
\i__carry_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage3_reg[2]_9\(1),
      I1 => \stage3_reg[3]_2\(1),
      I2 => min_out5_carry_n_0,
      O => tmp1(1)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[11]_3\(6),
      I1 => \stage1_reg[10]_4\(6),
      I2 => \stage1_reg[10]_4\(7),
      I3 => \stage1_reg[11]_3\(7),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[9][7]_1\(6),
      I1 => \stage1_reg[9][7]_0\(6),
      I2 => \stage1_reg[9][7]_0\(7),
      I3 => \stage1_reg[9][7]_1\(7),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[7]_10\(6),
      I1 => \stage1_reg[6]_11\(6),
      I2 => \stage1_reg[6]_11\(7),
      I3 => \stage1_reg[7]_10\(7),
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[5][7]_1\(6),
      I1 => \stage1_reg[5][7]_0\(6),
      I2 => \stage1_reg[5][7]_0\(7),
      I3 => \stage1_reg[5][7]_1\(7),
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[4][7]_1\(6),
      I1 => \stage1_reg[4][7]_0\(6),
      I2 => \stage1_reg[4][7]_0\(7),
      I3 => \stage1_reg[4][7]_1\(7),
      O => \i__carry_i_1__12_n_0\
    );
\i__carry_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[5]_13\(6),
      I1 => \stage1_reg[4]_14\(6),
      I2 => \stage1_reg[4]_14\(7),
      I3 => \stage1_reg[5]_13\(7),
      O => \i__carry_i_1__13_n_0\
    );
\i__carry_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[3]_12\(6),
      I1 => \stage2_reg[2]_15\(6),
      I2 => \stage2_reg[2]_15\(7),
      I3 => \stage2_reg[3]_12\(7),
      O => \i__carry_i_1__14_n_0\
    );
\i__carry_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[3][7]_1\(6),
      I1 => \stage1_reg[3][7]_0\(6),
      I2 => \stage1_reg[3][7]_0\(7),
      I3 => \stage1_reg[3][7]_1\(7),
      O => \i__carry_i_1__15_n_0\
    );
\i__carry_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[2][7]_1\(6),
      I1 => \stage1_reg[2][7]_0\(6),
      I2 => \stage1_reg[2][7]_0\(7),
      I3 => \stage1_reg[2][7]_1\(7),
      O => \i__carry_i_1__16_n_0\
    );
\i__carry_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[3]_17\(6),
      I1 => \stage1_reg[2]_18\(6),
      I2 => \stage1_reg[2]_18\(7),
      I3 => \stage1_reg[3]_17\(7),
      O => \i__carry_i_1__17_n_0\
    );
\i__carry_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[1][7]_1\(6),
      I1 => \stage1_reg[1][7]_0\(6),
      I2 => \stage1_reg[1][7]_0\(7),
      I3 => \stage1_reg[1][7]_1\(7),
      O => \i__carry_i_1__18_n_0\
    );
\i__carry_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[0][7]_1\(6),
      I1 => \stage1_reg[0][7]_0\(6),
      I2 => \stage1_reg[0][7]_0\(7),
      I3 => \stage1_reg[0][7]_1\(7),
      O => \i__carry_i_1__19_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[8][7]_1\(6),
      I1 => \stage1_reg[8][7]_0\(6),
      I2 => \stage1_reg[8][7]_0\(7),
      I3 => \stage1_reg[8][7]_1\(7),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[1]_20\(6),
      I1 => \stage1_reg[0]_21\(6),
      I2 => \stage1_reg[0]_21\(7),
      I3 => \stage1_reg[1]_20\(7),
      O => \i__carry_i_1__20_n_0\
    );
\i__carry_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[1]_19\(6),
      I1 => \stage2_reg[0]_22\(6),
      I2 => \stage2_reg[0]_22\(7),
      I3 => \stage2_reg[1]_19\(7),
      O => \i__carry_i_1__21_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[9]_6\(6),
      I1 => \stage1_reg[8]_7\(6),
      I2 => \stage1_reg[8]_7\(7),
      I3 => \stage1_reg[9]_6\(7),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[5]_5\(6),
      I1 => \stage2_reg[4]_8\(6),
      I2 => \stage2_reg[4]_8\(7),
      I3 => \stage2_reg[5]_5\(7),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => min_out5_carry_n_0,
      I1 => \stage3_reg[3]_2\(6),
      I2 => \stage3_reg[2]_9\(6),
      I3 => \stage3_reg[1]_16\(6),
      I4 => \stage3_reg[1]_16\(7),
      I5 => tmp1(7),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => min_out5_carry_n_0,
      I1 => \stage3_reg[3]_2\(6),
      I2 => \stage3_reg[2]_9\(6),
      I3 => \stage3_reg[0]_23\(6),
      I4 => \stage3_reg[0]_23\(7),
      I5 => tmp1(7),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage3_reg[1]_16\(6),
      I1 => \stage3_reg[0]_23\(6),
      I2 => \stage3_reg[0]_23\(7),
      I3 => \stage3_reg[1]_16\(7),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[7][7]_1\(6),
      I1 => \stage1_reg[7][7]_0\(6),
      I2 => \stage1_reg[7][7]_0\(7),
      I3 => \stage1_reg[7][7]_1\(7),
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[6][7]_1\(6),
      I1 => \stage1_reg[6][7]_0\(6),
      I2 => \stage1_reg[6][7]_0\(7),
      I3 => \stage1_reg[6][7]_1\(7),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[10][7]_1\(4),
      I1 => \stage1_reg[10][7]_0\(4),
      I2 => \stage1_reg[10][7]_0\(5),
      I3 => \stage1_reg[10][7]_1\(5),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[11]_3\(4),
      I1 => \stage1_reg[10]_4\(4),
      I2 => \stage1_reg[10]_4\(5),
      I3 => \stage1_reg[11]_3\(5),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[9][7]_1\(4),
      I1 => \stage1_reg[9][7]_0\(4),
      I2 => \stage1_reg[9][7]_0\(5),
      I3 => \stage1_reg[9][7]_1\(5),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[7]_10\(4),
      I1 => \stage1_reg[6]_11\(4),
      I2 => \stage1_reg[6]_11\(5),
      I3 => \stage1_reg[7]_10\(5),
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[5][7]_1\(4),
      I1 => \stage1_reg[5][7]_0\(4),
      I2 => \stage1_reg[5][7]_0\(5),
      I3 => \stage1_reg[5][7]_1\(5),
      O => \i__carry_i_2__11_n_0\
    );
\i__carry_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[4][7]_1\(4),
      I1 => \stage1_reg[4][7]_0\(4),
      I2 => \stage1_reg[4][7]_0\(5),
      I3 => \stage1_reg[4][7]_1\(5),
      O => \i__carry_i_2__12_n_0\
    );
\i__carry_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[5]_13\(4),
      I1 => \stage1_reg[4]_14\(4),
      I2 => \stage1_reg[4]_14\(5),
      I3 => \stage1_reg[5]_13\(5),
      O => \i__carry_i_2__13_n_0\
    );
\i__carry_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[3]_12\(4),
      I1 => \stage2_reg[2]_15\(4),
      I2 => \stage2_reg[2]_15\(5),
      I3 => \stage2_reg[3]_12\(5),
      O => \i__carry_i_2__14_n_0\
    );
\i__carry_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[3][7]_1\(4),
      I1 => \stage1_reg[3][7]_0\(4),
      I2 => \stage1_reg[3][7]_0\(5),
      I3 => \stage1_reg[3][7]_1\(5),
      O => \i__carry_i_2__15_n_0\
    );
\i__carry_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[2][7]_1\(4),
      I1 => \stage1_reg[2][7]_0\(4),
      I2 => \stage1_reg[2][7]_0\(5),
      I3 => \stage1_reg[2][7]_1\(5),
      O => \i__carry_i_2__16_n_0\
    );
\i__carry_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[3]_17\(4),
      I1 => \stage1_reg[2]_18\(4),
      I2 => \stage1_reg[2]_18\(5),
      I3 => \stage1_reg[3]_17\(5),
      O => \i__carry_i_2__17_n_0\
    );
\i__carry_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[1][7]_1\(4),
      I1 => \stage1_reg[1][7]_0\(4),
      I2 => \stage1_reg[1][7]_0\(5),
      I3 => \stage1_reg[1][7]_1\(5),
      O => \i__carry_i_2__18_n_0\
    );
\i__carry_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[0][7]_1\(4),
      I1 => \stage1_reg[0][7]_0\(4),
      I2 => \stage1_reg[0][7]_0\(5),
      I3 => \stage1_reg[0][7]_1\(5),
      O => \i__carry_i_2__19_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[8][7]_1\(4),
      I1 => \stage1_reg[8][7]_0\(4),
      I2 => \stage1_reg[8][7]_0\(5),
      I3 => \stage1_reg[8][7]_1\(5),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[1]_20\(4),
      I1 => \stage1_reg[0]_21\(4),
      I2 => \stage1_reg[0]_21\(5),
      I3 => \stage1_reg[1]_20\(5),
      O => \i__carry_i_2__20_n_0\
    );
\i__carry_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[1]_19\(4),
      I1 => \stage2_reg[0]_22\(4),
      I2 => \stage2_reg[0]_22\(5),
      I3 => \stage2_reg[1]_19\(5),
      O => \i__carry_i_2__21_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[9]_6\(4),
      I1 => \stage1_reg[8]_7\(4),
      I2 => \stage1_reg[8]_7\(5),
      I3 => \stage1_reg[9]_6\(5),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[5]_5\(4),
      I1 => \stage2_reg[4]_8\(4),
      I2 => \stage2_reg[4]_8\(5),
      I3 => \stage2_reg[5]_5\(5),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => min_out5_carry_n_0,
      I1 => \stage3_reg[3]_2\(4),
      I2 => \stage3_reg[2]_9\(4),
      I3 => \stage3_reg[1]_16\(4),
      I4 => \stage3_reg[1]_16\(5),
      I5 => tmp1(5),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => min_out5_carry_n_0,
      I1 => \stage3_reg[3]_2\(4),
      I2 => \stage3_reg[2]_9\(4),
      I3 => \stage3_reg[0]_23\(4),
      I4 => \stage3_reg[0]_23\(5),
      I5 => tmp1(5),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage3_reg[1]_16\(4),
      I1 => \stage3_reg[0]_23\(4),
      I2 => \stage3_reg[0]_23\(5),
      I3 => \stage3_reg[1]_16\(5),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[7][7]_1\(4),
      I1 => \stage1_reg[7][7]_0\(4),
      I2 => \stage1_reg[7][7]_0\(5),
      I3 => \stage1_reg[7][7]_1\(5),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[6][7]_1\(4),
      I1 => \stage1_reg[6][7]_0\(4),
      I2 => \stage1_reg[6][7]_0\(5),
      I3 => \stage1_reg[6][7]_1\(5),
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[10][7]_1\(2),
      I1 => \stage1_reg[10][7]_0\(2),
      I2 => \stage1_reg[10][7]_0\(3),
      I3 => \stage1_reg[10][7]_1\(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[11]_3\(2),
      I1 => \stage1_reg[10]_4\(2),
      I2 => \stage1_reg[10]_4\(3),
      I3 => \stage1_reg[11]_3\(3),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[9][7]_1\(2),
      I1 => \stage1_reg[9][7]_0\(2),
      I2 => \stage1_reg[9][7]_0\(3),
      I3 => \stage1_reg[9][7]_1\(3),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[7]_10\(2),
      I1 => \stage1_reg[6]_11\(2),
      I2 => \stage1_reg[6]_11\(3),
      I3 => \stage1_reg[7]_10\(3),
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[5][7]_1\(2),
      I1 => \stage1_reg[5][7]_0\(2),
      I2 => \stage1_reg[5][7]_0\(3),
      I3 => \stage1_reg[5][7]_1\(3),
      O => \i__carry_i_3__11_n_0\
    );
\i__carry_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[4][7]_1\(2),
      I1 => \stage1_reg[4][7]_0\(2),
      I2 => \stage1_reg[4][7]_0\(3),
      I3 => \stage1_reg[4][7]_1\(3),
      O => \i__carry_i_3__12_n_0\
    );
\i__carry_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[5]_13\(2),
      I1 => \stage1_reg[4]_14\(2),
      I2 => \stage1_reg[4]_14\(3),
      I3 => \stage1_reg[5]_13\(3),
      O => \i__carry_i_3__13_n_0\
    );
\i__carry_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[3]_12\(2),
      I1 => \stage2_reg[2]_15\(2),
      I2 => \stage2_reg[2]_15\(3),
      I3 => \stage2_reg[3]_12\(3),
      O => \i__carry_i_3__14_n_0\
    );
\i__carry_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[3][7]_1\(2),
      I1 => \stage1_reg[3][7]_0\(2),
      I2 => \stage1_reg[3][7]_0\(3),
      I3 => \stage1_reg[3][7]_1\(3),
      O => \i__carry_i_3__15_n_0\
    );
\i__carry_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[2][7]_1\(2),
      I1 => \stage1_reg[2][7]_0\(2),
      I2 => \stage1_reg[2][7]_0\(3),
      I3 => \stage1_reg[2][7]_1\(3),
      O => \i__carry_i_3__16_n_0\
    );
\i__carry_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[3]_17\(2),
      I1 => \stage1_reg[2]_18\(2),
      I2 => \stage1_reg[2]_18\(3),
      I3 => \stage1_reg[3]_17\(3),
      O => \i__carry_i_3__17_n_0\
    );
\i__carry_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[1][7]_1\(2),
      I1 => \stage1_reg[1][7]_0\(2),
      I2 => \stage1_reg[1][7]_0\(3),
      I3 => \stage1_reg[1][7]_1\(3),
      O => \i__carry_i_3__18_n_0\
    );
\i__carry_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[0][7]_1\(2),
      I1 => \stage1_reg[0][7]_0\(2),
      I2 => \stage1_reg[0][7]_0\(3),
      I3 => \stage1_reg[0][7]_1\(3),
      O => \i__carry_i_3__19_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[8][7]_1\(2),
      I1 => \stage1_reg[8][7]_0\(2),
      I2 => \stage1_reg[8][7]_0\(3),
      I3 => \stage1_reg[8][7]_1\(3),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[1]_20\(2),
      I1 => \stage1_reg[0]_21\(2),
      I2 => \stage1_reg[0]_21\(3),
      I3 => \stage1_reg[1]_20\(3),
      O => \i__carry_i_3__20_n_0\
    );
\i__carry_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[1]_19\(2),
      I1 => \stage2_reg[0]_22\(2),
      I2 => \stage2_reg[0]_22\(3),
      I3 => \stage2_reg[1]_19\(3),
      O => \i__carry_i_3__21_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[9]_6\(2),
      I1 => \stage1_reg[8]_7\(2),
      I2 => \stage1_reg[8]_7\(3),
      I3 => \stage1_reg[9]_6\(3),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[5]_5\(2),
      I1 => \stage2_reg[4]_8\(2),
      I2 => \stage2_reg[4]_8\(3),
      I3 => \stage2_reg[5]_5\(3),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => min_out5_carry_n_0,
      I1 => \stage3_reg[3]_2\(2),
      I2 => \stage3_reg[2]_9\(2),
      I3 => \stage3_reg[1]_16\(2),
      I4 => \stage3_reg[1]_16\(3),
      I5 => tmp1(3),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => min_out5_carry_n_0,
      I1 => \stage3_reg[3]_2\(2),
      I2 => \stage3_reg[2]_9\(2),
      I3 => \stage3_reg[0]_23\(2),
      I4 => \stage3_reg[0]_23\(3),
      I5 => tmp1(3),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage3_reg[1]_16\(2),
      I1 => \stage3_reg[0]_23\(2),
      I2 => \stage3_reg[0]_23\(3),
      I3 => \stage3_reg[1]_16\(3),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[7][7]_1\(2),
      I1 => \stage1_reg[7][7]_0\(2),
      I2 => \stage1_reg[7][7]_0\(3),
      I3 => \stage1_reg[7][7]_1\(3),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[6][7]_1\(2),
      I1 => \stage1_reg[6][7]_0\(2),
      I2 => \stage1_reg[6][7]_0\(3),
      I3 => \stage1_reg[6][7]_1\(3),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[10][7]_1\(0),
      I1 => \stage1_reg[10][7]_0\(0),
      I2 => \stage1_reg[10][7]_0\(1),
      I3 => \stage1_reg[10][7]_1\(1),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[11]_3\(0),
      I1 => \stage1_reg[10]_4\(0),
      I2 => \stage1_reg[10]_4\(1),
      I3 => \stage1_reg[11]_3\(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[9][7]_1\(0),
      I1 => \stage1_reg[9][7]_0\(0),
      I2 => \stage1_reg[9][7]_0\(1),
      I3 => \stage1_reg[9][7]_1\(1),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[7]_10\(0),
      I1 => \stage1_reg[6]_11\(0),
      I2 => \stage1_reg[6]_11\(1),
      I3 => \stage1_reg[7]_10\(1),
      O => \i__carry_i_4__10_n_0\
    );
\i__carry_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[5][7]_1\(0),
      I1 => \stage1_reg[5][7]_0\(0),
      I2 => \stage1_reg[5][7]_0\(1),
      I3 => \stage1_reg[5][7]_1\(1),
      O => \i__carry_i_4__11_n_0\
    );
\i__carry_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[4][7]_1\(0),
      I1 => \stage1_reg[4][7]_0\(0),
      I2 => \stage1_reg[4][7]_0\(1),
      I3 => \stage1_reg[4][7]_1\(1),
      O => \i__carry_i_4__12_n_0\
    );
\i__carry_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[5]_13\(0),
      I1 => \stage1_reg[4]_14\(0),
      I2 => \stage1_reg[4]_14\(1),
      I3 => \stage1_reg[5]_13\(1),
      O => \i__carry_i_4__13_n_0\
    );
\i__carry_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[3]_12\(0),
      I1 => \stage2_reg[2]_15\(0),
      I2 => \stage2_reg[2]_15\(1),
      I3 => \stage2_reg[3]_12\(1),
      O => \i__carry_i_4__14_n_0\
    );
\i__carry_i_4__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[3][7]_1\(0),
      I1 => \stage1_reg[3][7]_0\(0),
      I2 => \stage1_reg[3][7]_0\(1),
      I3 => \stage1_reg[3][7]_1\(1),
      O => \i__carry_i_4__15_n_0\
    );
\i__carry_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[2][7]_1\(0),
      I1 => \stage1_reg[2][7]_0\(0),
      I2 => \stage1_reg[2][7]_0\(1),
      I3 => \stage1_reg[2][7]_1\(1),
      O => \i__carry_i_4__16_n_0\
    );
\i__carry_i_4__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[3]_17\(0),
      I1 => \stage1_reg[2]_18\(0),
      I2 => \stage1_reg[2]_18\(1),
      I3 => \stage1_reg[3]_17\(1),
      O => \i__carry_i_4__17_n_0\
    );
\i__carry_i_4__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[1][7]_1\(0),
      I1 => \stage1_reg[1][7]_0\(0),
      I2 => \stage1_reg[1][7]_0\(1),
      I3 => \stage1_reg[1][7]_1\(1),
      O => \i__carry_i_4__18_n_0\
    );
\i__carry_i_4__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[0][7]_1\(0),
      I1 => \stage1_reg[0][7]_0\(0),
      I2 => \stage1_reg[0][7]_0\(1),
      I3 => \stage1_reg[0][7]_1\(1),
      O => \i__carry_i_4__19_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[8][7]_1\(0),
      I1 => \stage1_reg[8][7]_0\(0),
      I2 => \stage1_reg[8][7]_0\(1),
      I3 => \stage1_reg[8][7]_1\(1),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[1]_20\(0),
      I1 => \stage1_reg[0]_21\(0),
      I2 => \stage1_reg[0]_21\(1),
      I3 => \stage1_reg[1]_20\(1),
      O => \i__carry_i_4__20_n_0\
    );
\i__carry_i_4__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[1]_19\(0),
      I1 => \stage2_reg[0]_22\(0),
      I2 => \stage2_reg[0]_22\(1),
      I3 => \stage2_reg[1]_19\(1),
      O => \i__carry_i_4__21_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[9]_6\(0),
      I1 => \stage1_reg[8]_7\(0),
      I2 => \stage1_reg[8]_7\(1),
      I3 => \stage1_reg[9]_6\(1),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2_reg[5]_5\(0),
      I1 => \stage2_reg[4]_8\(0),
      I2 => \stage2_reg[4]_8\(1),
      I3 => \stage2_reg[5]_5\(1),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => min_out5_carry_n_0,
      I1 => \stage3_reg[3]_2\(0),
      I2 => \stage3_reg[2]_9\(0),
      I3 => \stage3_reg[1]_16\(0),
      I4 => \stage3_reg[1]_16\(1),
      I5 => tmp1(1),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => min_out5_carry_n_0,
      I1 => \stage3_reg[3]_2\(0),
      I2 => \stage3_reg[2]_9\(0),
      I3 => \stage3_reg[0]_23\(0),
      I4 => \stage3_reg[0]_23\(1),
      I5 => tmp1(1),
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage3_reg[1]_16\(0),
      I1 => \stage3_reg[0]_23\(0),
      I2 => \stage3_reg[0]_23\(1),
      I3 => \stage3_reg[1]_16\(1),
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[7][7]_1\(0),
      I1 => \stage1_reg[7][7]_0\(0),
      I2 => \stage1_reg[7][7]_0\(1),
      I3 => \stage1_reg[7][7]_1\(1),
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[6][7]_1\(0),
      I1 => \stage1_reg[6][7]_0\(0),
      I2 => \stage1_reg[6][7]_0\(1),
      I3 => \stage1_reg[6][7]_1\(1),
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[10][7]_1\(6),
      I1 => \stage1_reg[10][7]_0\(6),
      I2 => \stage1_reg[10][7]_1\(7),
      I3 => \stage1_reg[10][7]_0\(7),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[11]_3\(6),
      I1 => \stage1_reg[10]_4\(6),
      I2 => \stage1_reg[11]_3\(7),
      I3 => \stage1_reg[10]_4\(7),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[9][7]_1\(6),
      I1 => \stage1_reg[9][7]_0\(6),
      I2 => \stage1_reg[9][7]_1\(7),
      I3 => \stage1_reg[9][7]_0\(7),
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[7]_10\(6),
      I1 => \stage1_reg[6]_11\(6),
      I2 => \stage1_reg[7]_10\(7),
      I3 => \stage1_reg[6]_11\(7),
      O => \i__carry_i_5__10_n_0\
    );
\i__carry_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[5][7]_1\(6),
      I1 => \stage1_reg[5][7]_0\(6),
      I2 => \stage1_reg[5][7]_1\(7),
      I3 => \stage1_reg[5][7]_0\(7),
      O => \i__carry_i_5__11_n_0\
    );
\i__carry_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[4][7]_1\(6),
      I1 => \stage1_reg[4][7]_0\(6),
      I2 => \stage1_reg[4][7]_1\(7),
      I3 => \stage1_reg[4][7]_0\(7),
      O => \i__carry_i_5__12_n_0\
    );
\i__carry_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[5]_13\(6),
      I1 => \stage1_reg[4]_14\(6),
      I2 => \stage1_reg[5]_13\(7),
      I3 => \stage1_reg[4]_14\(7),
      O => \i__carry_i_5__13_n_0\
    );
\i__carry_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[3]_12\(6),
      I1 => \stage2_reg[2]_15\(6),
      I2 => \stage2_reg[3]_12\(7),
      I3 => \stage2_reg[2]_15\(7),
      O => \i__carry_i_5__14_n_0\
    );
\i__carry_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[3][7]_1\(6),
      I1 => \stage1_reg[3][7]_0\(6),
      I2 => \stage1_reg[3][7]_1\(7),
      I3 => \stage1_reg[3][7]_0\(7),
      O => \i__carry_i_5__15_n_0\
    );
\i__carry_i_5__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[2][7]_1\(6),
      I1 => \stage1_reg[2][7]_0\(6),
      I2 => \stage1_reg[2][7]_1\(7),
      I3 => \stage1_reg[2][7]_0\(7),
      O => \i__carry_i_5__16_n_0\
    );
\i__carry_i_5__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[3]_17\(6),
      I1 => \stage1_reg[2]_18\(6),
      I2 => \stage1_reg[3]_17\(7),
      I3 => \stage1_reg[2]_18\(7),
      O => \i__carry_i_5__17_n_0\
    );
\i__carry_i_5__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[1][7]_1\(6),
      I1 => \stage1_reg[1][7]_0\(6),
      I2 => \stage1_reg[1][7]_1\(7),
      I3 => \stage1_reg[1][7]_0\(7),
      O => \i__carry_i_5__18_n_0\
    );
\i__carry_i_5__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[0][7]_1\(6),
      I1 => \stage1_reg[0][7]_0\(6),
      I2 => \stage1_reg[0][7]_1\(7),
      I3 => \stage1_reg[0][7]_0\(7),
      O => \i__carry_i_5__19_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[8][7]_1\(6),
      I1 => \stage1_reg[8][7]_0\(6),
      I2 => \stage1_reg[8][7]_1\(7),
      I3 => \stage1_reg[8][7]_0\(7),
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_5__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[1]_20\(6),
      I1 => \stage1_reg[0]_21\(6),
      I2 => \stage1_reg[1]_20\(7),
      I3 => \stage1_reg[0]_21\(7),
      O => \i__carry_i_5__20_n_0\
    );
\i__carry_i_5__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[1]_19\(6),
      I1 => \stage2_reg[0]_22\(6),
      I2 => \stage2_reg[1]_19\(7),
      I3 => \stage2_reg[0]_22\(7),
      O => \i__carry_i_5__21_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[9]_6\(6),
      I1 => \stage1_reg[8]_7\(6),
      I2 => \stage1_reg[9]_6\(7),
      I3 => \stage1_reg[8]_7\(7),
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[5]_5\(6),
      I1 => \stage2_reg[4]_8\(6),
      I2 => \stage2_reg[5]_5\(7),
      I3 => \stage2_reg[4]_8\(7),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \stage3_reg[2]_9\(6),
      I1 => \stage3_reg[3]_2\(6),
      I2 => min_out5_carry_n_0,
      I3 => \stage3_reg[1]_16\(6),
      I4 => tmp1(7),
      I5 => \stage3_reg[1]_16\(7),
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \stage3_reg[2]_9\(6),
      I1 => \stage3_reg[3]_2\(6),
      I2 => min_out5_carry_n_0,
      I3 => \stage3_reg[0]_23\(6),
      I4 => tmp1(7),
      I5 => \stage3_reg[0]_23\(7),
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage3_reg[1]_16\(6),
      I1 => \stage3_reg[0]_23\(6),
      I2 => \stage3_reg[1]_16\(7),
      I3 => \stage3_reg[0]_23\(7),
      O => \i__carry_i_5__7_n_0\
    );
\i__carry_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[7][7]_1\(6),
      I1 => \stage1_reg[7][7]_0\(6),
      I2 => \stage1_reg[7][7]_1\(7),
      I3 => \stage1_reg[7][7]_0\(7),
      O => \i__carry_i_5__8_n_0\
    );
\i__carry_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[6][7]_1\(6),
      I1 => \stage1_reg[6][7]_0\(6),
      I2 => \stage1_reg[6][7]_1\(7),
      I3 => \stage1_reg[6][7]_0\(7),
      O => \i__carry_i_5__9_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[10][7]_1\(4),
      I1 => \stage1_reg[10][7]_0\(4),
      I2 => \stage1_reg[10][7]_1\(5),
      I3 => \stage1_reg[10][7]_0\(5),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[11]_3\(4),
      I1 => \stage1_reg[10]_4\(4),
      I2 => \stage1_reg[11]_3\(5),
      I3 => \stage1_reg[10]_4\(5),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[9][7]_1\(4),
      I1 => \stage1_reg[9][7]_0\(4),
      I2 => \stage1_reg[9][7]_1\(5),
      I3 => \stage1_reg[9][7]_0\(5),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[7]_10\(4),
      I1 => \stage1_reg[6]_11\(4),
      I2 => \stage1_reg[7]_10\(5),
      I3 => \stage1_reg[6]_11\(5),
      O => \i__carry_i_6__10_n_0\
    );
\i__carry_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[5][7]_1\(4),
      I1 => \stage1_reg[5][7]_0\(4),
      I2 => \stage1_reg[5][7]_1\(5),
      I3 => \stage1_reg[5][7]_0\(5),
      O => \i__carry_i_6__11_n_0\
    );
\i__carry_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[4][7]_1\(4),
      I1 => \stage1_reg[4][7]_0\(4),
      I2 => \stage1_reg[4][7]_1\(5),
      I3 => \stage1_reg[4][7]_0\(5),
      O => \i__carry_i_6__12_n_0\
    );
\i__carry_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[5]_13\(4),
      I1 => \stage1_reg[4]_14\(4),
      I2 => \stage1_reg[5]_13\(5),
      I3 => \stage1_reg[4]_14\(5),
      O => \i__carry_i_6__13_n_0\
    );
\i__carry_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[3]_12\(4),
      I1 => \stage2_reg[2]_15\(4),
      I2 => \stage2_reg[3]_12\(5),
      I3 => \stage2_reg[2]_15\(5),
      O => \i__carry_i_6__14_n_0\
    );
\i__carry_i_6__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[3][7]_1\(4),
      I1 => \stage1_reg[3][7]_0\(4),
      I2 => \stage1_reg[3][7]_1\(5),
      I3 => \stage1_reg[3][7]_0\(5),
      O => \i__carry_i_6__15_n_0\
    );
\i__carry_i_6__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[2][7]_1\(4),
      I1 => \stage1_reg[2][7]_0\(4),
      I2 => \stage1_reg[2][7]_1\(5),
      I3 => \stage1_reg[2][7]_0\(5),
      O => \i__carry_i_6__16_n_0\
    );
\i__carry_i_6__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[3]_17\(4),
      I1 => \stage1_reg[2]_18\(4),
      I2 => \stage1_reg[3]_17\(5),
      I3 => \stage1_reg[2]_18\(5),
      O => \i__carry_i_6__17_n_0\
    );
\i__carry_i_6__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[1][7]_1\(4),
      I1 => \stage1_reg[1][7]_0\(4),
      I2 => \stage1_reg[1][7]_1\(5),
      I3 => \stage1_reg[1][7]_0\(5),
      O => \i__carry_i_6__18_n_0\
    );
\i__carry_i_6__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[0][7]_1\(4),
      I1 => \stage1_reg[0][7]_0\(4),
      I2 => \stage1_reg[0][7]_1\(5),
      I3 => \stage1_reg[0][7]_0\(5),
      O => \i__carry_i_6__19_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[8][7]_1\(4),
      I1 => \stage1_reg[8][7]_0\(4),
      I2 => \stage1_reg[8][7]_1\(5),
      I3 => \stage1_reg[8][7]_0\(5),
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_6__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[1]_20\(4),
      I1 => \stage1_reg[0]_21\(4),
      I2 => \stage1_reg[1]_20\(5),
      I3 => \stage1_reg[0]_21\(5),
      O => \i__carry_i_6__20_n_0\
    );
\i__carry_i_6__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[1]_19\(4),
      I1 => \stage2_reg[0]_22\(4),
      I2 => \stage2_reg[1]_19\(5),
      I3 => \stage2_reg[0]_22\(5),
      O => \i__carry_i_6__21_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[9]_6\(4),
      I1 => \stage1_reg[8]_7\(4),
      I2 => \stage1_reg[9]_6\(5),
      I3 => \stage1_reg[8]_7\(5),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[5]_5\(4),
      I1 => \stage2_reg[4]_8\(4),
      I2 => \stage2_reg[5]_5\(5),
      I3 => \stage2_reg[4]_8\(5),
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \stage3_reg[2]_9\(4),
      I1 => \stage3_reg[3]_2\(4),
      I2 => min_out5_carry_n_0,
      I3 => \stage3_reg[1]_16\(4),
      I4 => tmp1(5),
      I5 => \stage3_reg[1]_16\(5),
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \stage3_reg[2]_9\(4),
      I1 => \stage3_reg[3]_2\(4),
      I2 => min_out5_carry_n_0,
      I3 => \stage3_reg[0]_23\(4),
      I4 => tmp1(5),
      I5 => \stage3_reg[0]_23\(5),
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage3_reg[1]_16\(4),
      I1 => \stage3_reg[0]_23\(4),
      I2 => \stage3_reg[1]_16\(5),
      I3 => \stage3_reg[0]_23\(5),
      O => \i__carry_i_6__7_n_0\
    );
\i__carry_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[7][7]_1\(4),
      I1 => \stage1_reg[7][7]_0\(4),
      I2 => \stage1_reg[7][7]_1\(5),
      I3 => \stage1_reg[7][7]_0\(5),
      O => \i__carry_i_6__8_n_0\
    );
\i__carry_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[6][7]_1\(4),
      I1 => \stage1_reg[6][7]_0\(4),
      I2 => \stage1_reg[6][7]_1\(5),
      I3 => \stage1_reg[6][7]_0\(5),
      O => \i__carry_i_6__9_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[10][7]_1\(2),
      I1 => \stage1_reg[10][7]_0\(2),
      I2 => \stage1_reg[10][7]_1\(3),
      I3 => \stage1_reg[10][7]_0\(3),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[11]_3\(2),
      I1 => \stage1_reg[10]_4\(2),
      I2 => \stage1_reg[11]_3\(3),
      I3 => \stage1_reg[10]_4\(3),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[9][7]_1\(2),
      I1 => \stage1_reg[9][7]_0\(2),
      I2 => \stage1_reg[9][7]_1\(3),
      I3 => \stage1_reg[9][7]_0\(3),
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[7]_10\(2),
      I1 => \stage1_reg[6]_11\(2),
      I2 => \stage1_reg[7]_10\(3),
      I3 => \stage1_reg[6]_11\(3),
      O => \i__carry_i_7__10_n_0\
    );
\i__carry_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[5][7]_1\(2),
      I1 => \stage1_reg[5][7]_0\(2),
      I2 => \stage1_reg[5][7]_1\(3),
      I3 => \stage1_reg[5][7]_0\(3),
      O => \i__carry_i_7__11_n_0\
    );
\i__carry_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[4][7]_1\(2),
      I1 => \stage1_reg[4][7]_0\(2),
      I2 => \stage1_reg[4][7]_1\(3),
      I3 => \stage1_reg[4][7]_0\(3),
      O => \i__carry_i_7__12_n_0\
    );
\i__carry_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[5]_13\(2),
      I1 => \stage1_reg[4]_14\(2),
      I2 => \stage1_reg[5]_13\(3),
      I3 => \stage1_reg[4]_14\(3),
      O => \i__carry_i_7__13_n_0\
    );
\i__carry_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[3]_12\(2),
      I1 => \stage2_reg[2]_15\(2),
      I2 => \stage2_reg[3]_12\(3),
      I3 => \stage2_reg[2]_15\(3),
      O => \i__carry_i_7__14_n_0\
    );
\i__carry_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[3][7]_1\(2),
      I1 => \stage1_reg[3][7]_0\(2),
      I2 => \stage1_reg[3][7]_1\(3),
      I3 => \stage1_reg[3][7]_0\(3),
      O => \i__carry_i_7__15_n_0\
    );
\i__carry_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[2][7]_1\(2),
      I1 => \stage1_reg[2][7]_0\(2),
      I2 => \stage1_reg[2][7]_1\(3),
      I3 => \stage1_reg[2][7]_0\(3),
      O => \i__carry_i_7__16_n_0\
    );
\i__carry_i_7__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[3]_17\(2),
      I1 => \stage1_reg[2]_18\(2),
      I2 => \stage1_reg[3]_17\(3),
      I3 => \stage1_reg[2]_18\(3),
      O => \i__carry_i_7__17_n_0\
    );
\i__carry_i_7__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[1][7]_1\(2),
      I1 => \stage1_reg[1][7]_0\(2),
      I2 => \stage1_reg[1][7]_1\(3),
      I3 => \stage1_reg[1][7]_0\(3),
      O => \i__carry_i_7__18_n_0\
    );
\i__carry_i_7__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[0][7]_1\(2),
      I1 => \stage1_reg[0][7]_0\(2),
      I2 => \stage1_reg[0][7]_1\(3),
      I3 => \stage1_reg[0][7]_0\(3),
      O => \i__carry_i_7__19_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[8][7]_1\(2),
      I1 => \stage1_reg[8][7]_0\(2),
      I2 => \stage1_reg[8][7]_1\(3),
      I3 => \stage1_reg[8][7]_0\(3),
      O => \i__carry_i_7__2_n_0\
    );
\i__carry_i_7__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[1]_20\(2),
      I1 => \stage1_reg[0]_21\(2),
      I2 => \stage1_reg[1]_20\(3),
      I3 => \stage1_reg[0]_21\(3),
      O => \i__carry_i_7__20_n_0\
    );
\i__carry_i_7__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[1]_19\(2),
      I1 => \stage2_reg[0]_22\(2),
      I2 => \stage2_reg[1]_19\(3),
      I3 => \stage2_reg[0]_22\(3),
      O => \i__carry_i_7__21_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[9]_6\(2),
      I1 => \stage1_reg[8]_7\(2),
      I2 => \stage1_reg[9]_6\(3),
      I3 => \stage1_reg[8]_7\(3),
      O => \i__carry_i_7__3_n_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[5]_5\(2),
      I1 => \stage2_reg[4]_8\(2),
      I2 => \stage2_reg[5]_5\(3),
      I3 => \stage2_reg[4]_8\(3),
      O => \i__carry_i_7__4_n_0\
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \stage3_reg[2]_9\(2),
      I1 => \stage3_reg[3]_2\(2),
      I2 => min_out5_carry_n_0,
      I3 => \stage3_reg[1]_16\(2),
      I4 => tmp1(3),
      I5 => \stage3_reg[1]_16\(3),
      O => \i__carry_i_7__5_n_0\
    );
\i__carry_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \stage3_reg[2]_9\(2),
      I1 => \stage3_reg[3]_2\(2),
      I2 => min_out5_carry_n_0,
      I3 => \stage3_reg[0]_23\(2),
      I4 => tmp1(3),
      I5 => \stage3_reg[0]_23\(3),
      O => \i__carry_i_7__6_n_0\
    );
\i__carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage3_reg[1]_16\(2),
      I1 => \stage3_reg[0]_23\(2),
      I2 => \stage3_reg[1]_16\(3),
      I3 => \stage3_reg[0]_23\(3),
      O => \i__carry_i_7__7_n_0\
    );
\i__carry_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[7][7]_1\(2),
      I1 => \stage1_reg[7][7]_0\(2),
      I2 => \stage1_reg[7][7]_1\(3),
      I3 => \stage1_reg[7][7]_0\(3),
      O => \i__carry_i_7__8_n_0\
    );
\i__carry_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[6][7]_1\(2),
      I1 => \stage1_reg[6][7]_0\(2),
      I2 => \stage1_reg[6][7]_1\(3),
      I3 => \stage1_reg[6][7]_0\(3),
      O => \i__carry_i_7__9_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[10][7]_1\(0),
      I1 => \stage1_reg[10][7]_0\(0),
      I2 => \stage1_reg[10][7]_1\(1),
      I3 => \stage1_reg[10][7]_0\(1),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[11]_3\(0),
      I1 => \stage1_reg[10]_4\(0),
      I2 => \stage1_reg[11]_3\(1),
      I3 => \stage1_reg[10]_4\(1),
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[9][7]_1\(0),
      I1 => \stage1_reg[9][7]_0\(0),
      I2 => \stage1_reg[9][7]_1\(1),
      I3 => \stage1_reg[9][7]_0\(1),
      O => \i__carry_i_8__1_n_0\
    );
\i__carry_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[7]_10\(0),
      I1 => \stage1_reg[6]_11\(0),
      I2 => \stage1_reg[7]_10\(1),
      I3 => \stage1_reg[6]_11\(1),
      O => \i__carry_i_8__10_n_0\
    );
\i__carry_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[5][7]_1\(0),
      I1 => \stage1_reg[5][7]_0\(0),
      I2 => \stage1_reg[5][7]_1\(1),
      I3 => \stage1_reg[5][7]_0\(1),
      O => \i__carry_i_8__11_n_0\
    );
\i__carry_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[4][7]_1\(0),
      I1 => \stage1_reg[4][7]_0\(0),
      I2 => \stage1_reg[4][7]_1\(1),
      I3 => \stage1_reg[4][7]_0\(1),
      O => \i__carry_i_8__12_n_0\
    );
\i__carry_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[5]_13\(0),
      I1 => \stage1_reg[4]_14\(0),
      I2 => \stage1_reg[5]_13\(1),
      I3 => \stage1_reg[4]_14\(1),
      O => \i__carry_i_8__13_n_0\
    );
\i__carry_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[3]_12\(0),
      I1 => \stage2_reg[2]_15\(0),
      I2 => \stage2_reg[3]_12\(1),
      I3 => \stage2_reg[2]_15\(1),
      O => \i__carry_i_8__14_n_0\
    );
\i__carry_i_8__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[3][7]_1\(0),
      I1 => \stage1_reg[3][7]_0\(0),
      I2 => \stage1_reg[3][7]_1\(1),
      I3 => \stage1_reg[3][7]_0\(1),
      O => \i__carry_i_8__15_n_0\
    );
\i__carry_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[2][7]_1\(0),
      I1 => \stage1_reg[2][7]_0\(0),
      I2 => \stage1_reg[2][7]_1\(1),
      I3 => \stage1_reg[2][7]_0\(1),
      O => \i__carry_i_8__16_n_0\
    );
\i__carry_i_8__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[3]_17\(0),
      I1 => \stage1_reg[2]_18\(0),
      I2 => \stage1_reg[3]_17\(1),
      I3 => \stage1_reg[2]_18\(1),
      O => \i__carry_i_8__17_n_0\
    );
\i__carry_i_8__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[1][7]_1\(0),
      I1 => \stage1_reg[1][7]_0\(0),
      I2 => \stage1_reg[1][7]_1\(1),
      I3 => \stage1_reg[1][7]_0\(1),
      O => \i__carry_i_8__18_n_0\
    );
\i__carry_i_8__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[0][7]_1\(0),
      I1 => \stage1_reg[0][7]_0\(0),
      I2 => \stage1_reg[0][7]_1\(1),
      I3 => \stage1_reg[0][7]_0\(1),
      O => \i__carry_i_8__19_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[8][7]_1\(0),
      I1 => \stage1_reg[8][7]_0\(0),
      I2 => \stage1_reg[8][7]_1\(1),
      I3 => \stage1_reg[8][7]_0\(1),
      O => \i__carry_i_8__2_n_0\
    );
\i__carry_i_8__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[1]_20\(0),
      I1 => \stage1_reg[0]_21\(0),
      I2 => \stage1_reg[1]_20\(1),
      I3 => \stage1_reg[0]_21\(1),
      O => \i__carry_i_8__20_n_0\
    );
\i__carry_i_8__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[1]_19\(0),
      I1 => \stage2_reg[0]_22\(0),
      I2 => \stage2_reg[1]_19\(1),
      I3 => \stage2_reg[0]_22\(1),
      O => \i__carry_i_8__21_n_0\
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[9]_6\(0),
      I1 => \stage1_reg[8]_7\(0),
      I2 => \stage1_reg[9]_6\(1),
      I3 => \stage1_reg[8]_7\(1),
      O => \i__carry_i_8__3_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2_reg[5]_5\(0),
      I1 => \stage2_reg[4]_8\(0),
      I2 => \stage2_reg[5]_5\(1),
      I3 => \stage2_reg[4]_8\(1),
      O => \i__carry_i_8__4_n_0\
    );
\i__carry_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \stage3_reg[2]_9\(0),
      I1 => \stage3_reg[3]_2\(0),
      I2 => min_out5_carry_n_0,
      I3 => \stage3_reg[1]_16\(0),
      I4 => tmp1(1),
      I5 => \stage3_reg[1]_16\(1),
      O => \i__carry_i_8__5_n_0\
    );
\i__carry_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \stage3_reg[2]_9\(0),
      I1 => \stage3_reg[3]_2\(0),
      I2 => min_out5_carry_n_0,
      I3 => \stage3_reg[0]_23\(0),
      I4 => tmp1(1),
      I5 => \stage3_reg[0]_23\(1),
      O => \i__carry_i_8__6_n_0\
    );
\i__carry_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage3_reg[1]_16\(0),
      I1 => \stage3_reg[0]_23\(0),
      I2 => \stage3_reg[1]_16\(1),
      I3 => \stage3_reg[0]_23\(1),
      O => \i__carry_i_8__7_n_0\
    );
\i__carry_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[7][7]_1\(0),
      I1 => \stage1_reg[7][7]_0\(0),
      I2 => \stage1_reg[7][7]_1\(1),
      I3 => \stage1_reg[7][7]_0\(1),
      O => \i__carry_i_8__8_n_0\
    );
\i__carry_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[6][7]_1\(0),
      I1 => \stage1_reg[6][7]_0\(0),
      I2 => \stage1_reg[6][7]_1\(1),
      I3 => \stage1_reg[6][7]_0\(1),
      O => \i__carry_i_8__9_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage3_reg[2]_9\(7),
      I1 => \stage3_reg[3]_2\(7),
      I2 => min_out5_carry_n_0,
      O => tmp1(7)
    );
\m_axis_tdata[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^sr\(0)
    );
min_out5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => min_out5_carry_n_0,
      CO(2) => min_out5_carry_n_1,
      CO(1) => min_out5_carry_n_2,
      CO(0) => min_out5_carry_n_3,
      CYINIT => '0',
      DI(3) => min_out5_carry_i_1_n_0,
      DI(2) => min_out5_carry_i_2_n_0,
      DI(1) => min_out5_carry_i_3_n_0,
      DI(0) => min_out5_carry_i_4_n_0,
      O(3 downto 0) => NLW_min_out5_carry_O_UNCONNECTED(3 downto 0),
      S(3) => min_out5_carry_i_5_n_0,
      S(2) => min_out5_carry_i_6_n_0,
      S(1) => min_out5_carry_i_7_n_0,
      S(0) => min_out5_carry_i_8_n_0
    );
min_out5_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage3_reg[3]_2\(6),
      I1 => \stage3_reg[2]_9\(6),
      I2 => \stage3_reg[2]_9\(7),
      I3 => \stage3_reg[3]_2\(7),
      O => min_out5_carry_i_1_n_0
    );
min_out5_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage3_reg[3]_2\(4),
      I1 => \stage3_reg[2]_9\(4),
      I2 => \stage3_reg[2]_9\(5),
      I3 => \stage3_reg[3]_2\(5),
      O => min_out5_carry_i_2_n_0
    );
min_out5_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage3_reg[3]_2\(2),
      I1 => \stage3_reg[2]_9\(2),
      I2 => \stage3_reg[2]_9\(3),
      I3 => \stage3_reg[3]_2\(3),
      O => min_out5_carry_i_3_n_0
    );
min_out5_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage3_reg[3]_2\(0),
      I1 => \stage3_reg[2]_9\(0),
      I2 => \stage3_reg[2]_9\(1),
      I3 => \stage3_reg[3]_2\(1),
      O => min_out5_carry_i_4_n_0
    );
min_out5_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage3_reg[3]_2\(6),
      I1 => \stage3_reg[2]_9\(6),
      I2 => \stage3_reg[3]_2\(7),
      I3 => \stage3_reg[2]_9\(7),
      O => min_out5_carry_i_5_n_0
    );
min_out5_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage3_reg[3]_2\(4),
      I1 => \stage3_reg[2]_9\(4),
      I2 => \stage3_reg[3]_2\(5),
      I3 => \stage3_reg[2]_9\(5),
      O => min_out5_carry_i_6_n_0
    );
min_out5_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage3_reg[3]_2\(2),
      I1 => \stage3_reg[2]_9\(2),
      I2 => \stage3_reg[3]_2\(3),
      I3 => \stage3_reg[2]_9\(3),
      O => min_out5_carry_i_7_n_0
    );
min_out5_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage3_reg[3]_2\(0),
      I1 => \stage3_reg[2]_9\(0),
      I2 => \stage3_reg[3]_2\(1),
      I3 => \stage3_reg[2]_9\(1),
      O => min_out5_carry_i_8_n_0
    );
\min_out5_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => min_out5,
      CO(2) => \min_out5_inferred__0/i__carry_n_1\,
      CO(1) => \min_out5_inferred__0/i__carry_n_2\,
      CO(0) => \min_out5_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__7_n_0\,
      DI(2) => \i__carry_i_2__7_n_0\,
      DI(1) => \i__carry_i_3__7_n_0\,
      DI(0) => \i__carry_i_4__7_n_0\,
      O(3 downto 0) => \NLW_min_out5_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__7_n_0\,
      S(2) => \i__carry_i_6__7_n_0\,
      S(1) => \i__carry_i_7__7_n_0\,
      S(0) => \i__carry_i_8__7_n_0\
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => '0',
      DI(3) => p_0_out_carry_i_1_n_0,
      DI(2) => p_0_out_carry_i_2_n_0,
      DI(1) => p_0_out_carry_i_3_n_0,
      DI(0) => p_0_out_carry_i_4_n_0,
      O(3 downto 0) => NLW_p_0_out_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_0_out_carry_i_5_n_0,
      S(2) => p_0_out_carry_i_6_n_0,
      S(1) => p_0_out_carry_i_7_n_0,
      S(0) => p_0_out_carry_i_8_n_0
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[11][7]_1\(6),
      I1 => \stage1_reg[11][7]_0\(6),
      I2 => \stage1_reg[11][7]_0\(7),
      I3 => \stage1_reg[11][7]_1\(7),
      O => p_0_out_carry_i_1_n_0
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[11][7]_1\(4),
      I1 => \stage1_reg[11][7]_0\(4),
      I2 => \stage1_reg[11][7]_0\(5),
      I3 => \stage1_reg[11][7]_1\(5),
      O => p_0_out_carry_i_2_n_0
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[11][7]_1\(2),
      I1 => \stage1_reg[11][7]_0\(2),
      I2 => \stage1_reg[11][7]_0\(3),
      I3 => \stage1_reg[11][7]_1\(3),
      O => p_0_out_carry_i_3_n_0
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1_reg[11][7]_1\(0),
      I1 => \stage1_reg[11][7]_0\(0),
      I2 => \stage1_reg[11][7]_0\(1),
      I3 => \stage1_reg[11][7]_1\(1),
      O => p_0_out_carry_i_4_n_0
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[11][7]_1\(6),
      I1 => \stage1_reg[11][7]_0\(6),
      I2 => \stage1_reg[11][7]_1\(7),
      I3 => \stage1_reg[11][7]_0\(7),
      O => p_0_out_carry_i_5_n_0
    );
p_0_out_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[11][7]_1\(4),
      I1 => \stage1_reg[11][7]_0\(4),
      I2 => \stage1_reg[11][7]_1\(5),
      I3 => \stage1_reg[11][7]_0\(5),
      O => p_0_out_carry_i_6_n_0
    );
p_0_out_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[11][7]_1\(2),
      I1 => \stage1_reg[11][7]_0\(2),
      I2 => \stage1_reg[11][7]_1\(3),
      I3 => \stage1_reg[11][7]_0\(3),
      O => p_0_out_carry_i_7_n_0
    );
p_0_out_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1_reg[11][7]_1\(0),
      I1 => \stage1_reg[11][7]_0\(0),
      I2 => \stage1_reg[11][7]_1\(1),
      I3 => \stage1_reg[11][7]_0\(1),
      O => p_0_out_carry_i_8_n_0
    );
\p_0_out_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__0/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__0/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__0/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\p_0_out_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__1/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__1/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__1/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6__0_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\p_0_out_inferred__10/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__10/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__10/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__10/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__10/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__12_n_0\,
      DI(2) => \i__carry_i_2__12_n_0\,
      DI(1) => \i__carry_i_3__12_n_0\,
      DI(0) => \i__carry_i_4__12_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__10/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__12_n_0\,
      S(2) => \i__carry_i_6__12_n_0\,
      S(1) => \i__carry_i_7__12_n_0\,
      S(0) => \i__carry_i_8__12_n_0\
    );
\p_0_out_inferred__11/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__11/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__11/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__11/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__11/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__13_n_0\,
      DI(2) => \i__carry_i_2__13_n_0\,
      DI(1) => \i__carry_i_3__13_n_0\,
      DI(0) => \i__carry_i_4__13_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__11/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__13_n_0\,
      S(2) => \i__carry_i_6__13_n_0\,
      S(1) => \i__carry_i_7__13_n_0\,
      S(0) => \i__carry_i_8__13_n_0\
    );
\p_0_out_inferred__12/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__12/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__12/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__12/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__12/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__14_n_0\,
      DI(2) => \i__carry_i_2__14_n_0\,
      DI(1) => \i__carry_i_3__14_n_0\,
      DI(0) => \i__carry_i_4__14_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__12/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__14_n_0\,
      S(2) => \i__carry_i_6__14_n_0\,
      S(1) => \i__carry_i_7__14_n_0\,
      S(0) => \i__carry_i_8__14_n_0\
    );
\p_0_out_inferred__13/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_in,
      CO(2) => \p_0_out_inferred__13/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__13/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__13/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__5_n_0\,
      DI(2) => \i__carry_i_2__5_n_0\,
      DI(1) => \i__carry_i_3__5_n_0\,
      DI(0) => \i__carry_i_4__5_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__13/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__5_n_0\,
      S(2) => \i__carry_i_6__5_n_0\,
      S(1) => \i__carry_i_7__5_n_0\,
      S(0) => \i__carry_i_8__5_n_0\
    );
\p_0_out_inferred__14/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__14/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__14/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__14/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__14/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__15_n_0\,
      DI(2) => \i__carry_i_2__15_n_0\,
      DI(1) => \i__carry_i_3__15_n_0\,
      DI(0) => \i__carry_i_4__15_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__14/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__15_n_0\,
      S(2) => \i__carry_i_6__15_n_0\,
      S(1) => \i__carry_i_7__15_n_0\,
      S(0) => \i__carry_i_8__15_n_0\
    );
\p_0_out_inferred__15/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__15/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__15/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__15/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__15/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__16_n_0\,
      DI(2) => \i__carry_i_2__16_n_0\,
      DI(1) => \i__carry_i_3__16_n_0\,
      DI(0) => \i__carry_i_4__16_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__15/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__16_n_0\,
      S(2) => \i__carry_i_6__16_n_0\,
      S(1) => \i__carry_i_7__16_n_0\,
      S(0) => \i__carry_i_8__16_n_0\
    );
\p_0_out_inferred__16/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__16/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__16/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__16/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__16/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__17_n_0\,
      DI(2) => \i__carry_i_2__17_n_0\,
      DI(1) => \i__carry_i_3__17_n_0\,
      DI(0) => \i__carry_i_4__17_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__16/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__17_n_0\,
      S(2) => \i__carry_i_6__17_n_0\,
      S(1) => \i__carry_i_7__17_n_0\,
      S(0) => \i__carry_i_8__17_n_0\
    );
\p_0_out_inferred__17/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__17/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__17/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__17/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__17/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__18_n_0\,
      DI(2) => \i__carry_i_2__18_n_0\,
      DI(1) => \i__carry_i_3__18_n_0\,
      DI(0) => \i__carry_i_4__18_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__17/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__18_n_0\,
      S(2) => \i__carry_i_6__18_n_0\,
      S(1) => \i__carry_i_7__18_n_0\,
      S(0) => \i__carry_i_8__18_n_0\
    );
\p_0_out_inferred__18/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__18/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__18/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__18/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__18/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__19_n_0\,
      DI(2) => \i__carry_i_2__19_n_0\,
      DI(1) => \i__carry_i_3__19_n_0\,
      DI(0) => \i__carry_i_4__19_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__18/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__19_n_0\,
      S(2) => \i__carry_i_6__19_n_0\,
      S(1) => \i__carry_i_7__19_n_0\,
      S(0) => \i__carry_i_8__19_n_0\
    );
\p_0_out_inferred__19/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__19/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__19/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__19/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__19/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__20_n_0\,
      DI(2) => \i__carry_i_2__20_n_0\,
      DI(1) => \i__carry_i_3__20_n_0\,
      DI(0) => \i__carry_i_4__20_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__19/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__20_n_0\,
      S(2) => \i__carry_i_6__20_n_0\,
      S(1) => \i__carry_i_7__20_n_0\,
      S(0) => \i__carry_i_8__20_n_0\
    );
\p_0_out_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__2/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__2/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__2/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__1_n_0\,
      DI(2) => \i__carry_i_2__1_n_0\,
      DI(1) => \i__carry_i_3__1_n_0\,
      DI(0) => \i__carry_i_4__1_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__1_n_0\,
      S(2) => \i__carry_i_6__1_n_0\,
      S(1) => \i__carry_i_7__1_n_0\,
      S(0) => \i__carry_i_8__1_n_0\
    );
\p_0_out_inferred__20/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__20/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__20/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__20/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__20/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__21_n_0\,
      DI(2) => \i__carry_i_2__21_n_0\,
      DI(1) => \i__carry_i_3__21_n_0\,
      DI(0) => \i__carry_i_4__21_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__20/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__21_n_0\,
      S(2) => \i__carry_i_6__21_n_0\,
      S(1) => \i__carry_i_7__21_n_0\,
      S(0) => \i__carry_i_8__21_n_0\
    );
\p_0_out_inferred__21/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_1_in,
      CO(2) => \p_0_out_inferred__21/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__21/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__21/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__6_n_0\,
      DI(2) => \i__carry_i_2__6_n_0\,
      DI(1) => \i__carry_i_3__6_n_0\,
      DI(0) => \i__carry_i_4__6_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__21/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__6_n_0\,
      S(2) => \i__carry_i_6__6_n_0\,
      S(1) => \i__carry_i_7__6_n_0\,
      S(0) => \i__carry_i_8__6_n_0\
    );
\p_0_out_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__3/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__3/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__3/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__3/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \i__carry_i_2__2_n_0\,
      DI(1) => \i__carry_i_3__2_n_0\,
      DI(0) => \i__carry_i_4__2_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__3/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__2_n_0\,
      S(2) => \i__carry_i_6__2_n_0\,
      S(1) => \i__carry_i_7__2_n_0\,
      S(0) => \i__carry_i_8__2_n_0\
    );
\p_0_out_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__4/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__4/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__4/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__4/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__3_n_0\,
      DI(2) => \i__carry_i_2__3_n_0\,
      DI(1) => \i__carry_i_3__3_n_0\,
      DI(0) => \i__carry_i_4__3_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__4/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__3_n_0\,
      S(2) => \i__carry_i_6__3_n_0\,
      S(1) => \i__carry_i_7__3_n_0\,
      S(0) => \i__carry_i_8__3_n_0\
    );
\p_0_out_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__5/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__5/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__5/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__5/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__4_n_0\,
      DI(2) => \i__carry_i_2__4_n_0\,
      DI(1) => \i__carry_i_3__4_n_0\,
      DI(0) => \i__carry_i_4__4_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__5/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__4_n_0\,
      S(2) => \i__carry_i_6__4_n_0\,
      S(1) => \i__carry_i_7__4_n_0\,
      S(0) => \i__carry_i_8__4_n_0\
    );
\p_0_out_inferred__6/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__6/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__6/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__6/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__6/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__8_n_0\,
      DI(2) => \i__carry_i_2__8_n_0\,
      DI(1) => \i__carry_i_3__8_n_0\,
      DI(0) => \i__carry_i_4__8_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__6/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__8_n_0\,
      S(2) => \i__carry_i_6__8_n_0\,
      S(1) => \i__carry_i_7__8_n_0\,
      S(0) => \i__carry_i_8__8_n_0\
    );
\p_0_out_inferred__7/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__7/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__7/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__7/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__7/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__9_n_0\,
      DI(2) => \i__carry_i_2__9_n_0\,
      DI(1) => \i__carry_i_3__9_n_0\,
      DI(0) => \i__carry_i_4__9_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__7/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__9_n_0\,
      S(2) => \i__carry_i_6__9_n_0\,
      S(1) => \i__carry_i_7__9_n_0\,
      S(0) => \i__carry_i_8__9_n_0\
    );
\p_0_out_inferred__8/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__8/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__8/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__8/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__8/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__10_n_0\,
      DI(2) => \i__carry_i_2__10_n_0\,
      DI(1) => \i__carry_i_3__10_n_0\,
      DI(0) => \i__carry_i_4__10_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__8/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__10_n_0\,
      S(2) => \i__carry_i_6__10_n_0\,
      S(1) => \i__carry_i_7__10_n_0\,
      S(0) => \i__carry_i_8__10_n_0\
    );
\p_0_out_inferred__9/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__9/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__9/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__9/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__9/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__11_n_0\,
      DI(2) => \i__carry_i_2__11_n_0\,
      DI(1) => \i__carry_i_3__11_n_0\,
      DI(0) => \i__carry_i_4__11_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__9/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__11_n_0\,
      S(2) => \i__carry_i_6__11_n_0\,
      S(1) => \i__carry_i_7__11_n_0\,
      S(0) => \i__carry_i_8__11_n_0\
    );
\stage1[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0][7]_0\(0),
      I1 => \stage1_reg[0][7]_1\(0),
      I2 => \p_0_out_inferred__18/i__carry_n_0\,
      O => \stage1[0][0]_i_1_n_0\
    );
\stage1[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0][7]_0\(1),
      I1 => \stage1_reg[0][7]_1\(1),
      I2 => \p_0_out_inferred__18/i__carry_n_0\,
      O => \stage1[0][1]_i_1_n_0\
    );
\stage1[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0][7]_0\(2),
      I1 => \stage1_reg[0][7]_1\(2),
      I2 => \p_0_out_inferred__18/i__carry_n_0\,
      O => \stage1[0][2]_i_1_n_0\
    );
\stage1[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0][7]_0\(3),
      I1 => \stage1_reg[0][7]_1\(3),
      I2 => \p_0_out_inferred__18/i__carry_n_0\,
      O => \stage1[0][3]_i_1_n_0\
    );
\stage1[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0][7]_0\(4),
      I1 => \stage1_reg[0][7]_1\(4),
      I2 => \p_0_out_inferred__18/i__carry_n_0\,
      O => \stage1[0][4]_i_1_n_0\
    );
\stage1[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0][7]_0\(5),
      I1 => \stage1_reg[0][7]_1\(5),
      I2 => \p_0_out_inferred__18/i__carry_n_0\,
      O => \stage1[0][5]_i_1_n_0\
    );
\stage1[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0][7]_0\(6),
      I1 => \stage1_reg[0][7]_1\(6),
      I2 => \p_0_out_inferred__18/i__carry_n_0\,
      O => \stage1[0][6]_i_1_n_0\
    );
\stage1[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0][7]_0\(7),
      I1 => \stage1_reg[0][7]_1\(7),
      I2 => \p_0_out_inferred__18/i__carry_n_0\,
      O => \stage1[0][7]_i_1_n_0\
    );
\stage1[10][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10][7]_0\(0),
      I1 => \stage1_reg[10][7]_1\(0),
      I2 => \p_0_out_inferred__0/i__carry_n_0\,
      O => \stage1[10][0]_i_1_n_0\
    );
\stage1[10][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10][7]_0\(1),
      I1 => \stage1_reg[10][7]_1\(1),
      I2 => \p_0_out_inferred__0/i__carry_n_0\,
      O => \stage1[10][1]_i_1_n_0\
    );
\stage1[10][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10][7]_0\(2),
      I1 => \stage1_reg[10][7]_1\(2),
      I2 => \p_0_out_inferred__0/i__carry_n_0\,
      O => \stage1[10][2]_i_1_n_0\
    );
\stage1[10][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10][7]_0\(3),
      I1 => \stage1_reg[10][7]_1\(3),
      I2 => \p_0_out_inferred__0/i__carry_n_0\,
      O => \stage1[10][3]_i_1_n_0\
    );
\stage1[10][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10][7]_0\(4),
      I1 => \stage1_reg[10][7]_1\(4),
      I2 => \p_0_out_inferred__0/i__carry_n_0\,
      O => \stage1[10][4]_i_1_n_0\
    );
\stage1[10][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10][7]_0\(5),
      I1 => \stage1_reg[10][7]_1\(5),
      I2 => \p_0_out_inferred__0/i__carry_n_0\,
      O => \stage1[10][5]_i_1_n_0\
    );
\stage1[10][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10][7]_0\(6),
      I1 => \stage1_reg[10][7]_1\(6),
      I2 => \p_0_out_inferred__0/i__carry_n_0\,
      O => \stage1[10][6]_i_1_n_0\
    );
\stage1[10][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10][7]_0\(7),
      I1 => \stage1_reg[10][7]_1\(7),
      I2 => \p_0_out_inferred__0/i__carry_n_0\,
      O => \stage1[10][7]_i_1_n_0\
    );
\stage1[11][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[11][7]_0\(0),
      I1 => \stage1_reg[11][7]_1\(0),
      I2 => p_0_out_carry_n_0,
      O => \stage1[11][0]_i_1_n_0\
    );
\stage1[11][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[11][7]_0\(1),
      I1 => \stage1_reg[11][7]_1\(1),
      I2 => p_0_out_carry_n_0,
      O => \stage1[11][1]_i_1_n_0\
    );
\stage1[11][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[11][7]_0\(2),
      I1 => \stage1_reg[11][7]_1\(2),
      I2 => p_0_out_carry_n_0,
      O => \stage1[11][2]_i_1_n_0\
    );
\stage1[11][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[11][7]_0\(3),
      I1 => \stage1_reg[11][7]_1\(3),
      I2 => p_0_out_carry_n_0,
      O => \stage1[11][3]_i_1_n_0\
    );
\stage1[11][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[11][7]_0\(4),
      I1 => \stage1_reg[11][7]_1\(4),
      I2 => p_0_out_carry_n_0,
      O => \stage1[11][4]_i_1_n_0\
    );
\stage1[11][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[11][7]_0\(5),
      I1 => \stage1_reg[11][7]_1\(5),
      I2 => p_0_out_carry_n_0,
      O => \stage1[11][5]_i_1_n_0\
    );
\stage1[11][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[11][7]_0\(6),
      I1 => \stage1_reg[11][7]_1\(6),
      I2 => p_0_out_carry_n_0,
      O => \stage1[11][6]_i_1_n_0\
    );
\stage1[11][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[11][7]_0\(7),
      I1 => \stage1_reg[11][7]_1\(7),
      I2 => p_0_out_carry_n_0,
      O => \stage1[11][7]_i_1_n_0\
    );
\stage1[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[1][7]_0\(0),
      I1 => \stage1_reg[1][7]_1\(0),
      I2 => \p_0_out_inferred__17/i__carry_n_0\,
      O => \stage1[1][0]_i_1_n_0\
    );
\stage1[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[1][7]_0\(1),
      I1 => \stage1_reg[1][7]_1\(1),
      I2 => \p_0_out_inferred__17/i__carry_n_0\,
      O => \stage1[1][1]_i_1_n_0\
    );
\stage1[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[1][7]_0\(2),
      I1 => \stage1_reg[1][7]_1\(2),
      I2 => \p_0_out_inferred__17/i__carry_n_0\,
      O => \stage1[1][2]_i_1_n_0\
    );
\stage1[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[1][7]_0\(3),
      I1 => \stage1_reg[1][7]_1\(3),
      I2 => \p_0_out_inferred__17/i__carry_n_0\,
      O => \stage1[1][3]_i_1_n_0\
    );
\stage1[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[1][7]_0\(4),
      I1 => \stage1_reg[1][7]_1\(4),
      I2 => \p_0_out_inferred__17/i__carry_n_0\,
      O => \stage1[1][4]_i_1_n_0\
    );
\stage1[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[1][7]_0\(5),
      I1 => \stage1_reg[1][7]_1\(5),
      I2 => \p_0_out_inferred__17/i__carry_n_0\,
      O => \stage1[1][5]_i_1_n_0\
    );
\stage1[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[1][7]_0\(6),
      I1 => \stage1_reg[1][7]_1\(6),
      I2 => \p_0_out_inferred__17/i__carry_n_0\,
      O => \stage1[1][6]_i_1_n_0\
    );
\stage1[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[1][7]_0\(7),
      I1 => \stage1_reg[1][7]_1\(7),
      I2 => \p_0_out_inferred__17/i__carry_n_0\,
      O => \stage1[1][7]_i_1_n_0\
    );
\stage1[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2][7]_0\(0),
      I1 => \stage1_reg[2][7]_1\(0),
      I2 => \p_0_out_inferred__15/i__carry_n_0\,
      O => \stage1[2][0]_i_1_n_0\
    );
\stage1[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2][7]_0\(1),
      I1 => \stage1_reg[2][7]_1\(1),
      I2 => \p_0_out_inferred__15/i__carry_n_0\,
      O => \stage1[2][1]_i_1_n_0\
    );
\stage1[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2][7]_0\(2),
      I1 => \stage1_reg[2][7]_1\(2),
      I2 => \p_0_out_inferred__15/i__carry_n_0\,
      O => \stage1[2][2]_i_1_n_0\
    );
\stage1[2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2][7]_0\(3),
      I1 => \stage1_reg[2][7]_1\(3),
      I2 => \p_0_out_inferred__15/i__carry_n_0\,
      O => \stage1[2][3]_i_1_n_0\
    );
\stage1[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2][7]_0\(4),
      I1 => \stage1_reg[2][7]_1\(4),
      I2 => \p_0_out_inferred__15/i__carry_n_0\,
      O => \stage1[2][4]_i_1_n_0\
    );
\stage1[2][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2][7]_0\(5),
      I1 => \stage1_reg[2][7]_1\(5),
      I2 => \p_0_out_inferred__15/i__carry_n_0\,
      O => \stage1[2][5]_i_1_n_0\
    );
\stage1[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2][7]_0\(6),
      I1 => \stage1_reg[2][7]_1\(6),
      I2 => \p_0_out_inferred__15/i__carry_n_0\,
      O => \stage1[2][6]_i_1_n_0\
    );
\stage1[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2][7]_0\(7),
      I1 => \stage1_reg[2][7]_1\(7),
      I2 => \p_0_out_inferred__15/i__carry_n_0\,
      O => \stage1[2][7]_i_1_n_0\
    );
\stage1[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[3][7]_0\(0),
      I1 => \stage1_reg[3][7]_1\(0),
      I2 => \p_0_out_inferred__14/i__carry_n_0\,
      O => \stage1[3][0]_i_1_n_0\
    );
\stage1[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[3][7]_0\(1),
      I1 => \stage1_reg[3][7]_1\(1),
      I2 => \p_0_out_inferred__14/i__carry_n_0\,
      O => \stage1[3][1]_i_1_n_0\
    );
\stage1[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[3][7]_0\(2),
      I1 => \stage1_reg[3][7]_1\(2),
      I2 => \p_0_out_inferred__14/i__carry_n_0\,
      O => \stage1[3][2]_i_1_n_0\
    );
\stage1[3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[3][7]_0\(3),
      I1 => \stage1_reg[3][7]_1\(3),
      I2 => \p_0_out_inferred__14/i__carry_n_0\,
      O => \stage1[3][3]_i_1_n_0\
    );
\stage1[3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[3][7]_0\(4),
      I1 => \stage1_reg[3][7]_1\(4),
      I2 => \p_0_out_inferred__14/i__carry_n_0\,
      O => \stage1[3][4]_i_1_n_0\
    );
\stage1[3][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[3][7]_0\(5),
      I1 => \stage1_reg[3][7]_1\(5),
      I2 => \p_0_out_inferred__14/i__carry_n_0\,
      O => \stage1[3][5]_i_1_n_0\
    );
\stage1[3][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[3][7]_0\(6),
      I1 => \stage1_reg[3][7]_1\(6),
      I2 => \p_0_out_inferred__14/i__carry_n_0\,
      O => \stage1[3][6]_i_1_n_0\
    );
\stage1[3][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[3][7]_0\(7),
      I1 => \stage1_reg[3][7]_1\(7),
      I2 => \p_0_out_inferred__14/i__carry_n_0\,
      O => \stage1[3][7]_i_1_n_0\
    );
\stage1[4][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4][7]_0\(0),
      I1 => \stage1_reg[4][7]_1\(0),
      I2 => \p_0_out_inferred__10/i__carry_n_0\,
      O => \stage1[4][0]_i_1_n_0\
    );
\stage1[4][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4][7]_0\(1),
      I1 => \stage1_reg[4][7]_1\(1),
      I2 => \p_0_out_inferred__10/i__carry_n_0\,
      O => \stage1[4][1]_i_1_n_0\
    );
\stage1[4][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4][7]_0\(2),
      I1 => \stage1_reg[4][7]_1\(2),
      I2 => \p_0_out_inferred__10/i__carry_n_0\,
      O => \stage1[4][2]_i_1_n_0\
    );
\stage1[4][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4][7]_0\(3),
      I1 => \stage1_reg[4][7]_1\(3),
      I2 => \p_0_out_inferred__10/i__carry_n_0\,
      O => \stage1[4][3]_i_1_n_0\
    );
\stage1[4][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4][7]_0\(4),
      I1 => \stage1_reg[4][7]_1\(4),
      I2 => \p_0_out_inferred__10/i__carry_n_0\,
      O => \stage1[4][4]_i_1_n_0\
    );
\stage1[4][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4][7]_0\(5),
      I1 => \stage1_reg[4][7]_1\(5),
      I2 => \p_0_out_inferred__10/i__carry_n_0\,
      O => \stage1[4][5]_i_1_n_0\
    );
\stage1[4][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4][7]_0\(6),
      I1 => \stage1_reg[4][7]_1\(6),
      I2 => \p_0_out_inferred__10/i__carry_n_0\,
      O => \stage1[4][6]_i_1_n_0\
    );
\stage1[4][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4][7]_0\(7),
      I1 => \stage1_reg[4][7]_1\(7),
      I2 => \p_0_out_inferred__10/i__carry_n_0\,
      O => \stage1[4][7]_i_1_n_0\
    );
\stage1[5][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[5][7]_0\(0),
      I1 => \stage1_reg[5][7]_1\(0),
      I2 => \p_0_out_inferred__9/i__carry_n_0\,
      O => \stage1[5][0]_i_1_n_0\
    );
\stage1[5][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[5][7]_0\(1),
      I1 => \stage1_reg[5][7]_1\(1),
      I2 => \p_0_out_inferred__9/i__carry_n_0\,
      O => \stage1[5][1]_i_1_n_0\
    );
\stage1[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[5][7]_0\(2),
      I1 => \stage1_reg[5][7]_1\(2),
      I2 => \p_0_out_inferred__9/i__carry_n_0\,
      O => \stage1[5][2]_i_1_n_0\
    );
\stage1[5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[5][7]_0\(3),
      I1 => \stage1_reg[5][7]_1\(3),
      I2 => \p_0_out_inferred__9/i__carry_n_0\,
      O => \stage1[5][3]_i_1_n_0\
    );
\stage1[5][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[5][7]_0\(4),
      I1 => \stage1_reg[5][7]_1\(4),
      I2 => \p_0_out_inferred__9/i__carry_n_0\,
      O => \stage1[5][4]_i_1_n_0\
    );
\stage1[5][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[5][7]_0\(5),
      I1 => \stage1_reg[5][7]_1\(5),
      I2 => \p_0_out_inferred__9/i__carry_n_0\,
      O => \stage1[5][5]_i_1_n_0\
    );
\stage1[5][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[5][7]_0\(6),
      I1 => \stage1_reg[5][7]_1\(6),
      I2 => \p_0_out_inferred__9/i__carry_n_0\,
      O => \stage1[5][6]_i_1_n_0\
    );
\stage1[5][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[5][7]_0\(7),
      I1 => \stage1_reg[5][7]_1\(7),
      I2 => \p_0_out_inferred__9/i__carry_n_0\,
      O => \stage1[5][7]_i_1_n_0\
    );
\stage1[6][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6][7]_0\(0),
      I1 => \stage1_reg[6][7]_1\(0),
      I2 => \p_0_out_inferred__7/i__carry_n_0\,
      O => \stage1[6][0]_i_1_n_0\
    );
\stage1[6][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6][7]_0\(1),
      I1 => \stage1_reg[6][7]_1\(1),
      I2 => \p_0_out_inferred__7/i__carry_n_0\,
      O => \stage1[6][1]_i_1_n_0\
    );
\stage1[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6][7]_0\(2),
      I1 => \stage1_reg[6][7]_1\(2),
      I2 => \p_0_out_inferred__7/i__carry_n_0\,
      O => \stage1[6][2]_i_1_n_0\
    );
\stage1[6][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6][7]_0\(3),
      I1 => \stage1_reg[6][7]_1\(3),
      I2 => \p_0_out_inferred__7/i__carry_n_0\,
      O => \stage1[6][3]_i_1_n_0\
    );
\stage1[6][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6][7]_0\(4),
      I1 => \stage1_reg[6][7]_1\(4),
      I2 => \p_0_out_inferred__7/i__carry_n_0\,
      O => \stage1[6][4]_i_1_n_0\
    );
\stage1[6][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6][7]_0\(5),
      I1 => \stage1_reg[6][7]_1\(5),
      I2 => \p_0_out_inferred__7/i__carry_n_0\,
      O => \stage1[6][5]_i_1_n_0\
    );
\stage1[6][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6][7]_0\(6),
      I1 => \stage1_reg[6][7]_1\(6),
      I2 => \p_0_out_inferred__7/i__carry_n_0\,
      O => \stage1[6][6]_i_1_n_0\
    );
\stage1[6][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6][7]_0\(7),
      I1 => \stage1_reg[6][7]_1\(7),
      I2 => \p_0_out_inferred__7/i__carry_n_0\,
      O => \stage1[6][7]_i_1_n_0\
    );
\stage1[7][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[7][7]_0\(0),
      I1 => \stage1_reg[7][7]_1\(0),
      I2 => \p_0_out_inferred__6/i__carry_n_0\,
      O => \stage1[7][0]_i_1_n_0\
    );
\stage1[7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[7][7]_0\(1),
      I1 => \stage1_reg[7][7]_1\(1),
      I2 => \p_0_out_inferred__6/i__carry_n_0\,
      O => \stage1[7][1]_i_1_n_0\
    );
\stage1[7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[7][7]_0\(2),
      I1 => \stage1_reg[7][7]_1\(2),
      I2 => \p_0_out_inferred__6/i__carry_n_0\,
      O => \stage1[7][2]_i_1_n_0\
    );
\stage1[7][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[7][7]_0\(3),
      I1 => \stage1_reg[7][7]_1\(3),
      I2 => \p_0_out_inferred__6/i__carry_n_0\,
      O => \stage1[7][3]_i_1_n_0\
    );
\stage1[7][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[7][7]_0\(4),
      I1 => \stage1_reg[7][7]_1\(4),
      I2 => \p_0_out_inferred__6/i__carry_n_0\,
      O => \stage1[7][4]_i_1_n_0\
    );
\stage1[7][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[7][7]_0\(5),
      I1 => \stage1_reg[7][7]_1\(5),
      I2 => \p_0_out_inferred__6/i__carry_n_0\,
      O => \stage1[7][5]_i_1_n_0\
    );
\stage1[7][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[7][7]_0\(6),
      I1 => \stage1_reg[7][7]_1\(6),
      I2 => \p_0_out_inferred__6/i__carry_n_0\,
      O => \stage1[7][6]_i_1_n_0\
    );
\stage1[7][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[7][7]_0\(7),
      I1 => \stage1_reg[7][7]_1\(7),
      I2 => \p_0_out_inferred__6/i__carry_n_0\,
      O => \stage1[7][7]_i_1_n_0\
    );
\stage1[8][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8][7]_0\(0),
      I1 => \stage1_reg[8][7]_1\(0),
      I2 => \p_0_out_inferred__3/i__carry_n_0\,
      O => \stage1[8][0]_i_1_n_0\
    );
\stage1[8][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8][7]_0\(1),
      I1 => \stage1_reg[8][7]_1\(1),
      I2 => \p_0_out_inferred__3/i__carry_n_0\,
      O => \stage1[8][1]_i_1_n_0\
    );
\stage1[8][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8][7]_0\(2),
      I1 => \stage1_reg[8][7]_1\(2),
      I2 => \p_0_out_inferred__3/i__carry_n_0\,
      O => \stage1[8][2]_i_1_n_0\
    );
\stage1[8][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8][7]_0\(3),
      I1 => \stage1_reg[8][7]_1\(3),
      I2 => \p_0_out_inferred__3/i__carry_n_0\,
      O => \stage1[8][3]_i_1_n_0\
    );
\stage1[8][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8][7]_0\(4),
      I1 => \stage1_reg[8][7]_1\(4),
      I2 => \p_0_out_inferred__3/i__carry_n_0\,
      O => \stage1[8][4]_i_1_n_0\
    );
\stage1[8][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8][7]_0\(5),
      I1 => \stage1_reg[8][7]_1\(5),
      I2 => \p_0_out_inferred__3/i__carry_n_0\,
      O => \stage1[8][5]_i_1_n_0\
    );
\stage1[8][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8][7]_0\(6),
      I1 => \stage1_reg[8][7]_1\(6),
      I2 => \p_0_out_inferred__3/i__carry_n_0\,
      O => \stage1[8][6]_i_1_n_0\
    );
\stage1[8][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8][7]_0\(7),
      I1 => \stage1_reg[8][7]_1\(7),
      I2 => \p_0_out_inferred__3/i__carry_n_0\,
      O => \stage1[8][7]_i_1_n_0\
    );
\stage1[9][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[9][7]_0\(0),
      I1 => \stage1_reg[9][7]_1\(0),
      I2 => \p_0_out_inferred__2/i__carry_n_0\,
      O => \stage1[9][0]_i_1_n_0\
    );
\stage1[9][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[9][7]_0\(1),
      I1 => \stage1_reg[9][7]_1\(1),
      I2 => \p_0_out_inferred__2/i__carry_n_0\,
      O => \stage1[9][1]_i_1_n_0\
    );
\stage1[9][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[9][7]_0\(2),
      I1 => \stage1_reg[9][7]_1\(2),
      I2 => \p_0_out_inferred__2/i__carry_n_0\,
      O => \stage1[9][2]_i_1_n_0\
    );
\stage1[9][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[9][7]_0\(3),
      I1 => \stage1_reg[9][7]_1\(3),
      I2 => \p_0_out_inferred__2/i__carry_n_0\,
      O => \stage1[9][3]_i_1_n_0\
    );
\stage1[9][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[9][7]_0\(4),
      I1 => \stage1_reg[9][7]_1\(4),
      I2 => \p_0_out_inferred__2/i__carry_n_0\,
      O => \stage1[9][4]_i_1_n_0\
    );
\stage1[9][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[9][7]_0\(5),
      I1 => \stage1_reg[9][7]_1\(5),
      I2 => \p_0_out_inferred__2/i__carry_n_0\,
      O => \stage1[9][5]_i_1_n_0\
    );
\stage1[9][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[9][7]_0\(6),
      I1 => \stage1_reg[9][7]_1\(6),
      I2 => \p_0_out_inferred__2/i__carry_n_0\,
      O => \stage1[9][6]_i_1_n_0\
    );
\stage1[9][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[9][7]_0\(7),
      I1 => \stage1_reg[9][7]_1\(7),
      I2 => \p_0_out_inferred__2/i__carry_n_0\,
      O => \stage1[9][7]_i_1_n_0\
    );
\stage1_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[0][0]_i_1_n_0\,
      Q => \stage1_reg[0]_21\(0)
    );
\stage1_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[0][1]_i_1_n_0\,
      Q => \stage1_reg[0]_21\(1)
    );
\stage1_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[0][2]_i_1_n_0\,
      Q => \stage1_reg[0]_21\(2)
    );
\stage1_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[0][3]_i_1_n_0\,
      Q => \stage1_reg[0]_21\(3)
    );
\stage1_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[0][4]_i_1_n_0\,
      Q => \stage1_reg[0]_21\(4)
    );
\stage1_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[0][5]_i_1_n_0\,
      Q => \stage1_reg[0]_21\(5)
    );
\stage1_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[0][6]_i_1_n_0\,
      Q => \stage1_reg[0]_21\(6)
    );
\stage1_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[0][7]_i_1_n_0\,
      Q => \stage1_reg[0]_21\(7)
    );
\stage1_reg[10][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[10][0]_i_1_n_0\,
      Q => \stage1_reg[10]_4\(0)
    );
\stage1_reg[10][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[10][1]_i_1_n_0\,
      Q => \stage1_reg[10]_4\(1)
    );
\stage1_reg[10][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[10][2]_i_1_n_0\,
      Q => \stage1_reg[10]_4\(2)
    );
\stage1_reg[10][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[10][3]_i_1_n_0\,
      Q => \stage1_reg[10]_4\(3)
    );
\stage1_reg[10][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[10][4]_i_1_n_0\,
      Q => \stage1_reg[10]_4\(4)
    );
\stage1_reg[10][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[10][5]_i_1_n_0\,
      Q => \stage1_reg[10]_4\(5)
    );
\stage1_reg[10][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[10][6]_i_1_n_0\,
      Q => \stage1_reg[10]_4\(6)
    );
\stage1_reg[10][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[10][7]_i_1_n_0\,
      Q => \stage1_reg[10]_4\(7)
    );
\stage1_reg[11][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[11][0]_i_1_n_0\,
      Q => \stage1_reg[11]_3\(0)
    );
\stage1_reg[11][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[11][1]_i_1_n_0\,
      Q => \stage1_reg[11]_3\(1)
    );
\stage1_reg[11][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[11][2]_i_1_n_0\,
      Q => \stage1_reg[11]_3\(2)
    );
\stage1_reg[11][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[11][3]_i_1_n_0\,
      Q => \stage1_reg[11]_3\(3)
    );
\stage1_reg[11][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[11][4]_i_1_n_0\,
      Q => \stage1_reg[11]_3\(4)
    );
\stage1_reg[11][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[11][5]_i_1_n_0\,
      Q => \stage1_reg[11]_3\(5)
    );
\stage1_reg[11][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[11][6]_i_1_n_0\,
      Q => \stage1_reg[11]_3\(6)
    );
\stage1_reg[11][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[11][7]_i_1_n_0\,
      Q => \stage1_reg[11]_3\(7)
    );
\stage1_reg[12][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => Q(0),
      Q => \stage1_reg[12]_0\(0)
    );
\stage1_reg[12][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => Q(1),
      Q => \stage1_reg[12]_0\(1)
    );
\stage1_reg[12][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => Q(2),
      Q => \stage1_reg[12]_0\(2)
    );
\stage1_reg[12][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => Q(3),
      Q => \stage1_reg[12]_0\(3)
    );
\stage1_reg[12][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => Q(4),
      Q => \stage1_reg[12]_0\(4)
    );
\stage1_reg[12][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => Q(5),
      Q => \stage1_reg[12]_0\(5)
    );
\stage1_reg[12][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => Q(6),
      Q => \stage1_reg[12]_0\(6)
    );
\stage1_reg[12][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => Q(7),
      Q => \stage1_reg[12]_0\(7)
    );
\stage1_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[1][0]_i_1_n_0\,
      Q => \stage1_reg[1]_20\(0)
    );
\stage1_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[1][1]_i_1_n_0\,
      Q => \stage1_reg[1]_20\(1)
    );
\stage1_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[1][2]_i_1_n_0\,
      Q => \stage1_reg[1]_20\(2)
    );
\stage1_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[1][3]_i_1_n_0\,
      Q => \stage1_reg[1]_20\(3)
    );
\stage1_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[1][4]_i_1_n_0\,
      Q => \stage1_reg[1]_20\(4)
    );
\stage1_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[1][5]_i_1_n_0\,
      Q => \stage1_reg[1]_20\(5)
    );
\stage1_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[1][6]_i_1_n_0\,
      Q => \stage1_reg[1]_20\(6)
    );
\stage1_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[1][7]_i_1_n_0\,
      Q => \stage1_reg[1]_20\(7)
    );
\stage1_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[2][0]_i_1_n_0\,
      Q => \stage1_reg[2]_18\(0)
    );
\stage1_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[2][1]_i_1_n_0\,
      Q => \stage1_reg[2]_18\(1)
    );
\stage1_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[2][2]_i_1_n_0\,
      Q => \stage1_reg[2]_18\(2)
    );
\stage1_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[2][3]_i_1_n_0\,
      Q => \stage1_reg[2]_18\(3)
    );
\stage1_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[2][4]_i_1_n_0\,
      Q => \stage1_reg[2]_18\(4)
    );
\stage1_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[2][5]_i_1_n_0\,
      Q => \stage1_reg[2]_18\(5)
    );
\stage1_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[2][6]_i_1_n_0\,
      Q => \stage1_reg[2]_18\(6)
    );
\stage1_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[2][7]_i_1_n_0\,
      Q => \stage1_reg[2]_18\(7)
    );
\stage1_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[3][0]_i_1_n_0\,
      Q => \stage1_reg[3]_17\(0)
    );
\stage1_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[3][1]_i_1_n_0\,
      Q => \stage1_reg[3]_17\(1)
    );
\stage1_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[3][2]_i_1_n_0\,
      Q => \stage1_reg[3]_17\(2)
    );
\stage1_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[3][3]_i_1_n_0\,
      Q => \stage1_reg[3]_17\(3)
    );
\stage1_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[3][4]_i_1_n_0\,
      Q => \stage1_reg[3]_17\(4)
    );
\stage1_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[3][5]_i_1_n_0\,
      Q => \stage1_reg[3]_17\(5)
    );
\stage1_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[3][6]_i_1_n_0\,
      Q => \stage1_reg[3]_17\(6)
    );
\stage1_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[3][7]_i_1_n_0\,
      Q => \stage1_reg[3]_17\(7)
    );
\stage1_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[4][0]_i_1_n_0\,
      Q => \stage1_reg[4]_14\(0)
    );
\stage1_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[4][1]_i_1_n_0\,
      Q => \stage1_reg[4]_14\(1)
    );
\stage1_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[4][2]_i_1_n_0\,
      Q => \stage1_reg[4]_14\(2)
    );
\stage1_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[4][3]_i_1_n_0\,
      Q => \stage1_reg[4]_14\(3)
    );
\stage1_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[4][4]_i_1_n_0\,
      Q => \stage1_reg[4]_14\(4)
    );
\stage1_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[4][5]_i_1_n_0\,
      Q => \stage1_reg[4]_14\(5)
    );
\stage1_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[4][6]_i_1_n_0\,
      Q => \stage1_reg[4]_14\(6)
    );
\stage1_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[4][7]_i_1_n_0\,
      Q => \stage1_reg[4]_14\(7)
    );
\stage1_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[5][0]_i_1_n_0\,
      Q => \stage1_reg[5]_13\(0)
    );
\stage1_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[5][1]_i_1_n_0\,
      Q => \stage1_reg[5]_13\(1)
    );
\stage1_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[5][2]_i_1_n_0\,
      Q => \stage1_reg[5]_13\(2)
    );
\stage1_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[5][3]_i_1_n_0\,
      Q => \stage1_reg[5]_13\(3)
    );
\stage1_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[5][4]_i_1_n_0\,
      Q => \stage1_reg[5]_13\(4)
    );
\stage1_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[5][5]_i_1_n_0\,
      Q => \stage1_reg[5]_13\(5)
    );
\stage1_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[5][6]_i_1_n_0\,
      Q => \stage1_reg[5]_13\(6)
    );
\stage1_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[5][7]_i_1_n_0\,
      Q => \stage1_reg[5]_13\(7)
    );
\stage1_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[6][0]_i_1_n_0\,
      Q => \stage1_reg[6]_11\(0)
    );
\stage1_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[6][1]_i_1_n_0\,
      Q => \stage1_reg[6]_11\(1)
    );
\stage1_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[6][2]_i_1_n_0\,
      Q => \stage1_reg[6]_11\(2)
    );
\stage1_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[6][3]_i_1_n_0\,
      Q => \stage1_reg[6]_11\(3)
    );
\stage1_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[6][4]_i_1_n_0\,
      Q => \stage1_reg[6]_11\(4)
    );
\stage1_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[6][5]_i_1_n_0\,
      Q => \stage1_reg[6]_11\(5)
    );
\stage1_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[6][6]_i_1_n_0\,
      Q => \stage1_reg[6]_11\(6)
    );
\stage1_reg[6][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[6][7]_i_1_n_0\,
      Q => \stage1_reg[6]_11\(7)
    );
\stage1_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[7][0]_i_1_n_0\,
      Q => \stage1_reg[7]_10\(0)
    );
\stage1_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[7][1]_i_1_n_0\,
      Q => \stage1_reg[7]_10\(1)
    );
\stage1_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[7][2]_i_1_n_0\,
      Q => \stage1_reg[7]_10\(2)
    );
\stage1_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[7][3]_i_1_n_0\,
      Q => \stage1_reg[7]_10\(3)
    );
\stage1_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[7][4]_i_1_n_0\,
      Q => \stage1_reg[7]_10\(4)
    );
\stage1_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[7][5]_i_1_n_0\,
      Q => \stage1_reg[7]_10\(5)
    );
\stage1_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[7][6]_i_1_n_0\,
      Q => \stage1_reg[7]_10\(6)
    );
\stage1_reg[7][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[7][7]_i_1_n_0\,
      Q => \stage1_reg[7]_10\(7)
    );
\stage1_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[8][0]_i_1_n_0\,
      Q => \stage1_reg[8]_7\(0)
    );
\stage1_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[8][1]_i_1_n_0\,
      Q => \stage1_reg[8]_7\(1)
    );
\stage1_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[8][2]_i_1_n_0\,
      Q => \stage1_reg[8]_7\(2)
    );
\stage1_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[8][3]_i_1_n_0\,
      Q => \stage1_reg[8]_7\(3)
    );
\stage1_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[8][4]_i_1_n_0\,
      Q => \stage1_reg[8]_7\(4)
    );
\stage1_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[8][5]_i_1_n_0\,
      Q => \stage1_reg[8]_7\(5)
    );
\stage1_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[8][6]_i_1_n_0\,
      Q => \stage1_reg[8]_7\(6)
    );
\stage1_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[8][7]_i_1_n_0\,
      Q => \stage1_reg[8]_7\(7)
    );
\stage1_reg[9][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[9][0]_i_1_n_0\,
      Q => \stage1_reg[9]_6\(0)
    );
\stage1_reg[9][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[9][1]_i_1_n_0\,
      Q => \stage1_reg[9]_6\(1)
    );
\stage1_reg[9][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[9][2]_i_1_n_0\,
      Q => \stage1_reg[9]_6\(2)
    );
\stage1_reg[9][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[9][3]_i_1_n_0\,
      Q => \stage1_reg[9]_6\(3)
    );
\stage1_reg[9][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[9][4]_i_1_n_0\,
      Q => \stage1_reg[9]_6\(4)
    );
\stage1_reg[9][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[9][5]_i_1_n_0\,
      Q => \stage1_reg[9]_6\(5)
    );
\stage1_reg[9][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[9][6]_i_1_n_0\,
      Q => \stage1_reg[9]_6\(6)
    );
\stage1_reg[9][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1[9][7]_i_1_n_0\,
      Q => \stage1_reg[9]_6\(7)
    );
\stage2[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0]_21\(0),
      I1 => \stage1_reg[1]_20\(0),
      I2 => \p_0_out_inferred__19/i__carry_n_0\,
      O => \stage2[0][0]_i_1_n_0\
    );
\stage2[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0]_21\(1),
      I1 => \stage1_reg[1]_20\(1),
      I2 => \p_0_out_inferred__19/i__carry_n_0\,
      O => \stage2[0][1]_i_1_n_0\
    );
\stage2[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0]_21\(2),
      I1 => \stage1_reg[1]_20\(2),
      I2 => \p_0_out_inferred__19/i__carry_n_0\,
      O => \stage2[0][2]_i_1_n_0\
    );
\stage2[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0]_21\(3),
      I1 => \stage1_reg[1]_20\(3),
      I2 => \p_0_out_inferred__19/i__carry_n_0\,
      O => \stage2[0][3]_i_1_n_0\
    );
\stage2[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0]_21\(4),
      I1 => \stage1_reg[1]_20\(4),
      I2 => \p_0_out_inferred__19/i__carry_n_0\,
      O => \stage2[0][4]_i_1_n_0\
    );
\stage2[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0]_21\(5),
      I1 => \stage1_reg[1]_20\(5),
      I2 => \p_0_out_inferred__19/i__carry_n_0\,
      O => \stage2[0][5]_i_1_n_0\
    );
\stage2[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0]_21\(6),
      I1 => \stage1_reg[1]_20\(6),
      I2 => \p_0_out_inferred__19/i__carry_n_0\,
      O => \stage2[0][6]_i_1_n_0\
    );
\stage2[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[0]_21\(7),
      I1 => \stage1_reg[1]_20\(7),
      I2 => \p_0_out_inferred__19/i__carry_n_0\,
      O => \stage2[0][7]_i_1_n_0\
    );
\stage2[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2]_18\(0),
      I1 => \stage1_reg[3]_17\(0),
      I2 => \p_0_out_inferred__16/i__carry_n_0\,
      O => \stage2[1][0]_i_1_n_0\
    );
\stage2[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2]_18\(1),
      I1 => \stage1_reg[3]_17\(1),
      I2 => \p_0_out_inferred__16/i__carry_n_0\,
      O => \stage2[1][1]_i_1_n_0\
    );
\stage2[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2]_18\(2),
      I1 => \stage1_reg[3]_17\(2),
      I2 => \p_0_out_inferred__16/i__carry_n_0\,
      O => \stage2[1][2]_i_1_n_0\
    );
\stage2[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2]_18\(3),
      I1 => \stage1_reg[3]_17\(3),
      I2 => \p_0_out_inferred__16/i__carry_n_0\,
      O => \stage2[1][3]_i_1_n_0\
    );
\stage2[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2]_18\(4),
      I1 => \stage1_reg[3]_17\(4),
      I2 => \p_0_out_inferred__16/i__carry_n_0\,
      O => \stage2[1][4]_i_1_n_0\
    );
\stage2[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2]_18\(5),
      I1 => \stage1_reg[3]_17\(5),
      I2 => \p_0_out_inferred__16/i__carry_n_0\,
      O => \stage2[1][5]_i_1_n_0\
    );
\stage2[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2]_18\(6),
      I1 => \stage1_reg[3]_17\(6),
      I2 => \p_0_out_inferred__16/i__carry_n_0\,
      O => \stage2[1][6]_i_1_n_0\
    );
\stage2[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[2]_18\(7),
      I1 => \stage1_reg[3]_17\(7),
      I2 => \p_0_out_inferred__16/i__carry_n_0\,
      O => \stage2[1][7]_i_1_n_0\
    );
\stage2[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4]_14\(0),
      I1 => \stage1_reg[5]_13\(0),
      I2 => \p_0_out_inferred__11/i__carry_n_0\,
      O => \stage2[2][0]_i_1_n_0\
    );
\stage2[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4]_14\(1),
      I1 => \stage1_reg[5]_13\(1),
      I2 => \p_0_out_inferred__11/i__carry_n_0\,
      O => \stage2[2][1]_i_1_n_0\
    );
\stage2[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4]_14\(2),
      I1 => \stage1_reg[5]_13\(2),
      I2 => \p_0_out_inferred__11/i__carry_n_0\,
      O => \stage2[2][2]_i_1_n_0\
    );
\stage2[2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4]_14\(3),
      I1 => \stage1_reg[5]_13\(3),
      I2 => \p_0_out_inferred__11/i__carry_n_0\,
      O => \stage2[2][3]_i_1_n_0\
    );
\stage2[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4]_14\(4),
      I1 => \stage1_reg[5]_13\(4),
      I2 => \p_0_out_inferred__11/i__carry_n_0\,
      O => \stage2[2][4]_i_1_n_0\
    );
\stage2[2][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4]_14\(5),
      I1 => \stage1_reg[5]_13\(5),
      I2 => \p_0_out_inferred__11/i__carry_n_0\,
      O => \stage2[2][5]_i_1_n_0\
    );
\stage2[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4]_14\(6),
      I1 => \stage1_reg[5]_13\(6),
      I2 => \p_0_out_inferred__11/i__carry_n_0\,
      O => \stage2[2][6]_i_1_n_0\
    );
\stage2[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[4]_14\(7),
      I1 => \stage1_reg[5]_13\(7),
      I2 => \p_0_out_inferred__11/i__carry_n_0\,
      O => \stage2[2][7]_i_1_n_0\
    );
\stage2[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6]_11\(0),
      I1 => \stage1_reg[7]_10\(0),
      I2 => \p_0_out_inferred__8/i__carry_n_0\,
      O => \stage2[3][0]_i_1_n_0\
    );
\stage2[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6]_11\(1),
      I1 => \stage1_reg[7]_10\(1),
      I2 => \p_0_out_inferred__8/i__carry_n_0\,
      O => \stage2[3][1]_i_1_n_0\
    );
\stage2[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6]_11\(2),
      I1 => \stage1_reg[7]_10\(2),
      I2 => \p_0_out_inferred__8/i__carry_n_0\,
      O => \stage2[3][2]_i_1_n_0\
    );
\stage2[3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6]_11\(3),
      I1 => \stage1_reg[7]_10\(3),
      I2 => \p_0_out_inferred__8/i__carry_n_0\,
      O => \stage2[3][3]_i_1_n_0\
    );
\stage2[3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6]_11\(4),
      I1 => \stage1_reg[7]_10\(4),
      I2 => \p_0_out_inferred__8/i__carry_n_0\,
      O => \stage2[3][4]_i_1_n_0\
    );
\stage2[3][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6]_11\(5),
      I1 => \stage1_reg[7]_10\(5),
      I2 => \p_0_out_inferred__8/i__carry_n_0\,
      O => \stage2[3][5]_i_1_n_0\
    );
\stage2[3][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6]_11\(6),
      I1 => \stage1_reg[7]_10\(6),
      I2 => \p_0_out_inferred__8/i__carry_n_0\,
      O => \stage2[3][6]_i_1_n_0\
    );
\stage2[3][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[6]_11\(7),
      I1 => \stage1_reg[7]_10\(7),
      I2 => \p_0_out_inferred__8/i__carry_n_0\,
      O => \stage2[3][7]_i_1_n_0\
    );
\stage2[4][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8]_7\(0),
      I1 => \stage1_reg[9]_6\(0),
      I2 => \p_0_out_inferred__4/i__carry_n_0\,
      O => \stage2[4][0]_i_1_n_0\
    );
\stage2[4][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8]_7\(1),
      I1 => \stage1_reg[9]_6\(1),
      I2 => \p_0_out_inferred__4/i__carry_n_0\,
      O => \stage2[4][1]_i_1_n_0\
    );
\stage2[4][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8]_7\(2),
      I1 => \stage1_reg[9]_6\(2),
      I2 => \p_0_out_inferred__4/i__carry_n_0\,
      O => \stage2[4][2]_i_1_n_0\
    );
\stage2[4][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8]_7\(3),
      I1 => \stage1_reg[9]_6\(3),
      I2 => \p_0_out_inferred__4/i__carry_n_0\,
      O => \stage2[4][3]_i_1_n_0\
    );
\stage2[4][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8]_7\(4),
      I1 => \stage1_reg[9]_6\(4),
      I2 => \p_0_out_inferred__4/i__carry_n_0\,
      O => \stage2[4][4]_i_1_n_0\
    );
\stage2[4][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8]_7\(5),
      I1 => \stage1_reg[9]_6\(5),
      I2 => \p_0_out_inferred__4/i__carry_n_0\,
      O => \stage2[4][5]_i_1_n_0\
    );
\stage2[4][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8]_7\(6),
      I1 => \stage1_reg[9]_6\(6),
      I2 => \p_0_out_inferred__4/i__carry_n_0\,
      O => \stage2[4][6]_i_1_n_0\
    );
\stage2[4][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[8]_7\(7),
      I1 => \stage1_reg[9]_6\(7),
      I2 => \p_0_out_inferred__4/i__carry_n_0\,
      O => \stage2[4][7]_i_1_n_0\
    );
\stage2[5][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10]_4\(0),
      I1 => \stage1_reg[11]_3\(0),
      I2 => \p_0_out_inferred__1/i__carry_n_0\,
      O => \stage2[5][0]_i_1_n_0\
    );
\stage2[5][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10]_4\(1),
      I1 => \stage1_reg[11]_3\(1),
      I2 => \p_0_out_inferred__1/i__carry_n_0\,
      O => \stage2[5][1]_i_1_n_0\
    );
\stage2[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10]_4\(2),
      I1 => \stage1_reg[11]_3\(2),
      I2 => \p_0_out_inferred__1/i__carry_n_0\,
      O => \stage2[5][2]_i_1_n_0\
    );
\stage2[5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10]_4\(3),
      I1 => \stage1_reg[11]_3\(3),
      I2 => \p_0_out_inferred__1/i__carry_n_0\,
      O => \stage2[5][3]_i_1_n_0\
    );
\stage2[5][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10]_4\(4),
      I1 => \stage1_reg[11]_3\(4),
      I2 => \p_0_out_inferred__1/i__carry_n_0\,
      O => \stage2[5][4]_i_1_n_0\
    );
\stage2[5][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10]_4\(5),
      I1 => \stage1_reg[11]_3\(5),
      I2 => \p_0_out_inferred__1/i__carry_n_0\,
      O => \stage2[5][5]_i_1_n_0\
    );
\stage2[5][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10]_4\(6),
      I1 => \stage1_reg[11]_3\(6),
      I2 => \p_0_out_inferred__1/i__carry_n_0\,
      O => \stage2[5][6]_i_1_n_0\
    );
\stage2[5][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1_reg[10]_4\(7),
      I1 => \stage1_reg[11]_3\(7),
      I2 => \p_0_out_inferred__1/i__carry_n_0\,
      O => \stage2[5][7]_i_1_n_0\
    );
\stage2_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[0][0]_i_1_n_0\,
      Q => \stage2_reg[0]_22\(0)
    );
\stage2_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[0][1]_i_1_n_0\,
      Q => \stage2_reg[0]_22\(1)
    );
\stage2_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[0][2]_i_1_n_0\,
      Q => \stage2_reg[0]_22\(2)
    );
\stage2_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[0][3]_i_1_n_0\,
      Q => \stage2_reg[0]_22\(3)
    );
\stage2_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[0][4]_i_1_n_0\,
      Q => \stage2_reg[0]_22\(4)
    );
\stage2_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[0][5]_i_1_n_0\,
      Q => \stage2_reg[0]_22\(5)
    );
\stage2_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[0][6]_i_1_n_0\,
      Q => \stage2_reg[0]_22\(6)
    );
\stage2_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[0][7]_i_1_n_0\,
      Q => \stage2_reg[0]_22\(7)
    );
\stage2_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[1][0]_i_1_n_0\,
      Q => \stage2_reg[1]_19\(0)
    );
\stage2_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[1][1]_i_1_n_0\,
      Q => \stage2_reg[1]_19\(1)
    );
\stage2_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[1][2]_i_1_n_0\,
      Q => \stage2_reg[1]_19\(2)
    );
\stage2_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[1][3]_i_1_n_0\,
      Q => \stage2_reg[1]_19\(3)
    );
\stage2_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[1][4]_i_1_n_0\,
      Q => \stage2_reg[1]_19\(4)
    );
\stage2_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[1][5]_i_1_n_0\,
      Q => \stage2_reg[1]_19\(5)
    );
\stage2_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[1][6]_i_1_n_0\,
      Q => \stage2_reg[1]_19\(6)
    );
\stage2_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[1][7]_i_1_n_0\,
      Q => \stage2_reg[1]_19\(7)
    );
\stage2_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[2][0]_i_1_n_0\,
      Q => \stage2_reg[2]_15\(0)
    );
\stage2_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[2][1]_i_1_n_0\,
      Q => \stage2_reg[2]_15\(1)
    );
\stage2_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[2][2]_i_1_n_0\,
      Q => \stage2_reg[2]_15\(2)
    );
\stage2_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[2][3]_i_1_n_0\,
      Q => \stage2_reg[2]_15\(3)
    );
\stage2_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[2][4]_i_1_n_0\,
      Q => \stage2_reg[2]_15\(4)
    );
\stage2_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[2][5]_i_1_n_0\,
      Q => \stage2_reg[2]_15\(5)
    );
\stage2_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[2][6]_i_1_n_0\,
      Q => \stage2_reg[2]_15\(6)
    );
\stage2_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[2][7]_i_1_n_0\,
      Q => \stage2_reg[2]_15\(7)
    );
\stage2_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[3][0]_i_1_n_0\,
      Q => \stage2_reg[3]_12\(0)
    );
\stage2_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[3][1]_i_1_n_0\,
      Q => \stage2_reg[3]_12\(1)
    );
\stage2_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[3][2]_i_1_n_0\,
      Q => \stage2_reg[3]_12\(2)
    );
\stage2_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[3][3]_i_1_n_0\,
      Q => \stage2_reg[3]_12\(3)
    );
\stage2_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[3][4]_i_1_n_0\,
      Q => \stage2_reg[3]_12\(4)
    );
\stage2_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[3][5]_i_1_n_0\,
      Q => \stage2_reg[3]_12\(5)
    );
\stage2_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[3][6]_i_1_n_0\,
      Q => \stage2_reg[3]_12\(6)
    );
\stage2_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[3][7]_i_1_n_0\,
      Q => \stage2_reg[3]_12\(7)
    );
\stage2_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[4][0]_i_1_n_0\,
      Q => \stage2_reg[4]_8\(0)
    );
\stage2_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[4][1]_i_1_n_0\,
      Q => \stage2_reg[4]_8\(1)
    );
\stage2_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[4][2]_i_1_n_0\,
      Q => \stage2_reg[4]_8\(2)
    );
\stage2_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[4][3]_i_1_n_0\,
      Q => \stage2_reg[4]_8\(3)
    );
\stage2_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[4][4]_i_1_n_0\,
      Q => \stage2_reg[4]_8\(4)
    );
\stage2_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[4][5]_i_1_n_0\,
      Q => \stage2_reg[4]_8\(5)
    );
\stage2_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[4][6]_i_1_n_0\,
      Q => \stage2_reg[4]_8\(6)
    );
\stage2_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[4][7]_i_1_n_0\,
      Q => \stage2_reg[4]_8\(7)
    );
\stage2_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[5][0]_i_1_n_0\,
      Q => \stage2_reg[5]_5\(0)
    );
\stage2_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[5][1]_i_1_n_0\,
      Q => \stage2_reg[5]_5\(1)
    );
\stage2_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[5][2]_i_1_n_0\,
      Q => \stage2_reg[5]_5\(2)
    );
\stage2_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[5][3]_i_1_n_0\,
      Q => \stage2_reg[5]_5\(3)
    );
\stage2_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[5][4]_i_1_n_0\,
      Q => \stage2_reg[5]_5\(4)
    );
\stage2_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[5][5]_i_1_n_0\,
      Q => \stage2_reg[5]_5\(5)
    );
\stage2_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[5][6]_i_1_n_0\,
      Q => \stage2_reg[5]_5\(6)
    );
\stage2_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2[5][7]_i_1_n_0\,
      Q => \stage2_reg[5]_5\(7)
    );
\stage2_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1_reg[12]_0\(0),
      Q => \stage2_reg[6]_1\(0)
    );
\stage2_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1_reg[12]_0\(1),
      Q => \stage2_reg[6]_1\(1)
    );
\stage2_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1_reg[12]_0\(2),
      Q => \stage2_reg[6]_1\(2)
    );
\stage2_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1_reg[12]_0\(3),
      Q => \stage2_reg[6]_1\(3)
    );
\stage2_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1_reg[12]_0\(4),
      Q => \stage2_reg[6]_1\(4)
    );
\stage2_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1_reg[12]_0\(5),
      Q => \stage2_reg[6]_1\(5)
    );
\stage2_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1_reg[12]_0\(6),
      Q => \stage2_reg[6]_1\(6)
    );
\stage2_reg[6][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage1_reg[12]_0\(7),
      Q => \stage2_reg[6]_1\(7)
    );
\stage3[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[0]_22\(0),
      I1 => \stage2_reg[1]_19\(0),
      I2 => \p_0_out_inferred__20/i__carry_n_0\,
      O => \stage3[0][0]_i_1_n_0\
    );
\stage3[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[0]_22\(1),
      I1 => \stage2_reg[1]_19\(1),
      I2 => \p_0_out_inferred__20/i__carry_n_0\,
      O => \stage3[0][1]_i_1_n_0\
    );
\stage3[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[0]_22\(2),
      I1 => \stage2_reg[1]_19\(2),
      I2 => \p_0_out_inferred__20/i__carry_n_0\,
      O => \stage3[0][2]_i_1_n_0\
    );
\stage3[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[0]_22\(3),
      I1 => \stage2_reg[1]_19\(3),
      I2 => \p_0_out_inferred__20/i__carry_n_0\,
      O => \stage3[0][3]_i_1_n_0\
    );
\stage3[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[0]_22\(4),
      I1 => \stage2_reg[1]_19\(4),
      I2 => \p_0_out_inferred__20/i__carry_n_0\,
      O => \stage3[0][4]_i_1_n_0\
    );
\stage3[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[0]_22\(5),
      I1 => \stage2_reg[1]_19\(5),
      I2 => \p_0_out_inferred__20/i__carry_n_0\,
      O => \stage3[0][5]_i_1_n_0\
    );
\stage3[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[0]_22\(6),
      I1 => \stage2_reg[1]_19\(6),
      I2 => \p_0_out_inferred__20/i__carry_n_0\,
      O => \stage3[0][6]_i_1_n_0\
    );
\stage3[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[0]_22\(7),
      I1 => \stage2_reg[1]_19\(7),
      I2 => \p_0_out_inferred__20/i__carry_n_0\,
      O => \stage3[0][7]_i_1_n_0\
    );
\stage3[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[2]_15\(0),
      I1 => \stage2_reg[3]_12\(0),
      I2 => \p_0_out_inferred__12/i__carry_n_0\,
      O => \stage3[1][0]_i_1_n_0\
    );
\stage3[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[2]_15\(1),
      I1 => \stage2_reg[3]_12\(1),
      I2 => \p_0_out_inferred__12/i__carry_n_0\,
      O => \stage3[1][1]_i_1_n_0\
    );
\stage3[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[2]_15\(2),
      I1 => \stage2_reg[3]_12\(2),
      I2 => \p_0_out_inferred__12/i__carry_n_0\,
      O => \stage3[1][2]_i_1_n_0\
    );
\stage3[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[2]_15\(3),
      I1 => \stage2_reg[3]_12\(3),
      I2 => \p_0_out_inferred__12/i__carry_n_0\,
      O => \stage3[1][3]_i_1_n_0\
    );
\stage3[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[2]_15\(4),
      I1 => \stage2_reg[3]_12\(4),
      I2 => \p_0_out_inferred__12/i__carry_n_0\,
      O => \stage3[1][4]_i_1_n_0\
    );
\stage3[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[2]_15\(5),
      I1 => \stage2_reg[3]_12\(5),
      I2 => \p_0_out_inferred__12/i__carry_n_0\,
      O => \stage3[1][5]_i_1_n_0\
    );
\stage3[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[2]_15\(6),
      I1 => \stage2_reg[3]_12\(6),
      I2 => \p_0_out_inferred__12/i__carry_n_0\,
      O => \stage3[1][6]_i_1_n_0\
    );
\stage3[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[2]_15\(7),
      I1 => \stage2_reg[3]_12\(7),
      I2 => \p_0_out_inferred__12/i__carry_n_0\,
      O => \stage3[1][7]_i_1_n_0\
    );
\stage3[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[4]_8\(0),
      I1 => \stage2_reg[5]_5\(0),
      I2 => \p_0_out_inferred__5/i__carry_n_0\,
      O => \stage3[2][0]_i_1_n_0\
    );
\stage3[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[4]_8\(1),
      I1 => \stage2_reg[5]_5\(1),
      I2 => \p_0_out_inferred__5/i__carry_n_0\,
      O => \stage3[2][1]_i_1_n_0\
    );
\stage3[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[4]_8\(2),
      I1 => \stage2_reg[5]_5\(2),
      I2 => \p_0_out_inferred__5/i__carry_n_0\,
      O => \stage3[2][2]_i_1_n_0\
    );
\stage3[2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[4]_8\(3),
      I1 => \stage2_reg[5]_5\(3),
      I2 => \p_0_out_inferred__5/i__carry_n_0\,
      O => \stage3[2][3]_i_1_n_0\
    );
\stage3[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[4]_8\(4),
      I1 => \stage2_reg[5]_5\(4),
      I2 => \p_0_out_inferred__5/i__carry_n_0\,
      O => \stage3[2][4]_i_1_n_0\
    );
\stage3[2][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[4]_8\(5),
      I1 => \stage2_reg[5]_5\(5),
      I2 => \p_0_out_inferred__5/i__carry_n_0\,
      O => \stage3[2][5]_i_1_n_0\
    );
\stage3[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[4]_8\(6),
      I1 => \stage2_reg[5]_5\(6),
      I2 => \p_0_out_inferred__5/i__carry_n_0\,
      O => \stage3[2][6]_i_1_n_0\
    );
\stage3[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2_reg[4]_8\(7),
      I1 => \stage2_reg[5]_5\(7),
      I2 => \p_0_out_inferred__5/i__carry_n_0\,
      O => \stage3[2][7]_i_1_n_0\
    );
\stage3_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[0][0]_i_1_n_0\,
      Q => \stage3_reg[0]_23\(0)
    );
\stage3_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[0][1]_i_1_n_0\,
      Q => \stage3_reg[0]_23\(1)
    );
\stage3_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[0][2]_i_1_n_0\,
      Q => \stage3_reg[0]_23\(2)
    );
\stage3_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[0][3]_i_1_n_0\,
      Q => \stage3_reg[0]_23\(3)
    );
\stage3_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[0][4]_i_1_n_0\,
      Q => \stage3_reg[0]_23\(4)
    );
\stage3_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[0][5]_i_1_n_0\,
      Q => \stage3_reg[0]_23\(5)
    );
\stage3_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[0][6]_i_1_n_0\,
      Q => \stage3_reg[0]_23\(6)
    );
\stage3_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[0][7]_i_1_n_0\,
      Q => \stage3_reg[0]_23\(7)
    );
\stage3_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[1][0]_i_1_n_0\,
      Q => \stage3_reg[1]_16\(0)
    );
\stage3_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[1][1]_i_1_n_0\,
      Q => \stage3_reg[1]_16\(1)
    );
\stage3_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[1][2]_i_1_n_0\,
      Q => \stage3_reg[1]_16\(2)
    );
\stage3_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[1][3]_i_1_n_0\,
      Q => \stage3_reg[1]_16\(3)
    );
\stage3_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[1][4]_i_1_n_0\,
      Q => \stage3_reg[1]_16\(4)
    );
\stage3_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[1][5]_i_1_n_0\,
      Q => \stage3_reg[1]_16\(5)
    );
\stage3_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[1][6]_i_1_n_0\,
      Q => \stage3_reg[1]_16\(6)
    );
\stage3_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[1][7]_i_1_n_0\,
      Q => \stage3_reg[1]_16\(7)
    );
\stage3_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[2][0]_i_1_n_0\,
      Q => \stage3_reg[2]_9\(0)
    );
\stage3_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[2][1]_i_1_n_0\,
      Q => \stage3_reg[2]_9\(1)
    );
\stage3_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[2][2]_i_1_n_0\,
      Q => \stage3_reg[2]_9\(2)
    );
\stage3_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[2][3]_i_1_n_0\,
      Q => \stage3_reg[2]_9\(3)
    );
\stage3_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[2][4]_i_1_n_0\,
      Q => \stage3_reg[2]_9\(4)
    );
\stage3_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[2][5]_i_1_n_0\,
      Q => \stage3_reg[2]_9\(5)
    );
\stage3_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[2][6]_i_1_n_0\,
      Q => \stage3_reg[2]_9\(6)
    );
\stage3_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage3[2][7]_i_1_n_0\,
      Q => \stage3_reg[2]_9\(7)
    );
\stage3_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2_reg[6]_1\(0),
      Q => \stage3_reg[3]_2\(0)
    );
\stage3_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2_reg[6]_1\(1),
      Q => \stage3_reg[3]_2\(1)
    );
\stage3_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2_reg[6]_1\(2),
      Q => \stage3_reg[3]_2\(2)
    );
\stage3_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2_reg[6]_1\(3),
      Q => \stage3_reg[3]_2\(3)
    );
\stage3_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2_reg[6]_1\(4),
      Q => \stage3_reg[3]_2\(4)
    );
\stage3_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2_reg[6]_1\(5),
      Q => \stage3_reg[3]_2\(5)
    );
\stage3_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2_reg[6]_1\(6),
      Q => \stage3_reg[3]_2\(6)
    );
\stage3_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \stage2_reg[6]_1\(7),
      Q => \stage3_reg[3]_2\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_rgb is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \min_rgb_out_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \min_rgb_out_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \min_rgb_out_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \min_rgb_out_reg_reg[7]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_rgb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_rgb is
  signal min_rg1 : STD_LOGIC;
  signal min_rg1_carry_n_1 : STD_LOGIC;
  signal min_rg1_carry_n_2 : STD_LOGIC;
  signal min_rg1_carry_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal NLW_min_rg1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_0_out_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of min_rg1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of p_0_out_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_0_out_inferred__0/i__carry\ : label is 11;
begin
min_rg1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => min_rg1,
      CO(2) => min_rg1_carry_n_1,
      CO(1) => min_rg1_carry_n_2,
      CO(0) => min_rg1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \min_rgb_out_reg_reg[7]_1\(3 downto 0),
      O(3 downto 0) => NLW_min_rg1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \min_rgb_out_reg_reg[7]_2\(3 downto 0)
    );
\min_rgb_out_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => s_axis_tdata(16),
      I1 => p_1_in,
      I2 => min_rg1,
      I3 => s_axis_tdata(8),
      I4 => p_0_in,
      I5 => s_axis_tdata(0),
      O => D(0)
    );
\min_rgb_out_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => s_axis_tdata(17),
      I1 => p_1_in,
      I2 => min_rg1,
      I3 => s_axis_tdata(9),
      I4 => p_0_in,
      I5 => s_axis_tdata(1),
      O => D(1)
    );
\min_rgb_out_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => s_axis_tdata(18),
      I1 => p_1_in,
      I2 => min_rg1,
      I3 => s_axis_tdata(10),
      I4 => p_0_in,
      I5 => s_axis_tdata(2),
      O => D(2)
    );
\min_rgb_out_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => s_axis_tdata(19),
      I1 => p_1_in,
      I2 => min_rg1,
      I3 => s_axis_tdata(11),
      I4 => p_0_in,
      I5 => s_axis_tdata(3),
      O => D(3)
    );
\min_rgb_out_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => s_axis_tdata(20),
      I1 => p_1_in,
      I2 => min_rg1,
      I3 => s_axis_tdata(12),
      I4 => p_0_in,
      I5 => s_axis_tdata(4),
      O => D(4)
    );
\min_rgb_out_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => s_axis_tdata(21),
      I1 => p_1_in,
      I2 => min_rg1,
      I3 => s_axis_tdata(13),
      I4 => p_0_in,
      I5 => s_axis_tdata(5),
      O => D(5)
    );
\min_rgb_out_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => s_axis_tdata(22),
      I1 => p_1_in,
      I2 => min_rg1,
      I3 => s_axis_tdata(14),
      I4 => p_0_in,
      I5 => s_axis_tdata(6),
      O => D(6)
    );
\min_rgb_out_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => s_axis_tdata(23),
      I1 => p_1_in,
      I2 => min_rg1,
      I3 => s_axis_tdata(15),
      I4 => p_0_in,
      I5 => s_axis_tdata(7),
      O => D(7)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_in,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_p_0_out_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\p_0_out_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_1_in,
      CO(2) => \p_0_out_inferred__0/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__0/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \min_rgb_out_reg_reg[7]\(3 downto 0),
      O(3 downto 0) => \NLW_p_0_out_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \min_rgb_out_reg_reg[7]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sw_0 : in STD_LOGIC;
    \m_axis_tdata_reg[7]\ : in STD_LOGIC;
    \m_axis_tdata_reg[0]\ : in STD_LOGIC;
    \m_axis_tdata_reg[0]_0\ : in STD_LOGIC;
    \p_3_out_carry__0_i_24__1_0\ : in STD_LOGIC;
    \p_3_out_carry__0_i_24__1_1\ : in STD_LOGIC;
    \p_3_out_carry__1_0\ : in STD_LOGIC;
    \p_3_out_carry__1_i_2__1_0\ : in STD_LOGIC;
    p_3_out_carry_i_21_0 : in STD_LOGIC;
    \p_3_out_carry_i_2__1_0\ : in STD_LOGIC;
    \p_3_out_carry__0_i_2__1_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel is
  signal \U_RESTORE_PIXEL_R/p_2_in\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_1\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_2\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_3\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_4\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_5\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_6\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_7\ : STD_LOGIC;
  signal \approx_div0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__1_n_3\ : STD_LOGIC;
  signal \approx_div0_carry__1_n_6\ : STD_LOGIC;
  signal \approx_div0_carry__1_n_7\ : STD_LOGIC;
  signal \approx_div0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal approx_div0_carry_i_3_n_0 : STD_LOGIC;
  signal approx_div0_carry_n_0 : STD_LOGIC;
  signal approx_div0_carry_n_1 : STD_LOGIC;
  signal approx_div0_carry_n_2 : STD_LOGIC;
  signal approx_div0_carry_n_3 : STD_LOGIC;
  signal approx_div0_carry_n_4 : STD_LOGIC;
  signal approx_div0_carry_n_5 : STD_LOGIC;
  signal approx_div0_carry_n_6 : STD_LOGIC;
  signal approx_div0_carry_n_7 : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \approx_div__69\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal data1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data80 : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_9_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_3_out_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_13__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_14__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_15__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_16__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_17__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_18__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_19__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_21__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_22__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_23__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_25__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_26__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_27__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_28__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_11__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_12__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_13__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_9__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_3_out_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_12__0_n_0\ : STD_LOGIC;
  signal p_3_out_carry_i_13_n_0 : STD_LOGIC;
  signal \p_3_out_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_15__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_16__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_17__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_18__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_19__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_20__1_n_0\ : STD_LOGIC;
  signal p_3_out_carry_i_21_n_0 : STD_LOGIC;
  signal \p_3_out_carry_i_23__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_24__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_9__1_n_0\ : STD_LOGIC;
  signal p_3_out_carry_n_0 : STD_LOGIC;
  signal p_3_out_carry_n_1 : STD_LOGIC;
  signal p_3_out_carry_n_2 : STD_LOGIC;
  signal p_3_out_carry_n_3 : STD_LOGIC;
  signal \NLW_approx_div0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_approx_div0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_approx_div0_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_approx_div0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_3_out_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_3_out_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of approx_div0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of approx_div0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \approx_div0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \approx_div0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \approx_div0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \approx_div0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \approx_div0_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \approx_div0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \approx_div0_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \approx_div0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \approx_div0_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \approx_div0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_i_5\ : label is "soft_lutpair88";
  attribute ADDER_THRESHOLD of p_3_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_3_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_3_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_3_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_11__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_13__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_14__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_15__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_17__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_18__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_20\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_21__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_23__1\ : label is "soft_lutpair94";
  attribute ADDER_THRESHOLD of \p_3_out_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_3_out_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_12__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_13__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_6__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_9__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \p_3_out_carry_i_10__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of p_3_out_carry_i_13 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \p_3_out_carry_i_16__1\ : label is "soft_lutpair93";
begin
approx_div0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => approx_div0_carry_n_0,
      CO(2) => approx_div0_carry_n_1,
      CO(1) => approx_div0_carry_n_2,
      CO(0) => approx_div0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => s_axis_tdata(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => approx_div0_carry_n_4,
      O(2) => approx_div0_carry_n_5,
      O(1) => approx_div0_carry_n_6,
      O(0) => approx_div0_carry_n_7,
      S(3) => \approx_div0_carry_i_1__1_n_0\,
      S(2) => \approx_div0_carry_i_2__1_n_0\,
      S(1) => approx_div0_carry_i_3_n_0,
      S(0) => s_axis_tdata(0)
    );
\approx_div0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => approx_div0_carry_n_0,
      CO(3) => \approx_div0_carry__0_n_0\,
      CO(2) => \approx_div0_carry__0_n_1\,
      CO(1) => \approx_div0_carry__0_n_2\,
      CO(0) => \approx_div0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => data0(9),
      DI(2) => \approx_div0_carry__0_i_2__1_n_0\,
      DI(1) => \approx_div0_carry__0_i_3__1_n_0\,
      DI(0) => \approx_div0_carry__0_i_4__1_n_0\,
      O(3) => \approx_div0_carry__0_n_4\,
      O(2) => \approx_div0_carry__0_n_5\,
      O(1) => \approx_div0_carry__0_n_6\,
      O(0) => \approx_div0_carry__0_n_7\,
      S(3) => \approx_div0_carry__0_i_5__1_n_0\,
      S(2) => \approx_div0_carry__0_i_6__1_n_0\,
      S(1) => \approx_div0_carry__0_i_7__1_n_0\,
      S(0) => \approx_div0_carry__0_i_8__1_n_0\
    );
\approx_div0_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      O => data0(9)
    );
\approx_div0_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => \approx_div0_carry__0_i_2__1_n_0\
    );
\approx_div0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      O => \approx_div0_carry__0_i_3__1_n_0\
    );
\approx_div0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_tdata(2),
      O => \approx_div0_carry__0_i_4__1_n_0\
    );
\approx_div0_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"699A9A9A9A9A9A9A"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => \approx_div0_carry__0_i_5__1_n_0\
    );
\approx_div0_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAA95"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(5),
      O => \approx_div0_carry__0_i_6__1_n_0\
    );
\approx_div0_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"655A"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      O => \approx_div0_carry__0_i_7__1_n_0\
    );
\approx_div0_carry__0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      O => \approx_div0_carry__0_i_8__1_n_0\
    );
\approx_div0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \approx_div0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_approx_div0_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \approx_div0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \approx_div0_carry__1_i_1__1_n_0\,
      O(3 downto 2) => \NLW_approx_div0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \approx_div0_carry__1_n_6\,
      O(0) => \approx_div0_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \approx_div0_carry__1_i_2__1_n_0\,
      S(0) => \approx_div0_carry__1_i_3__1_n_0\
    );
\approx_div0_carry__1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800000000000"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(5),
      I5 => s_axis_tdata(6),
      O => \approx_div0_carry__1_i_1__1_n_0\
    );
\approx_div0_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => \approx_div0_carry__1_i_2__1_n_0\
    );
\approx_div0_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBCCCCCCC"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      I2 => s_axis_tdata(3),
      I3 => s_axis_tdata(2),
      I4 => s_axis_tdata(4),
      I5 => s_axis_tdata(5),
      O => \approx_div0_carry__1_i_3__1_n_0\
    );
\approx_div0_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      O => \approx_div0_carry_i_1__1_n_0\
    );
\approx_div0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => s_axis_tdata(2),
      O => \approx_div0_carry_i_2__1_n_0\
    );
approx_div0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_tdata(1),
      O => approx_div0_carry_i_3_n_0
    );
\approx_div0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \approx_div0_inferred__0/i__carry_n_0\,
      CO(2) => \approx_div0_inferred__0/i__carry_n_1\,
      CO(1) => \approx_div0_inferred__0/i__carry_n_2\,
      CO(0) => \approx_div0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => data0(6),
      DI(2 downto 1) => s_axis_tdata(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data5(3 downto 0),
      S(3) => \i__carry_i_2__25_n_0\,
      S(2) => \i__carry_i_3__25_n_0\,
      S(1) => \i__carry_i_4__25_n_0\,
      S(0) => s_axis_tdata(1)
    );
\approx_div0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \approx_div0_inferred__0/i__carry_n_0\,
      CO(3) => \approx_div0_inferred__0/i__carry__0_n_0\,
      CO(2) => \approx_div0_inferred__0/i__carry__0_n_1\,
      CO(1) => \approx_div0_inferred__0/i__carry__0_n_2\,
      CO(0) => \approx_div0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => data80,
      DI(2) => data0(9),
      DI(1) => \i__carry__0_i_2__1_n_0\,
      DI(0) => \i__carry__0_i_3__1_n_0\,
      O(3 downto 0) => data5(7 downto 4),
      S(3) => \i__carry__0_i_4__1_n_0\,
      S(2) => \i__carry__0_i_5__1_n_0\,
      S(1) => \i__carry__0_i_6__1_n_0\,
      S(0) => \i__carry__0_i_7__1_n_0\
    );
\approx_div0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \approx_div0_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_approx_div0_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \approx_div0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \approx_div0_carry__1_i_1__1_n_0\,
      O(3 downto 2) => \NLW_approx_div0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data5(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__1_i_1__1_n_0\,
      S(0) => \i__carry__1_i_2__1_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57777777FFFFFFFF"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(5),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(2),
      I4 => s_axis_tdata(3),
      I5 => s_axis_tdata(7),
      O => data80
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001555EAAA1555"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007F807FFF807F"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2999D666"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(6),
      O => \i__carry__0_i_6__1_n_0\
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E619"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      O => \i__carry__0_i_7__1_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(5),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(2),
      I4 => s_axis_tdata(3),
      I5 => s_axis_tdata(7),
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFFFF"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_tdata(2),
      O => data0(6)
    );
\i__carry_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => \i__carry_i_2__25_n_0\
    );
\i__carry_i_3__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(1),
      O => \i__carry_i_3__25_n_0\
    );
\i__carry_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(0),
      O => \i__carry_i_4__25_n_0\
    );
\m_axis_tdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83328332FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(0),
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[6]_i_3_n_0\,
      I4 => s_axis_tdata(0),
      I5 => sw_0,
      O => D(0)
    );
\m_axis_tdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => data5(0),
      I1 => \m_axis_tdata_reg[0]\,
      I2 => \m_axis_tdata_reg[0]_0\,
      I3 => approx_div0_carry_n_7,
      I4 => \m_axis_tdata_reg[7]\,
      I5 => \m_axis_tdata[0]_i_3_n_0\,
      O => \approx_div__69\(0)
    );
\m_axis_tdata[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data1(0),
      I1 => \m_axis_tdata_reg[0]\,
      I2 => s_axis_tdata(0),
      I3 => \m_axis_tdata_reg[0]_0\,
      O => \m_axis_tdata[0]_i_3_n_0\
    );
\m_axis_tdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83328332FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(1),
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[6]_i_3_n_0\,
      I4 => s_axis_tdata(1),
      I5 => sw_0,
      O => D(1)
    );
\m_axis_tdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata[1]_i_3_n_0\,
      I1 => \m_axis_tdata_reg[7]\,
      I2 => data1(1),
      I3 => \m_axis_tdata_reg[0]\,
      I4 => s_axis_tdata(1),
      I5 => \m_axis_tdata_reg[0]_0\,
      O => \approx_div__69\(1)
    );
\m_axis_tdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => data5(1),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => \m_axis_tdata_reg[0]_0\,
      I4 => approx_div0_carry_n_6,
      O => \m_axis_tdata[1]_i_3_n_0\
    );
\m_axis_tdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(2),
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[6]_i_3_n_0\,
      I4 => s_axis_tdata(2),
      I5 => sw_0,
      O => D(2)
    );
\m_axis_tdata[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080B"
    )
        port map (
      I0 => data1(2),
      I1 => \m_axis_tdata_reg[0]\,
      I2 => \m_axis_tdata_reg[0]_0\,
      I3 => s_axis_tdata(2),
      O => \m_axis_tdata[2]_i_3_n_0\
    );
\m_axis_tdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => data5(2),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => approx_div0_carry_n_5,
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => s_axis_tdata(0),
      O => \m_axis_tdata[2]_i_4_n_0\
    );
\m_axis_tdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[3]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[6]_i_3_n_0\,
      I4 => s_axis_tdata(3),
      I5 => sw_0,
      O => D(3)
    );
\m_axis_tdata[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \approx_div__69\(2),
      I1 => \approx_div__69\(3),
      O => \m_axis_tdata[3]_i_2_n_0\
    );
\m_axis_tdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[4]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[6]_i_3_n_0\,
      I4 => s_axis_tdata(4),
      I5 => sw_0,
      O => D(4)
    );
\m_axis_tdata[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \approx_div__69\(3),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(4),
      O => \m_axis_tdata[4]_i_2_n_0\
    );
\m_axis_tdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83328332FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[5]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[6]_i_3_n_0\,
      I4 => s_axis_tdata(5),
      I5 => sw_0,
      O => D(5)
    );
\m_axis_tdata[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \approx_div__69\(4),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(3),
      I3 => \approx_div__69\(5),
      O => \m_axis_tdata[5]_i_2_n_0\
    );
\m_axis_tdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[6]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[6]_i_3_n_0\,
      I4 => s_axis_tdata(6),
      I5 => sw_0,
      O => D(6)
    );
\m_axis_tdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \approx_div__69\(3),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(4),
      I3 => \approx_div__69\(5),
      I4 => \approx_div__69\(6),
      O => \m_axis_tdata[6]_i_2_n_0\
    );
\m_axis_tdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEEA"
    )
        port map (
      I0 => \approx_div__69\(6),
      I1 => \approx_div__69\(5),
      I2 => \approx_div__69\(4),
      I3 => \approx_div__69\(2),
      I4 => \approx_div__69\(3),
      I5 => \approx_div__69\(7),
      O => \m_axis_tdata[6]_i_3_n_0\
    );
\m_axis_tdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91159115FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(9),
      I1 => \approx_div__69\(8),
      I2 => \approx_div__69\(7),
      I3 => \m_axis_tdata[7]_i_5_n_0\,
      I4 => s_axis_tdata(7),
      I5 => sw_0,
      O => D(7)
    );
\m_axis_tdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(7),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => data0(7),
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => \p_3_out_carry__0_i_10__1_n_0\,
      O => \m_axis_tdata[7]_i_10_n_0\
    );
\m_axis_tdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14__1_n_0\,
      I1 => data5(7),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => \approx_div0_carry__0_n_4\,
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => data0(9),
      O => \m_axis_tdata[7]_i_11_n_0\
    );
\m_axis_tdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFCFC0"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => data1(3),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(2),
      I5 => \m_axis_tdata_reg[0]_0\,
      O => \m_axis_tdata[7]_i_16_n_0\
    );
\m_axis_tdata[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => data5(3),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => approx_div0_carry_n_4,
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => s_axis_tdata(1),
      O => \m_axis_tdata[7]_i_17_n_0\
    );
\m_axis_tdata[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => data1(4),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => s_axis_tdata(0),
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => data0(8),
      O => \m_axis_tdata[7]_i_18_n_0\
    );
\m_axis_tdata[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50C0C0AFA0CFCF"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => data5(4),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => \approx_div0_carry__0_n_7\,
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => s_axis_tdata(2),
      O => \m_axis_tdata[7]_i_19_n_0\
    );
\m_axis_tdata[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => data1(5),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => s_axis_tdata(1),
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => data0(9),
      O => \m_axis_tdata[7]_i_20_n_0\
    );
\m_axis_tdata[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => data5(5),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => \approx_div0_carry__0_n_6\,
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => data0(7),
      O => \m_axis_tdata[7]_i_21_n_0\
    );
\m_axis_tdata[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AFCFCF50AFC0C0"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => data1(6),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => s_axis_tdata(2),
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => \p_3_out_carry__0_i_14__1_n_0\,
      O => \m_axis_tdata[7]_i_22_n_0\
    );
\m_axis_tdata[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => data5(6),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => \approx_div0_carry__0_n_5\,
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => data0(8),
      O => \m_axis_tdata[7]_i_23_n_0\
    );
\m_axis_tdata[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \approx_div__69\(3),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(4),
      I3 => \approx_div__69\(5),
      I4 => \approx_div__69\(6),
      O => \m_axis_tdata[7]_i_5_n_0\
    );
\m_axis_tdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14__1_n_0\,
      I1 => data1(9),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => data0(9),
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => data80,
      O => \m_axis_tdata[7]_i_6_n_0\
    );
\m_axis_tdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data80,
      I1 => data5(9),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => \approx_div0_carry__1_n_6\,
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => \p_3_out_carry__0_i_10__1_n_0\,
      O => \m_axis_tdata[7]_i_7_n_0\
    );
\m_axis_tdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => data1(8),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => data0(8),
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => data80,
      O => \m_axis_tdata[7]_i_8_n_0\
    );
\m_axis_tdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10__1_n_0\,
      I1 => data5(8),
      I2 => \m_axis_tdata_reg[0]\,
      I3 => \approx_div0_carry__1_n_7\,
      I4 => \m_axis_tdata_reg[0]_0\,
      I5 => \p_3_out_carry__0_i_14__1_n_0\,
      O => \m_axis_tdata[7]_i_9_n_0\
    );
\m_axis_tdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_3_n_0\,
      I1 => \m_axis_tdata[2]_i_4_n_0\,
      O => \approx_div__69\(2),
      S => \m_axis_tdata_reg[7]\
    );
\m_axis_tdata_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_16_n_0\,
      I1 => \m_axis_tdata[7]_i_17_n_0\,
      O => \approx_div__69\(3),
      S => \m_axis_tdata_reg[7]\
    );
\m_axis_tdata_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_18_n_0\,
      I1 => \m_axis_tdata[7]_i_19_n_0\,
      O => \approx_div__69\(4),
      S => \m_axis_tdata_reg[7]\
    );
\m_axis_tdata_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_20_n_0\,
      I1 => \m_axis_tdata[7]_i_21_n_0\,
      O => \approx_div__69\(5),
      S => \m_axis_tdata_reg[7]\
    );
\m_axis_tdata_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_22_n_0\,
      I1 => \m_axis_tdata[7]_i_23_n_0\,
      O => \approx_div__69\(6),
      S => \m_axis_tdata_reg[7]\
    );
\m_axis_tdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_6_n_0\,
      I1 => \m_axis_tdata[7]_i_7_n_0\,
      O => \approx_div__69\(9),
      S => \m_axis_tdata_reg[7]\
    );
\m_axis_tdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_8_n_0\,
      I1 => \m_axis_tdata[7]_i_9_n_0\,
      O => \approx_div__69\(8),
      S => \m_axis_tdata_reg[7]\
    );
\m_axis_tdata_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_10_n_0\,
      I1 => \m_axis_tdata[7]_i_11_n_0\,
      O => \approx_div__69\(7),
      S => \m_axis_tdata_reg[7]\
    );
p_3_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_3_out_carry_n_0,
      CO(2) => p_3_out_carry_n_1,
      CO(1) => p_3_out_carry_n_2,
      CO(0) => p_3_out_carry_n_3,
      CYINIT => p_0_out(0),
      DI(3) => \p_3_out_carry_i_2__1_n_0\,
      DI(2) => \p_3_out_carry_i_3__1_n_0\,
      DI(1) => \p_3_out_carry_i_4__1_n_0\,
      DI(0) => \U_RESTORE_PIXEL_R/p_2_in\,
      O(3 downto 0) => data1(3 downto 0),
      S(3) => \p_3_out_carry_i_6__1_n_0\,
      S(2) => \p_3_out_carry_i_7__1_n_0\,
      S(1) => \p_3_out_carry_i_8__1_n_0\,
      S(0) => \p_3_out_carry_i_9__1_n_0\
    );
\p_3_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_3_out_carry_n_0,
      CO(3) => \p_3_out_carry__0_n_0\,
      CO(2) => \p_3_out_carry__0_n_1\,
      CO(1) => \p_3_out_carry__0_n_2\,
      CO(0) => \p_3_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_3_out_carry__0_i_1__1_n_0\,
      DI(2) => \p_3_out_carry__0_i_2__1_n_0\,
      DI(1) => \p_3_out_carry__0_i_3__1_n_0\,
      DI(0) => \p_3_out_carry__0_i_4__1_n_0\,
      O(3 downto 0) => data1(7 downto 4),
      S(3) => \p_3_out_carry__0_i_5__1_n_0\,
      S(2) => \p_3_out_carry__0_i_6__1_n_0\,
      S(1) => \p_3_out_carry__0_i_7__1_n_0\,
      S(0) => \p_3_out_carry__0_i_8__1_n_0\
    );
\p_3_out_carry__0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFF800000"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \p_3_out_carry__0_i_10__1_n_0\
    );
\p_3_out_carry__0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \approx_div0_carry__1_i_1__1_n_0\,
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => data5(6),
      O => \p_3_out_carry__0_i_11__1_n_0\
    );
\p_3_out_carry__0_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_5\,
      I1 => data80,
      I2 => \p_3_out_carry__0_i_2__1_0\,
      I3 => \p_3_out_carry__0_i_14__1_n_0\,
      I4 => \p_3_out_carry_i_2__1_0\,
      I5 => data0(9),
      O => \p_3_out_carry__0_i_12__1_n_0\
    );
\p_3_out_carry__0_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB8"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      O => \p_3_out_carry__0_i_13__1_n_0\
    );
\p_3_out_carry__0_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(6),
      O => \p_3_out_carry__0_i_14__1_n_0\
    );
\p_3_out_carry__0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10__1_n_0\,
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => data5(5),
      O => \p_3_out_carry__0_i_15__1_n_0\
    );
\p_3_out_carry__0_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_6\,
      I1 => \p_3_out_carry__0_i_10__1_n_0\,
      I2 => \p_3_out_carry__0_i_2__1_0\,
      I3 => data0(9),
      I4 => \p_3_out_carry_i_2__1_0\,
      I5 => data0(8),
      O => \p_3_out_carry__0_i_16__1_n_0\
    );
\p_3_out_carry__0_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => s_axis_tdata(2),
      O => \p_3_out_carry__0_i_17__1_n_0\
    );
\p_3_out_carry__0_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14__1_n_0\,
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => data5(4),
      O => \p_3_out_carry__0_i_18__1_n_0\
    );
\p_3_out_carry__0_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_7\,
      I1 => \p_3_out_carry__0_i_14__1_n_0\,
      I2 => \p_3_out_carry__0_i_2__1_0\,
      I3 => data0(8),
      I4 => \p_3_out_carry_i_2__1_0\,
      I5 => data0(7),
      O => \p_3_out_carry__0_i_19__1_n_0\
    );
\p_3_out_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6762FFFF67620000"
    )
        port map (
      I0 => p_3_out_carry_i_21_0,
      I1 => \approx_div0_carry__1_i_1__1_n_0\,
      I2 => \p_3_out_carry_i_2__1_0\,
      I3 => data5(7),
      I4 => \p_3_out_carry__1_i_2__1_0\,
      I5 => \p_3_out_carry__0_i_9__1_n_0\,
      O => \p_3_out_carry__0_i_1__1_n_0\
    );
\p_3_out_carry__0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => s_axis_tdata(1),
      O => \p_3_out_carry__0_i_20_n_0\
    );
\p_3_out_carry__0_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777444"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(4),
      O => \p_3_out_carry__0_i_21__1_n_0\
    );
\p_3_out_carry__0_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_4\,
      I1 => data80,
      I2 => \p_3_out_carry__0_i_2__1_0\,
      I3 => \p_3_out_carry__0_i_10__1_n_0\,
      I4 => \p_3_out_carry_i_2__1_0\,
      I5 => \p_3_out_carry__0_i_14__1_n_0\,
      O => \p_3_out_carry__0_i_22__1_n_0\
    );
\p_3_out_carry__0_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6762"
    )
        port map (
      I0 => p_3_out_carry_i_21_0,
      I1 => \approx_div0_carry__1_i_1__1_n_0\,
      I2 => \p_3_out_carry_i_2__1_0\,
      I3 => data5(7),
      O => \p_3_out_carry__0_i_23__1_n_0\
    );
\p_3_out_carry__0_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88B8BBB8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__0_i_28__1_n_0\,
      I1 => \p_3_out_carry__1_0\,
      I2 => s_axis_tdata(4),
      I3 => \p_3_out_carry__0_i_24__1_1\,
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => p_0_out(7)
    );
\p_3_out_carry__0_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14__1_n_0\,
      I1 => data80,
      I2 => \p_3_out_carry__0_i_24__1_0\,
      I3 => data0(9),
      I4 => \p_3_out_carry__0_i_24__1_1\,
      I5 => data0(8),
      O => \p_3_out_carry__0_i_25__1_n_0\
    );
\p_3_out_carry__0_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => \p_3_out_carry__0_i_10__1_n_0\,
      I2 => \p_3_out_carry__0_i_24__1_0\,
      I3 => data0(8),
      I4 => \p_3_out_carry__0_i_24__1_1\,
      I5 => data0(7),
      O => \p_3_out_carry__0_i_26__1_n_0\
    );
\p_3_out_carry__0_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AFC0C0AFA0CFCF"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => \p_3_out_carry__0_i_14__1_n_0\,
      I2 => \p_3_out_carry__0_i_24__1_0\,
      I3 => s_axis_tdata(3),
      I4 => \p_3_out_carry__0_i_24__1_1\,
      I5 => s_axis_tdata(2),
      O => \p_3_out_carry__0_i_27__1_n_0\
    );
\p_3_out_carry__0_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10__1_n_0\,
      I1 => data80,
      I2 => \p_3_out_carry__0_i_24__1_0\,
      I3 => \p_3_out_carry__0_i_14__1_n_0\,
      I4 => \p_3_out_carry__0_i_24__1_1\,
      I5 => data0(9),
      O => \p_3_out_carry__0_i_28__1_n_0\
    );
\p_3_out_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10__1_n_0\,
      I1 => \p_3_out_carry__0_i_11__1_n_0\,
      I2 => \p_3_out_carry__1_i_2__1_0\,
      I3 => \p_3_out_carry__0_i_12__1_n_0\,
      I4 => p_3_out_carry_i_21_0,
      I5 => \p_3_out_carry__0_i_13__1_n_0\,
      O => \p_3_out_carry__0_i_2__1_n_0\
    );
\p_3_out_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14__1_n_0\,
      I1 => \p_3_out_carry__0_i_15__1_n_0\,
      I2 => \p_3_out_carry__1_i_2__1_0\,
      I3 => \p_3_out_carry__0_i_16__1_n_0\,
      I4 => p_3_out_carry_i_21_0,
      I5 => \p_3_out_carry__0_i_17__1_n_0\,
      O => \p_3_out_carry__0_i_3__1_n_0\
    );
\p_3_out_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => \p_3_out_carry__0_i_18__1_n_0\,
      I2 => \p_3_out_carry__1_i_2__1_0\,
      I3 => \p_3_out_carry__0_i_19__1_n_0\,
      I4 => p_3_out_carry_i_21_0,
      I5 => \p_3_out_carry__0_i_20_n_0\,
      O => \p_3_out_carry__0_i_4__1_n_0\
    );
\p_3_out_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFE200E2"
    )
        port map (
      I0 => \p_3_out_carry__0_i_21__1_n_0\,
      I1 => p_3_out_carry_i_21_0,
      I2 => \p_3_out_carry__0_i_22__1_n_0\,
      I3 => \p_3_out_carry__1_i_2__1_0\,
      I4 => \p_3_out_carry__0_i_23__1_n_0\,
      I5 => p_0_out(7),
      O => \p_3_out_carry__0_i_5__1_n_0\
    );
\p_3_out_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559969AAAA9969"
    )
        port map (
      I0 => \p_3_out_carry__0_i_2__1_n_0\,
      I1 => s_axis_tdata(2),
      I2 => \p_3_out_carry__0_i_24__1_1\,
      I3 => s_axis_tdata(3),
      I4 => \p_3_out_carry__1_0\,
      I5 => \p_3_out_carry__0_i_25__1_n_0\,
      O => \p_3_out_carry__0_i_6__1_n_0\
    );
\p_3_out_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A656AAAAA656"
    )
        port map (
      I0 => \p_3_out_carry__0_i_3__1_n_0\,
      I1 => s_axis_tdata(1),
      I2 => \p_3_out_carry__0_i_24__1_1\,
      I3 => s_axis_tdata(2),
      I4 => \p_3_out_carry__1_0\,
      I5 => \p_3_out_carry__0_i_26__1_n_0\,
      O => \p_3_out_carry__0_i_7__1_n_0\
    );
\p_3_out_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \p_3_out_carry__0_i_4__1_n_0\,
      I1 => s_axis_tdata(0),
      I2 => \p_3_out_carry__0_i_24__1_1\,
      I3 => s_axis_tdata(1),
      I4 => \p_3_out_carry__1_0\,
      I5 => \p_3_out_carry__0_i_27__1_n_0\,
      O => \p_3_out_carry__0_i_8__1_n_0\
    );
\p_3_out_carry__0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__0_i_22__1_n_0\,
      I1 => p_3_out_carry_i_21_0,
      I2 => data0(9),
      I3 => \p_3_out_carry_i_2__1_0\,
      I4 => data0(8),
      O => \p_3_out_carry__0_i_9__1_n_0\
    );
\p_3_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_3_out_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_3_out_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_3_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_3_out_carry__1_i_1__1_n_0\,
      O(3 downto 2) => \NLW_p_3_out_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data1(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \p_3_out_carry__1_i_2__1_n_0\,
      S(0) => \p_3_out_carry__1_i_3__1_n_0\
    );
\p_3_out_carry__1_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__1_i_12__1_n_0\,
      I1 => \p_3_out_carry__1_0\,
      I2 => data0(9),
      I3 => \p_3_out_carry__0_i_24__1_1\,
      I4 => data0(8),
      O => p_0_out(8)
    );
\p_3_out_carry__1_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \approx_div0_carry__1_n_6\,
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => \p_3_out_carry__0_i_2__1_0\,
      I3 => data80,
      I4 => p_3_out_carry_i_21_0,
      I5 => \p_3_out_carry__1_i_13__1_n_0\,
      O => \p_3_out_carry__1_i_11__1_n_0\
    );
\p_3_out_carry__1_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data80,
      I1 => \p_3_out_carry__0_i_24__1_0\,
      I2 => \p_3_out_carry__0_i_10__1_n_0\,
      I3 => \p_3_out_carry__0_i_24__1_1\,
      I4 => \p_3_out_carry__0_i_14__1_n_0\,
      O => \p_3_out_carry__1_i_12__1_n_0\
    );
\p_3_out_carry__1_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10__1_n_0\,
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => \p_3_out_carry__0_i_14__1_n_0\,
      O => \p_3_out_carry__1_i_13__1_n_0\
    );
\p_3_out_carry__1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6762FFFF67620000"
    )
        port map (
      I0 => p_3_out_carry_i_21_0,
      I1 => \approx_div0_carry__1_i_1__1_n_0\,
      I2 => \p_3_out_carry_i_2__1_0\,
      I3 => data5(8),
      I4 => \p_3_out_carry__1_i_2__1_0\,
      I5 => \p_3_out_carry__1_i_4__1_n_0\,
      O => \p_3_out_carry__1_i_1__1_n_0\
    );
\p_3_out_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \p_3_out_carry__1_i_5__1_n_0\,
      I1 => data0(9),
      I2 => \p_3_out_carry__0_i_24__1_1\,
      I3 => \p_3_out_carry__0_i_14__1_n_0\,
      I4 => \p_3_out_carry__1_0\,
      I5 => \p_3_out_carry__1_i_6__1_n_0\,
      O => \p_3_out_carry__1_i_2__1_n_0\
    );
\p_3_out_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFE200E2"
    )
        port map (
      I0 => \p_3_out_carry__1_i_7__1_n_0\,
      I1 => p_3_out_carry_i_21_0,
      I2 => \p_3_out_carry__1_i_8__1_n_0\,
      I3 => \p_3_out_carry__1_i_2__1_0\,
      I4 => \p_3_out_carry__1_i_9__1_n_0\,
      I5 => p_0_out(8),
      O => \p_3_out_carry__1_i_3__1_n_0\
    );
\p_3_out_carry__1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__1_i_8__1_n_0\,
      I1 => p_3_out_carry_i_21_0,
      I2 => \p_3_out_carry__0_i_14__1_n_0\,
      I3 => \p_3_out_carry_i_2__1_0\,
      I4 => data0(9),
      O => \p_3_out_carry__1_i_4__1_n_0\
    );
\p_3_out_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6762FFFF67620000"
    )
        port map (
      I0 => p_3_out_carry_i_21_0,
      I1 => \approx_div0_carry__1_i_1__1_n_0\,
      I2 => \p_3_out_carry_i_2__1_0\,
      I3 => data5(9),
      I4 => \p_3_out_carry__1_i_2__1_0\,
      I5 => \p_3_out_carry__1_i_11__1_n_0\,
      O => \p_3_out_carry__1_i_5__1_n_0\
    );
\p_3_out_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \p_3_out_carry__0_i_24__1_0\,
      I1 => data80,
      I2 => \p_3_out_carry__0_i_24__1_1\,
      I3 => \p_3_out_carry__0_i_10__1_n_0\,
      O => \p_3_out_carry__1_i_6__1_n_0\
    );
\p_3_out_carry__1_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"744B4B4B4B4B4B4B"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => \p_3_out_carry__1_i_7__1_n_0\
    );
\p_3_out_carry__1_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \approx_div0_carry__1_n_7\,
      I1 => \p_3_out_carry__0_i_2__1_0\,
      I2 => data80,
      I3 => \p_3_out_carry_i_2__1_0\,
      I4 => \p_3_out_carry__0_i_10__1_n_0\,
      O => \p_3_out_carry__1_i_8__1_n_0\
    );
\p_3_out_carry__1_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6762"
    )
        port map (
      I0 => p_3_out_carry_i_21_0,
      I1 => \approx_div0_carry__1_i_1__1_n_0\,
      I2 => \p_3_out_carry_i_2__1_0\,
      I3 => data5(8),
      O => \p_3_out_carry__1_i_9__1_n_0\
    );
p_3_out_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A0000"
    )
        port map (
      I0 => \p_3_out_carry__1_0\,
      I1 => s_axis_tdata(0),
      I2 => \p_3_out_carry__0_i_24__1_1\,
      I3 => s_axis_tdata(2),
      I4 => \p_3_out_carry__0_i_24__1_0\,
      O => p_0_out(0)
    );
\p_3_out_carry_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => data0(8)
    );
\p_3_out_carry_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => \p_3_out_carry_i_2__1_0\,
      I5 => data5(3),
      O => \p_3_out_carry_i_11__0_n_0\
    );
\p_3_out_carry_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFC0C0AFA0CFCF"
    )
        port map (
      I0 => approx_div0_carry_n_4,
      I1 => data0(9),
      I2 => \p_3_out_carry__0_i_2__1_0\,
      I3 => s_axis_tdata(3),
      I4 => \p_3_out_carry_i_2__1_0\,
      I5 => s_axis_tdata(2),
      O => \p_3_out_carry_i_12__0_n_0\
    );
p_3_out_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => \p_3_out_carry_i_2__1_0\,
      I2 => s_axis_tdata(0),
      O => p_3_out_carry_i_13_n_0
    );
\p_3_out_carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB15FF54BB10AA0"
    )
        port map (
      I0 => p_3_out_carry_i_21_0,
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(3),
      I3 => s_axis_tdata(2),
      I4 => \p_3_out_carry_i_2__1_0\,
      I5 => data5(2),
      O => \p_3_out_carry_i_14__0_n_0\
    );
\p_3_out_carry_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => approx_div0_carry_n_5,
      I1 => data0(8),
      I2 => \p_3_out_carry__0_i_2__1_0\,
      I3 => s_axis_tdata(2),
      I4 => \p_3_out_carry_i_2__1_0\,
      I5 => s_axis_tdata(1),
      O => \p_3_out_carry_i_15__0_n_0\
    );
\p_3_out_carry_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => \p_3_out_carry_i_2__1_0\,
      I3 => data5(1),
      O => \p_3_out_carry_i_16__1_n_0\
    );
\p_3_out_carry_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => approx_div0_carry_n_6,
      I1 => data0(7),
      I2 => \p_3_out_carry__0_i_2__1_0\,
      I3 => s_axis_tdata(1),
      I4 => \p_3_out_carry_i_2__1_0\,
      I5 => s_axis_tdata(0),
      O => \p_3_out_carry_i_17__0_n_0\
    );
\p_3_out_carry_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AFCFCF50AFC0C0"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => data0(9),
      I2 => \p_3_out_carry__0_i_24__1_0\,
      I3 => s_axis_tdata(2),
      I4 => \p_3_out_carry__0_i_24__1_1\,
      I5 => s_axis_tdata(1),
      O => \p_3_out_carry_i_18__0_n_0\
    );
\p_3_out_carry_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => data0(8),
      I2 => \p_3_out_carry__0_i_24__1_0\,
      I3 => s_axis_tdata(1),
      I4 => \p_3_out_carry__0_i_24__1_1\,
      I5 => s_axis_tdata(0),
      O => \p_3_out_carry_i_19__1_n_0\
    );
\p_3_out_carry_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF3C00AA003C00"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(3),
      I3 => \p_3_out_carry__0_i_24__1_0\,
      I4 => \p_3_out_carry__0_i_24__1_1\,
      I5 => s_axis_tdata(0),
      O => \p_3_out_carry_i_20__1_n_0\
    );
p_3_out_carry_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_3_out_carry_i_23__0_n_0\,
      I1 => \p_3_out_carry_i_24__0_n_0\,
      O => p_3_out_carry_i_21_n_0,
      S => \p_3_out_carry__1_i_2__1_0\
    );
\p_3_out_carry_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      O => data0(7)
    );
\p_3_out_carry_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080AA8000800A80"
    )
        port map (
      I0 => p_3_out_carry_i_21_0,
      I1 => s_axis_tdata(0),
      I2 => \p_3_out_carry_i_2__1_0\,
      I3 => \p_3_out_carry__0_i_2__1_0\,
      I4 => s_axis_tdata(2),
      I5 => approx_div0_carry_n_7,
      O => \p_3_out_carry_i_23__0_n_0\
    );
\p_3_out_carry_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => p_3_out_carry_i_21_0,
      I2 => s_axis_tdata(2),
      I3 => \p_3_out_carry_i_2__1_0\,
      I4 => data5(0),
      O => \p_3_out_carry_i_24__0_n_0\
    );
\p_3_out_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => \p_3_out_carry_i_11__0_n_0\,
      I2 => \p_3_out_carry__1_i_2__1_0\,
      I3 => \p_3_out_carry_i_12__0_n_0\,
      I4 => p_3_out_carry_i_21_0,
      I5 => p_3_out_carry_i_13_n_0,
      O => \p_3_out_carry_i_2__1_n_0\
    );
\p_3_out_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \p_3_out_carry_i_14__0_n_0\,
      I1 => \p_3_out_carry__1_i_2__1_0\,
      I2 => \p_3_out_carry_i_15__0_n_0\,
      I3 => p_3_out_carry_i_21_0,
      I4 => \p_3_out_carry_i_2__1_0\,
      I5 => s_axis_tdata(0),
      O => \p_3_out_carry_i_3__1_n_0\
    );
\p_3_out_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FC050C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => \p_3_out_carry_i_16__1_n_0\,
      I2 => \p_3_out_carry__1_i_2__1_0\,
      I3 => p_3_out_carry_i_21_0,
      I4 => \p_3_out_carry_i_17__0_n_0\,
      O => \p_3_out_carry_i_4__1_n_0\
    );
p_3_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      O => \U_RESTORE_PIXEL_R/p_2_in\
    );
\p_3_out_carry_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \p_3_out_carry_i_2__1_n_0\,
      I1 => s_axis_tdata(0),
      I2 => \p_3_out_carry__0_i_24__1_1\,
      I3 => \p_3_out_carry__1_0\,
      I4 => \p_3_out_carry_i_18__0_n_0\,
      O => \p_3_out_carry_i_6__1_n_0\
    );
\p_3_out_carry_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_3_out_carry_i_3__1_n_0\,
      I1 => \p_3_out_carry_i_19__1_n_0\,
      I2 => \p_3_out_carry__1_0\,
      O => \p_3_out_carry_i_7__1_n_0\
    );
\p_3_out_carry_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_3_out_carry_i_4__1_n_0\,
      I1 => \p_3_out_carry_i_20__1_n_0\,
      I2 => \p_3_out_carry__1_0\,
      O => \p_3_out_carry_i_8__1_n_0\
    );
\p_3_out_carry_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => p_3_out_carry_i_21_n_0,
      O => \p_3_out_carry_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sw_0 : in STD_LOGIC;
    \m_axis_tdata_reg[15]\ : in STD_LOGIC;
    \m_axis_tdata_reg[8]\ : in STD_LOGIC;
    \m_axis_tdata_reg[8]_0\ : in STD_LOGIC;
    p_3_out_carry_0 : in STD_LOGIC;
    p_3_out_carry_1 : in STD_LOGIC;
    p_3_out_carry_2 : in STD_LOGIC;
    \p_3_out_carry_i_9__0_0\ : in STD_LOGIC;
    \p_3_out_carry_i_21__0_0\ : in STD_LOGIC;
    \p_3_out_carry__0_i_4__0_0\ : in STD_LOGIC;
    \p_3_out_carry_i_21__0_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel_0 : entity is "restore_pixel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel_0 is
  signal \approx_div0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_1\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_2\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_3\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_4\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_5\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_6\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_7\ : STD_LOGIC;
  signal \approx_div0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__1_n_3\ : STD_LOGIC;
  signal \approx_div0_carry__1_n_6\ : STD_LOGIC;
  signal \approx_div0_carry__1_n_7\ : STD_LOGIC;
  signal \approx_div0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal approx_div0_carry_n_0 : STD_LOGIC;
  signal approx_div0_carry_n_1 : STD_LOGIC;
  signal approx_div0_carry_n_2 : STD_LOGIC;
  signal approx_div0_carry_n_3 : STD_LOGIC;
  signal approx_div0_carry_n_4 : STD_LOGIC;
  signal approx_div0_carry_n_5 : STD_LOGIC;
  signal approx_div0_carry_n_6 : STD_LOGIC;
  signal approx_div0_carry_n_7 : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \approx_div__69\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal data1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data80 : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_3_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_3_out_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_13__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_14__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_15__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_16__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_17__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_18__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_19__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_20__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_21__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_22__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_23__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_25__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_26__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_27__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_28__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_11__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_12__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_13__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_n_3\ : STD_LOGIC;
  signal p_3_out_carry_i_11_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_12_n_0 : STD_LOGIC;
  signal \p_3_out_carry_i_13__0_n_0\ : STD_LOGIC;
  signal p_3_out_carry_i_14_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_15_n_0 : STD_LOGIC;
  signal \p_3_out_carry_i_16__0_n_0\ : STD_LOGIC;
  signal p_3_out_carry_i_17_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_18_n_0 : STD_LOGIC;
  signal \p_3_out_carry_i_19__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_20__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_21__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_23__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_24__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry_i_9__0_n_0\ : STD_LOGIC;
  signal p_3_out_carry_n_0 : STD_LOGIC;
  signal p_3_out_carry_n_1 : STD_LOGIC;
  signal p_3_out_carry_n_2 : STD_LOGIC;
  signal p_3_out_carry_n_3 : STD_LOGIC;
  signal \NLW_approx_div0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_approx_div0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_approx_div0_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_approx_div0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_3_out_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_3_out_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of approx_div0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of approx_div0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \approx_div0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \approx_div0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \approx_div0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \approx_div0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \approx_div0_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \approx_div0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \approx_div0_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \approx_div0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \approx_div0_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \approx_div0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \m_axis_tdata[15]_i_5\ : label is "soft_lutpair98";
  attribute ADDER_THRESHOLD of p_3_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_3_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_3_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_3_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_11__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_13__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_14__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_15__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_17__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_18__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_20__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_21__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_23__0\ : label is "soft_lutpair104";
  attribute ADDER_THRESHOLD of \p_3_out_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_3_out_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_12__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_13__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_6__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_9__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \p_3_out_carry_i_10__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \p_3_out_carry_i_13__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \p_3_out_carry_i_16__0\ : label is "soft_lutpair103";
begin
approx_div0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => approx_div0_carry_n_0,
      CO(2) => approx_div0_carry_n_1,
      CO(1) => approx_div0_carry_n_2,
      CO(0) => approx_div0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => s_axis_tdata(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => approx_div0_carry_n_4,
      O(2) => approx_div0_carry_n_5,
      O(1) => approx_div0_carry_n_6,
      O(0) => approx_div0_carry_n_7,
      S(3) => \approx_div0_carry_i_1__0_n_0\,
      S(2) => \approx_div0_carry_i_2__0_n_0\,
      S(1) => \approx_div0_carry_i_3__1_n_0\,
      S(0) => s_axis_tdata(0)
    );
\approx_div0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => approx_div0_carry_n_0,
      CO(3) => \approx_div0_carry__0_n_0\,
      CO(2) => \approx_div0_carry__0_n_1\,
      CO(1) => \approx_div0_carry__0_n_2\,
      CO(0) => \approx_div0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => data0(9),
      DI(2) => \approx_div0_carry__0_i_2__0_n_0\,
      DI(1) => \approx_div0_carry__0_i_3__0_n_0\,
      DI(0) => \approx_div0_carry__0_i_4__0_n_0\,
      O(3) => \approx_div0_carry__0_n_4\,
      O(2) => \approx_div0_carry__0_n_5\,
      O(1) => \approx_div0_carry__0_n_6\,
      O(0) => \approx_div0_carry__0_n_7\,
      S(3) => \approx_div0_carry__0_i_5__0_n_0\,
      S(2) => \approx_div0_carry__0_i_6__0_n_0\,
      S(1) => \approx_div0_carry__0_i_7__0_n_0\,
      S(0) => \approx_div0_carry__0_i_8__0_n_0\
    );
\approx_div0_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      O => data0(9)
    );
\approx_div0_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => \approx_div0_carry__0_i_2__0_n_0\
    );
\approx_div0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      O => \approx_div0_carry__0_i_3__0_n_0\
    );
\approx_div0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_tdata(2),
      O => \approx_div0_carry__0_i_4__0_n_0\
    );
\approx_div0_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"699A9A9A9A9A9A9A"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => \approx_div0_carry__0_i_5__0_n_0\
    );
\approx_div0_carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAA95"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(5),
      O => \approx_div0_carry__0_i_6__0_n_0\
    );
\approx_div0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"655A"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      O => \approx_div0_carry__0_i_7__0_n_0\
    );
\approx_div0_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      O => \approx_div0_carry__0_i_8__0_n_0\
    );
\approx_div0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \approx_div0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_approx_div0_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \approx_div0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \approx_div0_carry__1_i_1__0_n_0\,
      O(3 downto 2) => \NLW_approx_div0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \approx_div0_carry__1_n_6\,
      O(0) => \approx_div0_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \approx_div0_carry__1_i_2__0_n_0\,
      S(0) => \approx_div0_carry__1_i_3__0_n_0\
    );
\approx_div0_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800000000000"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(5),
      I5 => s_axis_tdata(6),
      O => \approx_div0_carry__1_i_1__0_n_0\
    );
\approx_div0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => \approx_div0_carry__1_i_2__0_n_0\
    );
\approx_div0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBCCCCCCC"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      I2 => s_axis_tdata(3),
      I3 => s_axis_tdata(2),
      I4 => s_axis_tdata(4),
      I5 => s_axis_tdata(5),
      O => \approx_div0_carry__1_i_3__0_n_0\
    );
\approx_div0_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      O => \approx_div0_carry_i_1__0_n_0\
    );
\approx_div0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => s_axis_tdata(2),
      O => \approx_div0_carry_i_2__0_n_0\
    );
\approx_div0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_tdata(1),
      O => \approx_div0_carry_i_3__1_n_0\
    );
\approx_div0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \approx_div0_inferred__0/i__carry_n_0\,
      CO(2) => \approx_div0_inferred__0/i__carry_n_1\,
      CO(1) => \approx_div0_inferred__0/i__carry_n_2\,
      CO(0) => \approx_div0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => data0(6),
      DI(2 downto 1) => s_axis_tdata(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data5(3 downto 0),
      S(3) => \i__carry_i_2__24_n_0\,
      S(2) => \i__carry_i_3__24_n_0\,
      S(1) => \i__carry_i_4__24_n_0\,
      S(0) => s_axis_tdata(1)
    );
\approx_div0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \approx_div0_inferred__0/i__carry_n_0\,
      CO(3) => \approx_div0_inferred__0/i__carry__0_n_0\,
      CO(2) => \approx_div0_inferred__0/i__carry__0_n_1\,
      CO(1) => \approx_div0_inferred__0/i__carry__0_n_2\,
      CO(0) => \approx_div0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => data80,
      DI(2) => data0(9),
      DI(1) => \i__carry__0_i_2__0_n_0\,
      DI(0) => \i__carry__0_i_3__0_n_0\,
      O(3 downto 0) => data5(7 downto 4),
      S(3) => \i__carry__0_i_4__0_n_0\,
      S(2) => \i__carry__0_i_5__0_n_0\,
      S(1) => \i__carry__0_i_6__0_n_0\,
      S(0) => \i__carry__0_i_7__0_n_0\
    );
\approx_div0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \approx_div0_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_approx_div0_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \approx_div0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \approx_div0_carry__1_i_1__0_n_0\,
      O(3 downto 2) => \NLW_approx_div0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data5(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__1_i_1__0_n_0\,
      S(0) => \i__carry__1_i_2__0_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57777777FFFFFFFF"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(5),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(2),
      I4 => s_axis_tdata(3),
      I5 => s_axis_tdata(7),
      O => data80
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001555EAAA1555"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007F807FFF807F"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2999D666"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(6),
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E619"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      O => \i__carry__0_i_7__0_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(5),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(2),
      I4 => s_axis_tdata(3),
      I5 => s_axis_tdata(7),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFFFF"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_tdata(2),
      O => data0(6)
    );
\i__carry_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => \i__carry_i_2__24_n_0\
    );
\i__carry_i_3__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(1),
      O => \i__carry_i_3__24_n_0\
    );
\i__carry_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(0),
      O => \i__carry_i_4__24_n_0\
    );
\m_axis_tdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(2),
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[14]_i_3_n_0\,
      I4 => s_axis_tdata(2),
      I5 => sw_0,
      O => D(2)
    );
\m_axis_tdata[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080B"
    )
        port map (
      I0 => data1(2),
      I1 => \m_axis_tdata_reg[8]\,
      I2 => \m_axis_tdata_reg[8]_0\,
      I3 => s_axis_tdata(2),
      O => \m_axis_tdata[10]_i_3_n_0\
    );
\m_axis_tdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => data5(2),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => approx_div0_carry_n_5,
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => s_axis_tdata(0),
      O => \m_axis_tdata[10]_i_4_n_0\
    );
\m_axis_tdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[11]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[14]_i_3_n_0\,
      I4 => s_axis_tdata(3),
      I5 => sw_0,
      O => D(3)
    );
\m_axis_tdata[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \approx_div__69\(2),
      I1 => \approx_div__69\(3),
      O => \m_axis_tdata[11]_i_2_n_0\
    );
\m_axis_tdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[12]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[14]_i_3_n_0\,
      I4 => s_axis_tdata(4),
      I5 => sw_0,
      O => D(4)
    );
\m_axis_tdata[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \approx_div__69\(3),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(4),
      O => \m_axis_tdata[12]_i_2_n_0\
    );
\m_axis_tdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83328332FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[13]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[14]_i_3_n_0\,
      I4 => s_axis_tdata(5),
      I5 => sw_0,
      O => D(5)
    );
\m_axis_tdata[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \approx_div__69\(4),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(3),
      I3 => \approx_div__69\(5),
      O => \m_axis_tdata[13]_i_2_n_0\
    );
\m_axis_tdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[14]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[14]_i_3_n_0\,
      I4 => s_axis_tdata(6),
      I5 => sw_0,
      O => D(6)
    );
\m_axis_tdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \approx_div__69\(3),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(4),
      I3 => \approx_div__69\(5),
      I4 => \approx_div__69\(6),
      O => \m_axis_tdata[14]_i_2_n_0\
    );
\m_axis_tdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEEA"
    )
        port map (
      I0 => \approx_div__69\(6),
      I1 => \approx_div__69\(5),
      I2 => \approx_div__69\(4),
      I3 => \approx_div__69\(2),
      I4 => \approx_div__69\(3),
      I5 => \approx_div__69\(7),
      O => \m_axis_tdata[14]_i_3_n_0\
    );
\m_axis_tdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91159115FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(9),
      I1 => \approx_div__69\(8),
      I2 => \approx_div__69\(7),
      I3 => \m_axis_tdata[15]_i_5_n_0\,
      I4 => s_axis_tdata(7),
      I5 => sw_0,
      O => D(7)
    );
\m_axis_tdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(7),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => data0(7),
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => \p_3_out_carry__0_i_10__0_n_0\,
      O => \m_axis_tdata[15]_i_10_n_0\
    );
\m_axis_tdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14__0_n_0\,
      I1 => data5(7),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => \approx_div0_carry__0_n_4\,
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => data0(9),
      O => \m_axis_tdata[15]_i_11_n_0\
    );
\m_axis_tdata[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFCFC0"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => data1(3),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(2),
      I5 => \m_axis_tdata_reg[8]_0\,
      O => \m_axis_tdata[15]_i_16_n_0\
    );
\m_axis_tdata[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => data5(3),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => approx_div0_carry_n_4,
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => s_axis_tdata(1),
      O => \m_axis_tdata[15]_i_17_n_0\
    );
\m_axis_tdata[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => data1(4),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => s_axis_tdata(0),
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => data0(8),
      O => \m_axis_tdata[15]_i_18_n_0\
    );
\m_axis_tdata[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50C0C0AFA0CFCF"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => data5(4),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => \approx_div0_carry__0_n_7\,
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => s_axis_tdata(2),
      O => \m_axis_tdata[15]_i_19_n_0\
    );
\m_axis_tdata[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => data1(5),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => s_axis_tdata(1),
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => data0(9),
      O => \m_axis_tdata[15]_i_20_n_0\
    );
\m_axis_tdata[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => data5(5),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => \approx_div0_carry__0_n_6\,
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => data0(7),
      O => \m_axis_tdata[15]_i_21_n_0\
    );
\m_axis_tdata[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AFCFCF50AFC0C0"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => data1(6),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => s_axis_tdata(2),
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => \p_3_out_carry__0_i_14__0_n_0\,
      O => \m_axis_tdata[15]_i_22_n_0\
    );
\m_axis_tdata[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => data5(6),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => \approx_div0_carry__0_n_5\,
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => data0(8),
      O => \m_axis_tdata[15]_i_23_n_0\
    );
\m_axis_tdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \approx_div__69\(3),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(4),
      I3 => \approx_div__69\(5),
      I4 => \approx_div__69\(6),
      O => \m_axis_tdata[15]_i_5_n_0\
    );
\m_axis_tdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14__0_n_0\,
      I1 => data1(9),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => data0(9),
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => data80,
      O => \m_axis_tdata[15]_i_6_n_0\
    );
\m_axis_tdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data80,
      I1 => data5(9),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => \approx_div0_carry__1_n_6\,
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => \p_3_out_carry__0_i_10__0_n_0\,
      O => \m_axis_tdata[15]_i_7_n_0\
    );
\m_axis_tdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => data1(8),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => data0(8),
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => data80,
      O => \m_axis_tdata[15]_i_8_n_0\
    );
\m_axis_tdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10__0_n_0\,
      I1 => data5(8),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => \approx_div0_carry__1_n_7\,
      I4 => \m_axis_tdata_reg[8]_0\,
      I5 => \p_3_out_carry__0_i_14__0_n_0\,
      O => \m_axis_tdata[15]_i_9_n_0\
    );
\m_axis_tdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83328332FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(0),
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[14]_i_3_n_0\,
      I4 => s_axis_tdata(0),
      I5 => sw_0,
      O => D(0)
    );
\m_axis_tdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => data5(0),
      I1 => \m_axis_tdata_reg[8]\,
      I2 => \m_axis_tdata_reg[8]_0\,
      I3 => approx_div0_carry_n_7,
      I4 => \m_axis_tdata_reg[15]\,
      I5 => \m_axis_tdata[8]_i_3_n_0\,
      O => \approx_div__69\(0)
    );
\m_axis_tdata[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data1(0),
      I1 => \m_axis_tdata_reg[8]\,
      I2 => s_axis_tdata(0),
      I3 => \m_axis_tdata_reg[8]_0\,
      O => \m_axis_tdata[8]_i_3_n_0\
    );
\m_axis_tdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83328332FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(1),
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[14]_i_3_n_0\,
      I4 => s_axis_tdata(1),
      I5 => sw_0,
      O => D(1)
    );
\m_axis_tdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata[9]_i_3_n_0\,
      I1 => \m_axis_tdata_reg[15]\,
      I2 => data1(1),
      I3 => \m_axis_tdata_reg[8]\,
      I4 => s_axis_tdata(1),
      I5 => \m_axis_tdata_reg[8]_0\,
      O => \approx_div__69\(1)
    );
\m_axis_tdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => data5(1),
      I2 => \m_axis_tdata_reg[8]\,
      I3 => \m_axis_tdata_reg[8]_0\,
      I4 => approx_div0_carry_n_6,
      O => \m_axis_tdata[9]_i_3_n_0\
    );
\m_axis_tdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[10]_i_3_n_0\,
      I1 => \m_axis_tdata[10]_i_4_n_0\,
      O => \approx_div__69\(2),
      S => \m_axis_tdata_reg[15]\
    );
\m_axis_tdata_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_16_n_0\,
      I1 => \m_axis_tdata[15]_i_17_n_0\,
      O => \approx_div__69\(3),
      S => \m_axis_tdata_reg[15]\
    );
\m_axis_tdata_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_18_n_0\,
      I1 => \m_axis_tdata[15]_i_19_n_0\,
      O => \approx_div__69\(4),
      S => \m_axis_tdata_reg[15]\
    );
\m_axis_tdata_reg[15]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_20_n_0\,
      I1 => \m_axis_tdata[15]_i_21_n_0\,
      O => \approx_div__69\(5),
      S => \m_axis_tdata_reg[15]\
    );
\m_axis_tdata_reg[15]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_22_n_0\,
      I1 => \m_axis_tdata[15]_i_23_n_0\,
      O => \approx_div__69\(6),
      S => \m_axis_tdata_reg[15]\
    );
\m_axis_tdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_6_n_0\,
      I1 => \m_axis_tdata[15]_i_7_n_0\,
      O => \approx_div__69\(9),
      S => \m_axis_tdata_reg[15]\
    );
\m_axis_tdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_8_n_0\,
      I1 => \m_axis_tdata[15]_i_9_n_0\,
      O => \approx_div__69\(8),
      S => \m_axis_tdata_reg[15]\
    );
\m_axis_tdata_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_10_n_0\,
      I1 => \m_axis_tdata[15]_i_11_n_0\,
      O => \approx_div__69\(7),
      S => \m_axis_tdata_reg[15]\
    );
p_3_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_3_out_carry_n_0,
      CO(2) => p_3_out_carry_n_1,
      CO(1) => p_3_out_carry_n_2,
      CO(0) => p_3_out_carry_n_3,
      CYINIT => p_0_out(0),
      DI(3) => \p_3_out_carry_i_2__0_n_0\,
      DI(2) => \p_3_out_carry_i_3__0_n_0\,
      DI(1) => \p_3_out_carry_i_4__0_n_0\,
      DI(0) => \p_3_out_carry_i_5__1_n_0\,
      O(3 downto 0) => data1(3 downto 0),
      S(3) => \p_3_out_carry_i_6__0_n_0\,
      S(2) => \p_3_out_carry_i_7__0_n_0\,
      S(1) => \p_3_out_carry_i_8__0_n_0\,
      S(0) => \p_3_out_carry_i_9__0_n_0\
    );
\p_3_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_3_out_carry_n_0,
      CO(3) => \p_3_out_carry__0_n_0\,
      CO(2) => \p_3_out_carry__0_n_1\,
      CO(1) => \p_3_out_carry__0_n_2\,
      CO(0) => \p_3_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_3_out_carry__0_i_1__0_n_0\,
      DI(2) => \p_3_out_carry__0_i_2__0_n_0\,
      DI(1) => \p_3_out_carry__0_i_3__0_n_0\,
      DI(0) => \p_3_out_carry__0_i_4__0_n_0\,
      O(3 downto 0) => data1(7 downto 4),
      S(3) => \p_3_out_carry__0_i_5__0_n_0\,
      S(2) => \p_3_out_carry__0_i_6__0_n_0\,
      S(1) => \p_3_out_carry__0_i_7__0_n_0\,
      S(0) => \p_3_out_carry__0_i_8__0_n_0\
    );
\p_3_out_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFF800000"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \p_3_out_carry__0_i_10__0_n_0\
    );
\p_3_out_carry__0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \approx_div0_carry__1_i_1__0_n_0\,
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => data5(6),
      O => \p_3_out_carry__0_i_11__0_n_0\
    );
\p_3_out_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_5\,
      I1 => data80,
      I2 => \p_3_out_carry_i_21__0_1\,
      I3 => \p_3_out_carry__0_i_14__0_n_0\,
      I4 => \p_3_out_carry__0_i_4__0_0\,
      I5 => data0(9),
      O => \p_3_out_carry__0_i_12__0_n_0\
    );
\p_3_out_carry__0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB8"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      O => \p_3_out_carry__0_i_13__0_n_0\
    );
\p_3_out_carry__0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(6),
      O => \p_3_out_carry__0_i_14__0_n_0\
    );
\p_3_out_carry__0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10__0_n_0\,
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => data5(5),
      O => \p_3_out_carry__0_i_15__0_n_0\
    );
\p_3_out_carry__0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_6\,
      I1 => \p_3_out_carry__0_i_10__0_n_0\,
      I2 => \p_3_out_carry_i_21__0_1\,
      I3 => data0(9),
      I4 => \p_3_out_carry__0_i_4__0_0\,
      I5 => data0(8),
      O => \p_3_out_carry__0_i_16__0_n_0\
    );
\p_3_out_carry__0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => s_axis_tdata(2),
      O => \p_3_out_carry__0_i_17__0_n_0\
    );
\p_3_out_carry__0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14__0_n_0\,
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => data5(4),
      O => \p_3_out_carry__0_i_18__0_n_0\
    );
\p_3_out_carry__0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_7\,
      I1 => \p_3_out_carry__0_i_14__0_n_0\,
      I2 => \p_3_out_carry_i_21__0_1\,
      I3 => data0(8),
      I4 => \p_3_out_carry__0_i_4__0_0\,
      I5 => data0(7),
      O => \p_3_out_carry__0_i_19__0_n_0\
    );
\p_3_out_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6762FFFF67620000"
    )
        port map (
      I0 => \p_3_out_carry_i_21__0_0\,
      I1 => \approx_div0_carry__1_i_1__0_n_0\,
      I2 => \p_3_out_carry__0_i_4__0_0\,
      I3 => data5(7),
      I4 => \p_3_out_carry_i_9__0_0\,
      I5 => \p_3_out_carry__0_i_9__0_n_0\,
      O => \p_3_out_carry__0_i_1__0_n_0\
    );
\p_3_out_carry__0_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => s_axis_tdata(1),
      O => \p_3_out_carry__0_i_20__0_n_0\
    );
\p_3_out_carry__0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777444"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(4),
      O => \p_3_out_carry__0_i_21__0_n_0\
    );
\p_3_out_carry__0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_4\,
      I1 => data80,
      I2 => \p_3_out_carry_i_21__0_1\,
      I3 => \p_3_out_carry__0_i_10__0_n_0\,
      I4 => \p_3_out_carry__0_i_4__0_0\,
      I5 => \p_3_out_carry__0_i_14__0_n_0\,
      O => \p_3_out_carry__0_i_22__0_n_0\
    );
\p_3_out_carry__0_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6762"
    )
        port map (
      I0 => \p_3_out_carry_i_21__0_0\,
      I1 => \approx_div0_carry__1_i_1__0_n_0\,
      I2 => \p_3_out_carry__0_i_4__0_0\,
      I3 => data5(7),
      O => \p_3_out_carry__0_i_23__0_n_0\
    );
\p_3_out_carry__0_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88B8BBB8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__0_i_28__0_n_0\,
      I1 => p_3_out_carry_2,
      I2 => s_axis_tdata(4),
      I3 => p_3_out_carry_1,
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => p_0_out(7)
    );
\p_3_out_carry__0_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14__0_n_0\,
      I1 => data80,
      I2 => p_3_out_carry_0,
      I3 => data0(9),
      I4 => p_3_out_carry_1,
      I5 => data0(8),
      O => \p_3_out_carry__0_i_25__0_n_0\
    );
\p_3_out_carry__0_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => \p_3_out_carry__0_i_10__0_n_0\,
      I2 => p_3_out_carry_0,
      I3 => data0(8),
      I4 => p_3_out_carry_1,
      I5 => data0(7),
      O => \p_3_out_carry__0_i_26__0_n_0\
    );
\p_3_out_carry__0_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AFC0C0AFA0CFCF"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => \p_3_out_carry__0_i_14__0_n_0\,
      I2 => p_3_out_carry_0,
      I3 => s_axis_tdata(3),
      I4 => p_3_out_carry_1,
      I5 => s_axis_tdata(2),
      O => \p_3_out_carry__0_i_27__0_n_0\
    );
\p_3_out_carry__0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10__0_n_0\,
      I1 => data80,
      I2 => p_3_out_carry_0,
      I3 => \p_3_out_carry__0_i_14__0_n_0\,
      I4 => p_3_out_carry_1,
      I5 => data0(9),
      O => \p_3_out_carry__0_i_28__0_n_0\
    );
\p_3_out_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10__0_n_0\,
      I1 => \p_3_out_carry__0_i_11__0_n_0\,
      I2 => \p_3_out_carry_i_9__0_0\,
      I3 => \p_3_out_carry__0_i_12__0_n_0\,
      I4 => \p_3_out_carry_i_21__0_0\,
      I5 => \p_3_out_carry__0_i_13__0_n_0\,
      O => \p_3_out_carry__0_i_2__0_n_0\
    );
\p_3_out_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14__0_n_0\,
      I1 => \p_3_out_carry__0_i_15__0_n_0\,
      I2 => \p_3_out_carry_i_9__0_0\,
      I3 => \p_3_out_carry__0_i_16__0_n_0\,
      I4 => \p_3_out_carry_i_21__0_0\,
      I5 => \p_3_out_carry__0_i_17__0_n_0\,
      O => \p_3_out_carry__0_i_3__0_n_0\
    );
\p_3_out_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => \p_3_out_carry__0_i_18__0_n_0\,
      I2 => \p_3_out_carry_i_9__0_0\,
      I3 => \p_3_out_carry__0_i_19__0_n_0\,
      I4 => \p_3_out_carry_i_21__0_0\,
      I5 => \p_3_out_carry__0_i_20__0_n_0\,
      O => \p_3_out_carry__0_i_4__0_n_0\
    );
\p_3_out_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFE200E2"
    )
        port map (
      I0 => \p_3_out_carry__0_i_21__0_n_0\,
      I1 => \p_3_out_carry_i_21__0_0\,
      I2 => \p_3_out_carry__0_i_22__0_n_0\,
      I3 => \p_3_out_carry_i_9__0_0\,
      I4 => \p_3_out_carry__0_i_23__0_n_0\,
      I5 => p_0_out(7),
      O => \p_3_out_carry__0_i_5__0_n_0\
    );
\p_3_out_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559969AAAA9969"
    )
        port map (
      I0 => \p_3_out_carry__0_i_2__0_n_0\,
      I1 => s_axis_tdata(2),
      I2 => p_3_out_carry_1,
      I3 => s_axis_tdata(3),
      I4 => p_3_out_carry_2,
      I5 => \p_3_out_carry__0_i_25__0_n_0\,
      O => \p_3_out_carry__0_i_6__0_n_0\
    );
\p_3_out_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A656AAAAA656"
    )
        port map (
      I0 => \p_3_out_carry__0_i_3__0_n_0\,
      I1 => s_axis_tdata(1),
      I2 => p_3_out_carry_1,
      I3 => s_axis_tdata(2),
      I4 => p_3_out_carry_2,
      I5 => \p_3_out_carry__0_i_26__0_n_0\,
      O => \p_3_out_carry__0_i_7__0_n_0\
    );
\p_3_out_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \p_3_out_carry__0_i_4__0_n_0\,
      I1 => s_axis_tdata(0),
      I2 => p_3_out_carry_1,
      I3 => s_axis_tdata(1),
      I4 => p_3_out_carry_2,
      I5 => \p_3_out_carry__0_i_27__0_n_0\,
      O => \p_3_out_carry__0_i_8__0_n_0\
    );
\p_3_out_carry__0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__0_i_22__0_n_0\,
      I1 => \p_3_out_carry_i_21__0_0\,
      I2 => data0(9),
      I3 => \p_3_out_carry__0_i_4__0_0\,
      I4 => data0(8),
      O => \p_3_out_carry__0_i_9__0_n_0\
    );
\p_3_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_3_out_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_3_out_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_3_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_3_out_carry__1_i_1__0_n_0\,
      O(3 downto 2) => \NLW_p_3_out_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data1(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \p_3_out_carry__1_i_2__0_n_0\,
      S(0) => \p_3_out_carry__1_i_3__0_n_0\
    );
\p_3_out_carry__1_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__1_i_12__0_n_0\,
      I1 => p_3_out_carry_2,
      I2 => data0(9),
      I3 => p_3_out_carry_1,
      I4 => data0(8),
      O => p_0_out(8)
    );
\p_3_out_carry__1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \approx_div0_carry__1_n_6\,
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => \p_3_out_carry_i_21__0_1\,
      I3 => data80,
      I4 => \p_3_out_carry_i_21__0_0\,
      I5 => \p_3_out_carry__1_i_13__0_n_0\,
      O => \p_3_out_carry__1_i_11__0_n_0\
    );
\p_3_out_carry__1_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data80,
      I1 => p_3_out_carry_0,
      I2 => \p_3_out_carry__0_i_10__0_n_0\,
      I3 => p_3_out_carry_1,
      I4 => \p_3_out_carry__0_i_14__0_n_0\,
      O => \p_3_out_carry__1_i_12__0_n_0\
    );
\p_3_out_carry__1_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10__0_n_0\,
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => \p_3_out_carry__0_i_14__0_n_0\,
      O => \p_3_out_carry__1_i_13__0_n_0\
    );
\p_3_out_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6762FFFF67620000"
    )
        port map (
      I0 => \p_3_out_carry_i_21__0_0\,
      I1 => \approx_div0_carry__1_i_1__0_n_0\,
      I2 => \p_3_out_carry__0_i_4__0_0\,
      I3 => data5(8),
      I4 => \p_3_out_carry_i_9__0_0\,
      I5 => \p_3_out_carry__1_i_4__0_n_0\,
      O => \p_3_out_carry__1_i_1__0_n_0\
    );
\p_3_out_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \p_3_out_carry__1_i_5__0_n_0\,
      I1 => data0(9),
      I2 => p_3_out_carry_1,
      I3 => \p_3_out_carry__0_i_14__0_n_0\,
      I4 => p_3_out_carry_2,
      I5 => \p_3_out_carry__1_i_6__0_n_0\,
      O => \p_3_out_carry__1_i_2__0_n_0\
    );
\p_3_out_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFE200E2"
    )
        port map (
      I0 => \p_3_out_carry__1_i_7__0_n_0\,
      I1 => \p_3_out_carry_i_21__0_0\,
      I2 => \p_3_out_carry__1_i_8__0_n_0\,
      I3 => \p_3_out_carry_i_9__0_0\,
      I4 => \p_3_out_carry__1_i_9__0_n_0\,
      I5 => p_0_out(8),
      O => \p_3_out_carry__1_i_3__0_n_0\
    );
\p_3_out_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__1_i_8__0_n_0\,
      I1 => \p_3_out_carry_i_21__0_0\,
      I2 => \p_3_out_carry__0_i_14__0_n_0\,
      I3 => \p_3_out_carry__0_i_4__0_0\,
      I4 => data0(9),
      O => \p_3_out_carry__1_i_4__0_n_0\
    );
\p_3_out_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6762FFFF67620000"
    )
        port map (
      I0 => \p_3_out_carry_i_21__0_0\,
      I1 => \approx_div0_carry__1_i_1__0_n_0\,
      I2 => \p_3_out_carry__0_i_4__0_0\,
      I3 => data5(9),
      I4 => \p_3_out_carry_i_9__0_0\,
      I5 => \p_3_out_carry__1_i_11__0_n_0\,
      O => \p_3_out_carry__1_i_5__0_n_0\
    );
\p_3_out_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => p_3_out_carry_0,
      I1 => data80,
      I2 => p_3_out_carry_1,
      I3 => \p_3_out_carry__0_i_10__0_n_0\,
      O => \p_3_out_carry__1_i_6__0_n_0\
    );
\p_3_out_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"744B4B4B4B4B4B4B"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => \p_3_out_carry__1_i_7__0_n_0\
    );
\p_3_out_carry__1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \approx_div0_carry__1_n_7\,
      I1 => \p_3_out_carry_i_21__0_1\,
      I2 => data80,
      I3 => \p_3_out_carry__0_i_4__0_0\,
      I4 => \p_3_out_carry__0_i_10__0_n_0\,
      O => \p_3_out_carry__1_i_8__0_n_0\
    );
\p_3_out_carry__1_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6762"
    )
        port map (
      I0 => \p_3_out_carry_i_21__0_0\,
      I1 => \approx_div0_carry__1_i_1__0_n_0\,
      I2 => \p_3_out_carry__0_i_4__0_0\,
      I3 => data5(8),
      O => \p_3_out_carry__1_i_9__0_n_0\
    );
\p_3_out_carry_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => data0(8)
    );
p_3_out_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => \p_3_out_carry__0_i_4__0_0\,
      I5 => data5(3),
      O => p_3_out_carry_i_11_n_0
    );
p_3_out_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFC0C0AFA0CFCF"
    )
        port map (
      I0 => approx_div0_carry_n_4,
      I1 => data0(9),
      I2 => \p_3_out_carry_i_21__0_1\,
      I3 => s_axis_tdata(3),
      I4 => \p_3_out_carry__0_i_4__0_0\,
      I5 => s_axis_tdata(2),
      O => p_3_out_carry_i_12_n_0
    );
\p_3_out_carry_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => \p_3_out_carry__0_i_4__0_0\,
      I2 => s_axis_tdata(0),
      O => \p_3_out_carry_i_13__0_n_0\
    );
p_3_out_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB15FF54BB10AA0"
    )
        port map (
      I0 => \p_3_out_carry_i_21__0_0\,
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(3),
      I3 => s_axis_tdata(2),
      I4 => \p_3_out_carry__0_i_4__0_0\,
      I5 => data5(2),
      O => p_3_out_carry_i_14_n_0
    );
p_3_out_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => approx_div0_carry_n_5,
      I1 => data0(8),
      I2 => \p_3_out_carry_i_21__0_1\,
      I3 => s_axis_tdata(2),
      I4 => \p_3_out_carry__0_i_4__0_0\,
      I5 => s_axis_tdata(1),
      O => p_3_out_carry_i_15_n_0
    );
\p_3_out_carry_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => \p_3_out_carry__0_i_4__0_0\,
      I3 => data5(1),
      O => \p_3_out_carry_i_16__0_n_0\
    );
p_3_out_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => approx_div0_carry_n_6,
      I1 => data0(7),
      I2 => \p_3_out_carry_i_21__0_1\,
      I3 => s_axis_tdata(1),
      I4 => \p_3_out_carry__0_i_4__0_0\,
      I5 => s_axis_tdata(0),
      O => p_3_out_carry_i_17_n_0
    );
p_3_out_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AFCFCF50AFC0C0"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => data0(9),
      I2 => p_3_out_carry_0,
      I3 => s_axis_tdata(2),
      I4 => p_3_out_carry_1,
      I5 => s_axis_tdata(1),
      O => p_3_out_carry_i_18_n_0
    );
\p_3_out_carry_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => data0(8),
      I2 => p_3_out_carry_0,
      I3 => s_axis_tdata(1),
      I4 => p_3_out_carry_1,
      I5 => s_axis_tdata(0),
      O => \p_3_out_carry_i_19__0_n_0\
    );
\p_3_out_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A0000"
    )
        port map (
      I0 => p_3_out_carry_2,
      I1 => s_axis_tdata(0),
      I2 => p_3_out_carry_1,
      I3 => s_axis_tdata(2),
      I4 => p_3_out_carry_0,
      O => p_0_out(0)
    );
\p_3_out_carry_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF3C00AA003C00"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(3),
      I3 => p_3_out_carry_0,
      I4 => p_3_out_carry_1,
      I5 => s_axis_tdata(0),
      O => \p_3_out_carry_i_20__0_n_0\
    );
\p_3_out_carry_i_21__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_3_out_carry_i_23__1_n_0\,
      I1 => \p_3_out_carry_i_24__1_n_0\,
      O => \p_3_out_carry_i_21__0_n_0\,
      S => \p_3_out_carry_i_9__0_0\
    );
\p_3_out_carry_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      O => data0(7)
    );
\p_3_out_carry_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080AA8000800A80"
    )
        port map (
      I0 => \p_3_out_carry_i_21__0_0\,
      I1 => s_axis_tdata(0),
      I2 => \p_3_out_carry__0_i_4__0_0\,
      I3 => \p_3_out_carry_i_21__0_1\,
      I4 => s_axis_tdata(2),
      I5 => approx_div0_carry_n_7,
      O => \p_3_out_carry_i_23__1_n_0\
    );
\p_3_out_carry_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => \p_3_out_carry_i_21__0_0\,
      I2 => s_axis_tdata(2),
      I3 => \p_3_out_carry__0_i_4__0_0\,
      I4 => data5(0),
      O => \p_3_out_carry_i_24__1_n_0\
    );
\p_3_out_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => p_3_out_carry_i_11_n_0,
      I2 => \p_3_out_carry_i_9__0_0\,
      I3 => p_3_out_carry_i_12_n_0,
      I4 => \p_3_out_carry_i_21__0_0\,
      I5 => \p_3_out_carry_i_13__0_n_0\,
      O => \p_3_out_carry_i_2__0_n_0\
    );
\p_3_out_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => p_3_out_carry_i_14_n_0,
      I1 => \p_3_out_carry_i_9__0_0\,
      I2 => p_3_out_carry_i_15_n_0,
      I3 => \p_3_out_carry_i_21__0_0\,
      I4 => \p_3_out_carry__0_i_4__0_0\,
      I5 => s_axis_tdata(0),
      O => \p_3_out_carry_i_3__0_n_0\
    );
\p_3_out_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FC050C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => \p_3_out_carry_i_16__0_n_0\,
      I2 => \p_3_out_carry_i_9__0_0\,
      I3 => \p_3_out_carry_i_21__0_0\,
      I4 => p_3_out_carry_i_17_n_0,
      O => \p_3_out_carry_i_4__0_n_0\
    );
\p_3_out_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      O => \p_3_out_carry_i_5__1_n_0\
    );
\p_3_out_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \p_3_out_carry_i_2__0_n_0\,
      I1 => s_axis_tdata(0),
      I2 => p_3_out_carry_1,
      I3 => p_3_out_carry_2,
      I4 => p_3_out_carry_i_18_n_0,
      O => \p_3_out_carry_i_6__0_n_0\
    );
\p_3_out_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_3_out_carry_i_3__0_n_0\,
      I1 => \p_3_out_carry_i_19__0_n_0\,
      I2 => p_3_out_carry_2,
      O => \p_3_out_carry_i_7__0_n_0\
    );
\p_3_out_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_3_out_carry_i_4__0_n_0\,
      I1 => \p_3_out_carry_i_20__0_n_0\,
      I2 => p_3_out_carry_2,
      O => \p_3_out_carry_i_8__0_n_0\
    );
\p_3_out_carry_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \p_3_out_carry_i_21__0_n_0\,
      O => \p_3_out_carry_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \t_fixed_reg_out_reg_reg[2]\ : out STD_LOGIC;
    \t_fixed_reg_out_reg_reg[3]\ : out STD_LOGIC;
    \t_fixed_reg_out_reg_reg[5]\ : out STD_LOGIC;
    \t_fixed_reg_out_reg_reg[2]_0\ : out STD_LOGIC;
    \t_fixed_reg_out_reg_reg[2]_1\ : out STD_LOGIC;
    \t_fixed_reg_out_reg_reg[6]\ : out STD_LOGIC;
    \t_fixed_reg_out_reg_reg[4]\ : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sw_0 : in STD_LOGIC;
    \m_axis_tdata_reg[23]\ : in STD_LOGIC;
    \m_axis_tdata_reg[17]\ : in STD_LOGIC;
    \m_axis_tdata_reg[17]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel_1 : entity is "restore_pixel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel_1 is
  signal \approx_div0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_1\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_2\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_3\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_4\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_5\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_6\ : STD_LOGIC;
  signal \approx_div0_carry__0_n_7\ : STD_LOGIC;
  signal \approx_div0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \approx_div0_carry__1_n_3\ : STD_LOGIC;
  signal \approx_div0_carry__1_n_6\ : STD_LOGIC;
  signal \approx_div0_carry__1_n_7\ : STD_LOGIC;
  signal approx_div0_carry_i_1_n_0 : STD_LOGIC;
  signal approx_div0_carry_i_2_n_0 : STD_LOGIC;
  signal \approx_div0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal approx_div0_carry_n_0 : STD_LOGIC;
  signal approx_div0_carry_n_1 : STD_LOGIC;
  signal approx_div0_carry_n_2 : STD_LOGIC;
  signal approx_div0_carry_n_3 : STD_LOGIC;
  signal approx_div0_carry_n_4 : STD_LOGIC;
  signal approx_div0_carry_n_5 : STD_LOGIC;
  signal approx_div0_carry_n_6 : STD_LOGIC;
  signal approx_div0_carry_n_7 : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \approx_div0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \approx_div__69\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal data1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data80 : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_9_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_3_out_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_20__1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_23_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_25_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_26_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_27_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_28_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \p_3_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_3_out_carry_i_14__1_n_0\ : STD_LOGIC;
  signal p_3_out_carry_i_16_n_0 : STD_LOGIC;
  signal \p_3_out_carry_i_18__1_n_0\ : STD_LOGIC;
  signal p_3_out_carry_i_19_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_20_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_22_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_23_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_24_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_25_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_26_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_27_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_2_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_30_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_31_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_3_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_4_n_0 : STD_LOGIC;
  signal \p_3_out_carry_i_5__0_n_0\ : STD_LOGIC;
  signal p_3_out_carry_i_6_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_7_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_8_n_0 : STD_LOGIC;
  signal p_3_out_carry_i_9_n_0 : STD_LOGIC;
  signal p_3_out_carry_n_0 : STD_LOGIC;
  signal p_3_out_carry_n_1 : STD_LOGIC;
  signal p_3_out_carry_n_2 : STD_LOGIC;
  signal p_3_out_carry_n_3 : STD_LOGIC;
  signal \^t_fixed_reg_out_reg_reg[2]\ : STD_LOGIC;
  signal \^t_fixed_reg_out_reg_reg[2]_0\ : STD_LOGIC;
  signal \^t_fixed_reg_out_reg_reg[2]_1\ : STD_LOGIC;
  signal \^t_fixed_reg_out_reg_reg[3]\ : STD_LOGIC;
  signal \^t_fixed_reg_out_reg_reg[4]\ : STD_LOGIC;
  signal \^t_fixed_reg_out_reg_reg[5]\ : STD_LOGIC;
  signal \^t_fixed_reg_out_reg_reg[6]\ : STD_LOGIC;
  signal \NLW_approx_div0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_approx_div0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_approx_div0_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_approx_div0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_3_out_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_3_out_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of approx_div0_carry : label is 35;
  attribute ADDER_THRESHOLD of \approx_div0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \approx_div0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \approx_div0_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \approx_div0_inferred__0/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \approx_div0_inferred__0/i__carry__1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[20]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \m_axis_tdata[21]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \m_axis_tdata[22]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \m_axis_tdata[23]_i_7\ : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD of p_3_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_3_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_3_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_3_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_11\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_13\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_14\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_15\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_17\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_18\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_20__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_21\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_3_out_carry__0_i_23\ : label is "soft_lutpair116";
  attribute ADDER_THRESHOLD of \p_3_out_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_3_out_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_13\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_6\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \p_3_out_carry__1_i_9\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of p_3_out_carry_i_10 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \p_3_out_carry_i_11__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \p_3_out_carry_i_13__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \p_3_out_carry_i_17__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \p_3_out_carry_i_18__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of p_3_out_carry_i_22 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of p_3_out_carry_i_28 : label is "soft_lutpair112";
begin
  \t_fixed_reg_out_reg_reg[2]\ <= \^t_fixed_reg_out_reg_reg[2]\;
  \t_fixed_reg_out_reg_reg[2]_0\ <= \^t_fixed_reg_out_reg_reg[2]_0\;
  \t_fixed_reg_out_reg_reg[2]_1\ <= \^t_fixed_reg_out_reg_reg[2]_1\;
  \t_fixed_reg_out_reg_reg[3]\ <= \^t_fixed_reg_out_reg_reg[3]\;
  \t_fixed_reg_out_reg_reg[4]\ <= \^t_fixed_reg_out_reg_reg[4]\;
  \t_fixed_reg_out_reg_reg[5]\ <= \^t_fixed_reg_out_reg_reg[5]\;
  \t_fixed_reg_out_reg_reg[6]\ <= \^t_fixed_reg_out_reg_reg[6]\;
approx_div0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => approx_div0_carry_n_0,
      CO(2) => approx_div0_carry_n_1,
      CO(1) => approx_div0_carry_n_2,
      CO(0) => approx_div0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => s_axis_tdata(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => approx_div0_carry_n_4,
      O(2) => approx_div0_carry_n_5,
      O(1) => approx_div0_carry_n_6,
      O(0) => approx_div0_carry_n_7,
      S(3) => approx_div0_carry_i_1_n_0,
      S(2) => approx_div0_carry_i_2_n_0,
      S(1) => \approx_div0_carry_i_3__0_n_0\,
      S(0) => s_axis_tdata(0)
    );
\approx_div0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => approx_div0_carry_n_0,
      CO(3) => \approx_div0_carry__0_n_0\,
      CO(2) => \approx_div0_carry__0_n_1\,
      CO(1) => \approx_div0_carry__0_n_2\,
      CO(0) => \approx_div0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => data0(9),
      DI(2) => \approx_div0_carry__0_i_2_n_0\,
      DI(1) => \approx_div0_carry__0_i_3_n_0\,
      DI(0) => \approx_div0_carry__0_i_4_n_0\,
      O(3) => \approx_div0_carry__0_n_4\,
      O(2) => \approx_div0_carry__0_n_5\,
      O(1) => \approx_div0_carry__0_n_6\,
      O(0) => \approx_div0_carry__0_n_7\,
      S(3) => \approx_div0_carry__0_i_5_n_0\,
      S(2) => \approx_div0_carry__0_i_6_n_0\,
      S(1) => \approx_div0_carry__0_i_7_n_0\,
      S(0) => \approx_div0_carry__0_i_8_n_0\
    );
\approx_div0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      O => data0(9)
    );
\approx_div0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => \approx_div0_carry__0_i_2_n_0\
    );
\approx_div0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      O => \approx_div0_carry__0_i_3_n_0\
    );
\approx_div0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_tdata(2),
      O => \approx_div0_carry__0_i_4_n_0\
    );
\approx_div0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"699A9A9A9A9A9A9A"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => \approx_div0_carry__0_i_5_n_0\
    );
\approx_div0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAA95"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(5),
      O => \approx_div0_carry__0_i_6_n_0\
    );
\approx_div0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"655A"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      O => \approx_div0_carry__0_i_7_n_0\
    );
\approx_div0_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      O => \approx_div0_carry__0_i_8_n_0\
    );
\approx_div0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \approx_div0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_approx_div0_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \approx_div0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \approx_div0_carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_approx_div0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \approx_div0_carry__1_n_6\,
      O(0) => \approx_div0_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \approx_div0_carry__1_i_2_n_0\,
      S(0) => \approx_div0_carry__1_i_3_n_0\
    );
\approx_div0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800000000000"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(5),
      I5 => s_axis_tdata(6),
      O => \approx_div0_carry__1_i_1_n_0\
    );
\approx_div0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => \approx_div0_carry__1_i_2_n_0\
    );
\approx_div0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBCCCCCCC"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      I2 => s_axis_tdata(3),
      I3 => s_axis_tdata(2),
      I4 => s_axis_tdata(4),
      I5 => s_axis_tdata(5),
      O => \approx_div0_carry__1_i_3_n_0\
    );
approx_div0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(2),
      O => approx_div0_carry_i_1_n_0
    );
approx_div0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => s_axis_tdata(2),
      O => approx_div0_carry_i_2_n_0
    );
\approx_div0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_tdata(1),
      O => \approx_div0_carry_i_3__0_n_0\
    );
\approx_div0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \approx_div0_inferred__0/i__carry_n_0\,
      CO(2) => \approx_div0_inferred__0/i__carry_n_1\,
      CO(1) => \approx_div0_inferred__0/i__carry_n_2\,
      CO(0) => \approx_div0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => data0(6),
      DI(2 downto 1) => s_axis_tdata(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data5(3 downto 0),
      S(3) => \i__carry_i_2__23_n_0\,
      S(2) => \i__carry_i_3__23_n_0\,
      S(1) => \i__carry_i_4__23_n_0\,
      S(0) => s_axis_tdata(1)
    );
\approx_div0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \approx_div0_inferred__0/i__carry_n_0\,
      CO(3) => \approx_div0_inferred__0/i__carry__0_n_0\,
      CO(2) => \approx_div0_inferred__0/i__carry__0_n_1\,
      CO(1) => \approx_div0_inferred__0/i__carry__0_n_2\,
      CO(0) => \approx_div0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => data80,
      DI(2) => data0(9),
      DI(1) => \i__carry__0_i_2_n_0\,
      DI(0) => \i__carry__0_i_3_n_0\,
      O(3 downto 0) => data5(7 downto 4),
      S(3) => \i__carry__0_i_4_n_0\,
      S(2) => \i__carry__0_i_5_n_0\,
      S(1) => \i__carry__0_i_6_n_0\,
      S(0) => \i__carry__0_i_7_n_0\
    );
\approx_div0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \approx_div0_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_approx_div0_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \approx_div0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \approx_div0_carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_approx_div0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data5(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__1_i_1_n_0\,
      S(0) => \i__carry__1_i_2_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57777777FFFFFFFF"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(5),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(2),
      I4 => s_axis_tdata(3),
      I5 => s_axis_tdata(7),
      O => data80
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001555EAAA1555"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007F807FFF807F"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2999D666"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(6),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E619"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(5),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(2),
      I4 => s_axis_tdata(3),
      I5 => s_axis_tdata(7),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFFFF"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_tdata(2),
      O => data0(6)
    );
\i__carry_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => \i__carry_i_2__23_n_0\
    );
\i__carry_i_3__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(1),
      O => \i__carry_i_3__23_n_0\
    );
\i__carry_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(0),
      O => \i__carry_i_4__23_n_0\
    );
\m_axis_tdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83328332FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(0),
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[22]_i_3_n_0\,
      I4 => s_axis_tdata(0),
      I5 => sw_0,
      O => D(0)
    );
\m_axis_tdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => data5(0),
      I1 => \m_axis_tdata_reg[17]\,
      I2 => \m_axis_tdata_reg[17]_0\,
      I3 => approx_div0_carry_n_7,
      I4 => \m_axis_tdata_reg[23]\,
      I5 => \m_axis_tdata[16]_i_3_n_0\,
      O => \approx_div__69\(0)
    );
\m_axis_tdata[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data1(0),
      I1 => \m_axis_tdata_reg[17]\,
      I2 => s_axis_tdata(0),
      I3 => \m_axis_tdata_reg[17]_0\,
      O => \m_axis_tdata[16]_i_3_n_0\
    );
\m_axis_tdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83328332FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(1),
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[22]_i_3_n_0\,
      I4 => s_axis_tdata(1),
      I5 => sw_0,
      O => D(1)
    );
\m_axis_tdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \m_axis_tdata[17]_i_3_n_0\,
      I1 => \m_axis_tdata_reg[23]\,
      I2 => data1(1),
      I3 => \m_axis_tdata_reg[17]\,
      I4 => s_axis_tdata(1),
      I5 => \m_axis_tdata_reg[17]_0\,
      O => \approx_div__69\(1)
    );
\m_axis_tdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => data5(1),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => \m_axis_tdata_reg[17]_0\,
      I4 => approx_div0_carry_n_6,
      O => \m_axis_tdata[17]_i_3_n_0\
    );
\m_axis_tdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(2),
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[22]_i_3_n_0\,
      I4 => s_axis_tdata(2),
      I5 => sw_0,
      O => D(2)
    );
\m_axis_tdata[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080B"
    )
        port map (
      I0 => data1(2),
      I1 => \m_axis_tdata_reg[17]\,
      I2 => \m_axis_tdata_reg[17]_0\,
      I3 => s_axis_tdata(2),
      O => \m_axis_tdata[18]_i_3_n_0\
    );
\m_axis_tdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => data5(2),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => approx_div0_carry_n_5,
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => s_axis_tdata(0),
      O => \m_axis_tdata[18]_i_4_n_0\
    );
\m_axis_tdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[19]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[22]_i_3_n_0\,
      I4 => s_axis_tdata(3),
      I5 => sw_0,
      O => D(3)
    );
\m_axis_tdata[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \approx_div__69\(2),
      I1 => \approx_div__69\(3),
      O => \m_axis_tdata[19]_i_2_n_0\
    );
\m_axis_tdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[20]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[22]_i_3_n_0\,
      I4 => s_axis_tdata(4),
      I5 => sw_0,
      O => D(4)
    );
\m_axis_tdata[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \approx_div__69\(3),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(4),
      O => \m_axis_tdata[20]_i_2_n_0\
    );
\m_axis_tdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83328332FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[21]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[22]_i_3_n_0\,
      I4 => s_axis_tdata(5),
      I5 => sw_0,
      O => D(5)
    );
\m_axis_tdata[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \approx_div__69\(4),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(3),
      I3 => \approx_div__69\(5),
      O => \m_axis_tdata[21]_i_2_n_0\
    );
\m_axis_tdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43314331FFFF0000"
    )
        port map (
      I0 => \m_axis_tdata[22]_i_2_n_0\,
      I1 => \approx_div__69\(9),
      I2 => \approx_div__69\(8),
      I3 => \m_axis_tdata[22]_i_3_n_0\,
      I4 => s_axis_tdata(6),
      I5 => sw_0,
      O => D(6)
    );
\m_axis_tdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \approx_div__69\(3),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(4),
      I3 => \approx_div__69\(5),
      I4 => \approx_div__69\(6),
      O => \m_axis_tdata[22]_i_2_n_0\
    );
\m_axis_tdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEEA"
    )
        port map (
      I0 => \approx_div__69\(6),
      I1 => \approx_div__69\(5),
      I2 => \approx_div__69\(4),
      I3 => \approx_div__69\(2),
      I4 => \approx_div__69\(3),
      I5 => \approx_div__69\(7),
      O => \m_axis_tdata[22]_i_3_n_0\
    );
\m_axis_tdata[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data80,
      I1 => data5(9),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => \approx_div0_carry__1_n_6\,
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => \p_3_out_carry__0_i_10_n_0\,
      O => \m_axis_tdata[23]_i_10_n_0\
    );
\m_axis_tdata[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => data1(8),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => data0(8),
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => data80,
      O => \m_axis_tdata[23]_i_11_n_0\
    );
\m_axis_tdata[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10_n_0\,
      I1 => data5(8),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => \approx_div0_carry__1_n_7\,
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => \p_3_out_carry__0_i_14_n_0\,
      O => \m_axis_tdata[23]_i_12_n_0\
    );
\m_axis_tdata[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(7),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => data0(7),
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => \p_3_out_carry__0_i_10_n_0\,
      O => \m_axis_tdata[23]_i_13_n_0\
    );
\m_axis_tdata[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14_n_0\,
      I1 => data5(7),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => \approx_div0_carry__0_n_4\,
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => data0(9),
      O => \m_axis_tdata[23]_i_14_n_0\
    );
\m_axis_tdata[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFCFC0"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => data1(3),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(2),
      I5 => \m_axis_tdata_reg[17]_0\,
      O => \m_axis_tdata[23]_i_21_n_0\
    );
\m_axis_tdata[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => data5(3),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => approx_div0_carry_n_4,
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => s_axis_tdata(1),
      O => \m_axis_tdata[23]_i_22_n_0\
    );
\m_axis_tdata[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => data1(4),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => s_axis_tdata(0),
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => data0(8),
      O => \m_axis_tdata[23]_i_23_n_0\
    );
\m_axis_tdata[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50C0C0AFA0CFCF"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => data5(4),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => \approx_div0_carry__0_n_7\,
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => s_axis_tdata(2),
      O => \m_axis_tdata[23]_i_24_n_0\
    );
\m_axis_tdata[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => data1(5),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => s_axis_tdata(1),
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => data0(9),
      O => \m_axis_tdata[23]_i_25_n_0\
    );
\m_axis_tdata[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => data5(5),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => \approx_div0_carry__0_n_6\,
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => data0(7),
      O => \m_axis_tdata[23]_i_26_n_0\
    );
\m_axis_tdata[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AFCFCF50AFC0C0"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => data1(6),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => s_axis_tdata(2),
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => \p_3_out_carry__0_i_14_n_0\,
      O => \m_axis_tdata[23]_i_27_n_0\
    );
\m_axis_tdata[23]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => data5(6),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => \approx_div0_carry__0_n_5\,
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => data0(8),
      O => \m_axis_tdata[23]_i_28_n_0\
    );
\m_axis_tdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91159115FFFF0000"
    )
        port map (
      I0 => \approx_div__69\(9),
      I1 => \approx_div__69\(8),
      I2 => \approx_div__69\(7),
      I3 => \m_axis_tdata[23]_i_7_n_0\,
      I4 => s_axis_tdata(7),
      I5 => sw_0,
      O => D(7)
    );
\m_axis_tdata[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \approx_div__69\(3),
      I1 => \approx_div__69\(2),
      I2 => \approx_div__69\(4),
      I3 => \approx_div__69\(5),
      I4 => \approx_div__69\(6),
      O => \m_axis_tdata[23]_i_7_n_0\
    );
\m_axis_tdata[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14_n_0\,
      I1 => data1(9),
      I2 => \m_axis_tdata_reg[17]\,
      I3 => data0(9),
      I4 => \m_axis_tdata_reg[17]_0\,
      I5 => data80,
      O => \m_axis_tdata[23]_i_9_n_0\
    );
\m_axis_tdata_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[18]_i_3_n_0\,
      I1 => \m_axis_tdata[18]_i_4_n_0\,
      O => \approx_div__69\(2),
      S => \m_axis_tdata_reg[23]\
    );
\m_axis_tdata_reg[23]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_21_n_0\,
      I1 => \m_axis_tdata[23]_i_22_n_0\,
      O => \approx_div__69\(3),
      S => \m_axis_tdata_reg[23]\
    );
\m_axis_tdata_reg[23]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_23_n_0\,
      I1 => \m_axis_tdata[23]_i_24_n_0\,
      O => \approx_div__69\(4),
      S => \m_axis_tdata_reg[23]\
    );
\m_axis_tdata_reg[23]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_25_n_0\,
      I1 => \m_axis_tdata[23]_i_26_n_0\,
      O => \approx_div__69\(5),
      S => \m_axis_tdata_reg[23]\
    );
\m_axis_tdata_reg[23]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_27_n_0\,
      I1 => \m_axis_tdata[23]_i_28_n_0\,
      O => \approx_div__69\(6),
      S => \m_axis_tdata_reg[23]\
    );
\m_axis_tdata_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_9_n_0\,
      I1 => \m_axis_tdata[23]_i_10_n_0\,
      O => \approx_div__69\(9),
      S => \m_axis_tdata_reg[23]\
    );
\m_axis_tdata_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_11_n_0\,
      I1 => \m_axis_tdata[23]_i_12_n_0\,
      O => \approx_div__69\(8),
      S => \m_axis_tdata_reg[23]\
    );
\m_axis_tdata_reg[23]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_13_n_0\,
      I1 => \m_axis_tdata[23]_i_14_n_0\,
      O => \approx_div__69\(7),
      S => \m_axis_tdata_reg[23]\
    );
p_3_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_3_out_carry_n_0,
      CO(2) => p_3_out_carry_n_1,
      CO(1) => p_3_out_carry_n_2,
      CO(0) => p_3_out_carry_n_3,
      CYINIT => p_0_out(0),
      DI(3) => p_3_out_carry_i_2_n_0,
      DI(2) => p_3_out_carry_i_3_n_0,
      DI(1) => p_3_out_carry_i_4_n_0,
      DI(0) => \p_3_out_carry_i_5__0_n_0\,
      O(3 downto 0) => data1(3 downto 0),
      S(3) => p_3_out_carry_i_6_n_0,
      S(2) => p_3_out_carry_i_7_n_0,
      S(1) => p_3_out_carry_i_8_n_0,
      S(0) => p_3_out_carry_i_9_n_0
    );
\p_3_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_3_out_carry_n_0,
      CO(3) => \p_3_out_carry__0_n_0\,
      CO(2) => \p_3_out_carry__0_n_1\,
      CO(1) => \p_3_out_carry__0_n_2\,
      CO(0) => \p_3_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_3_out_carry__0_i_1_n_0\,
      DI(2) => \p_3_out_carry__0_i_2_n_0\,
      DI(1) => \p_3_out_carry__0_i_3_n_0\,
      DI(0) => \p_3_out_carry__0_i_4_n_0\,
      O(3 downto 0) => data1(7 downto 4),
      S(3) => \p_3_out_carry__0_i_5_n_0\,
      S(2) => \p_3_out_carry__0_i_6_n_0\,
      S(1) => \p_3_out_carry__0_i_7_n_0\,
      S(0) => \p_3_out_carry__0_i_8_n_0\
    );
\p_3_out_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6762FFFF67620000"
    )
        port map (
      I0 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I1 => \approx_div0_carry__1_i_1_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[6]\,
      I3 => data5(7),
      I4 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I5 => \p_3_out_carry__0_i_9_n_0\,
      O => \p_3_out_carry__0_i_1_n_0\
    );
\p_3_out_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFF800000"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(7),
      O => \p_3_out_carry__0_i_10_n_0\
    );
\p_3_out_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \approx_div0_carry__1_i_1_n_0\,
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => data5(6),
      O => \p_3_out_carry__0_i_11_n_0\
    );
\p_3_out_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_5\,
      I1 => data80,
      I2 => \^t_fixed_reg_out_reg_reg[4]\,
      I3 => \p_3_out_carry__0_i_14_n_0\,
      I4 => \^t_fixed_reg_out_reg_reg[6]\,
      I5 => data0(9),
      O => \p_3_out_carry__0_i_12_n_0\
    );
\p_3_out_carry__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB8"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      O => \p_3_out_carry__0_i_13_n_0\
    );
\p_3_out_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(6),
      O => \p_3_out_carry__0_i_14_n_0\
    );
\p_3_out_carry__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10_n_0\,
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => data5(5),
      O => \p_3_out_carry__0_i_15_n_0\
    );
\p_3_out_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_6\,
      I1 => \p_3_out_carry__0_i_10_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[4]\,
      I3 => data0(9),
      I4 => \^t_fixed_reg_out_reg_reg[6]\,
      I5 => data0(8),
      O => \p_3_out_carry__0_i_16_n_0\
    );
\p_3_out_carry__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => s_axis_tdata(2),
      O => \p_3_out_carry__0_i_17_n_0\
    );
\p_3_out_carry__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14_n_0\,
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => data5(4),
      O => \p_3_out_carry__0_i_18_n_0\
    );
\p_3_out_carry__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_7\,
      I1 => \p_3_out_carry__0_i_14_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[4]\,
      I3 => data0(8),
      I4 => \^t_fixed_reg_out_reg_reg[6]\,
      I5 => data0(7),
      O => \p_3_out_carry__0_i_19_n_0\
    );
\p_3_out_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10_n_0\,
      I1 => \p_3_out_carry__0_i_11_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I3 => \p_3_out_carry__0_i_12_n_0\,
      I4 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I5 => \p_3_out_carry__0_i_13_n_0\,
      O => \p_3_out_carry__0_i_2_n_0\
    );
\p_3_out_carry__0_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => s_axis_tdata(1),
      O => \p_3_out_carry__0_i_20__1_n_0\
    );
\p_3_out_carry__0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777444"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      I4 => s_axis_tdata(4),
      O => \p_3_out_carry__0_i_21_n_0\
    );
\p_3_out_carry__0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \approx_div0_carry__0_n_4\,
      I1 => data80,
      I2 => \^t_fixed_reg_out_reg_reg[4]\,
      I3 => \p_3_out_carry__0_i_10_n_0\,
      I4 => \^t_fixed_reg_out_reg_reg[6]\,
      I5 => \p_3_out_carry__0_i_14_n_0\,
      O => \p_3_out_carry__0_i_22_n_0\
    );
\p_3_out_carry__0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6762"
    )
        port map (
      I0 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I1 => \approx_div0_carry__1_i_1_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[6]\,
      I3 => data5(7),
      O => \p_3_out_carry__0_i_23_n_0\
    );
\p_3_out_carry__0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88B8BBB8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__0_i_28_n_0\,
      I1 => \^t_fixed_reg_out_reg_reg[5]\,
      I2 => s_axis_tdata(4),
      I3 => \^t_fixed_reg_out_reg_reg[3]\,
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => p_0_out(7)
    );
\p_3_out_carry__0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14_n_0\,
      I1 => data80,
      I2 => \^t_fixed_reg_out_reg_reg[2]\,
      I3 => data0(9),
      I4 => \^t_fixed_reg_out_reg_reg[3]\,
      I5 => data0(8),
      O => \p_3_out_carry__0_i_25_n_0\
    );
\p_3_out_carry__0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => \p_3_out_carry__0_i_10_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[2]\,
      I3 => data0(8),
      I4 => \^t_fixed_reg_out_reg_reg[3]\,
      I5 => data0(7),
      O => \p_3_out_carry__0_i_26_n_0\
    );
\p_3_out_carry__0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AFC0C0AFA0CFCF"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => \p_3_out_carry__0_i_14_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[2]\,
      I3 => s_axis_tdata(3),
      I4 => \^t_fixed_reg_out_reg_reg[3]\,
      I5 => s_axis_tdata(2),
      O => \p_3_out_carry__0_i_27_n_0\
    );
\p_3_out_carry__0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10_n_0\,
      I1 => data80,
      I2 => \^t_fixed_reg_out_reg_reg[2]\,
      I3 => \p_3_out_carry__0_i_14_n_0\,
      I4 => \^t_fixed_reg_out_reg_reg[3]\,
      I5 => data0(9),
      O => \p_3_out_carry__0_i_28_n_0\
    );
\p_3_out_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_3_out_carry__0_i_14_n_0\,
      I1 => \p_3_out_carry__0_i_15_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I3 => \p_3_out_carry__0_i_16_n_0\,
      I4 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I5 => \p_3_out_carry__0_i_17_n_0\,
      O => \p_3_out_carry__0_i_3_n_0\
    );
\p_3_out_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => \p_3_out_carry__0_i_18_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I3 => \p_3_out_carry__0_i_19_n_0\,
      I4 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I5 => \p_3_out_carry__0_i_20__1_n_0\,
      O => \p_3_out_carry__0_i_4_n_0\
    );
\p_3_out_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFE200E2"
    )
        port map (
      I0 => \p_3_out_carry__0_i_21_n_0\,
      I1 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I2 => \p_3_out_carry__0_i_22_n_0\,
      I3 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I4 => \p_3_out_carry__0_i_23_n_0\,
      I5 => p_0_out(7),
      O => \p_3_out_carry__0_i_5_n_0\
    );
\p_3_out_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559969AAAA9969"
    )
        port map (
      I0 => \p_3_out_carry__0_i_2_n_0\,
      I1 => s_axis_tdata(2),
      I2 => \^t_fixed_reg_out_reg_reg[3]\,
      I3 => s_axis_tdata(3),
      I4 => \^t_fixed_reg_out_reg_reg[5]\,
      I5 => \p_3_out_carry__0_i_25_n_0\,
      O => \p_3_out_carry__0_i_6_n_0\
    );
\p_3_out_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A656AAAAA656"
    )
        port map (
      I0 => \p_3_out_carry__0_i_3_n_0\,
      I1 => s_axis_tdata(1),
      I2 => \^t_fixed_reg_out_reg_reg[3]\,
      I3 => s_axis_tdata(2),
      I4 => \^t_fixed_reg_out_reg_reg[5]\,
      I5 => \p_3_out_carry__0_i_26_n_0\,
      O => \p_3_out_carry__0_i_7_n_0\
    );
\p_3_out_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \p_3_out_carry__0_i_4_n_0\,
      I1 => s_axis_tdata(0),
      I2 => \^t_fixed_reg_out_reg_reg[3]\,
      I3 => s_axis_tdata(1),
      I4 => \^t_fixed_reg_out_reg_reg[5]\,
      I5 => \p_3_out_carry__0_i_27_n_0\,
      O => \p_3_out_carry__0_i_8_n_0\
    );
\p_3_out_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__0_i_22_n_0\,
      I1 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I2 => data0(9),
      I3 => \^t_fixed_reg_out_reg_reg[6]\,
      I4 => data0(8),
      O => \p_3_out_carry__0_i_9_n_0\
    );
\p_3_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_3_out_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_3_out_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_3_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_3_out_carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_p_3_out_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data1(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \p_3_out_carry__1_i_2_n_0\,
      S(0) => \p_3_out_carry__1_i_3_n_0\
    );
\p_3_out_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6762FFFF67620000"
    )
        port map (
      I0 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I1 => \approx_div0_carry__1_i_1_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[6]\,
      I3 => data5(8),
      I4 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I5 => \p_3_out_carry__1_i_4_n_0\,
      O => \p_3_out_carry__1_i_1_n_0\
    );
\p_3_out_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__1_i_12_n_0\,
      I1 => \^t_fixed_reg_out_reg_reg[5]\,
      I2 => data0(9),
      I3 => \^t_fixed_reg_out_reg_reg[3]\,
      I4 => data0(8),
      O => p_0_out(8)
    );
\p_3_out_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \approx_div0_carry__1_n_6\,
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => \^t_fixed_reg_out_reg_reg[4]\,
      I3 => data80,
      I4 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I5 => \p_3_out_carry__1_i_13_n_0\,
      O => \p_3_out_carry__1_i_11_n_0\
    );
\p_3_out_carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data80,
      I1 => \^t_fixed_reg_out_reg_reg[2]\,
      I2 => \p_3_out_carry__0_i_10_n_0\,
      I3 => \^t_fixed_reg_out_reg_reg[3]\,
      I4 => \p_3_out_carry__0_i_14_n_0\,
      O => \p_3_out_carry__1_i_12_n_0\
    );
\p_3_out_carry__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_3_out_carry__0_i_10_n_0\,
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => \p_3_out_carry__0_i_14_n_0\,
      O => \p_3_out_carry__1_i_13_n_0\
    );
\p_3_out_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \p_3_out_carry__1_i_5_n_0\,
      I1 => data0(9),
      I2 => \^t_fixed_reg_out_reg_reg[3]\,
      I3 => \p_3_out_carry__0_i_14_n_0\,
      I4 => \^t_fixed_reg_out_reg_reg[5]\,
      I5 => \p_3_out_carry__1_i_6_n_0\,
      O => \p_3_out_carry__1_i_2_n_0\
    );
\p_3_out_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFE200E2"
    )
        port map (
      I0 => \p_3_out_carry__1_i_7_n_0\,
      I1 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I2 => \p_3_out_carry__1_i_8_n_0\,
      I3 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I4 => \p_3_out_carry__1_i_9_n_0\,
      I5 => p_0_out(8),
      O => \p_3_out_carry__1_i_3_n_0\
    );
\p_3_out_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_3_out_carry__1_i_8_n_0\,
      I1 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I2 => \p_3_out_carry__0_i_14_n_0\,
      I3 => \^t_fixed_reg_out_reg_reg[6]\,
      I4 => data0(9),
      O => \p_3_out_carry__1_i_4_n_0\
    );
\p_3_out_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6762FFFF67620000"
    )
        port map (
      I0 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I1 => \approx_div0_carry__1_i_1_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[6]\,
      I3 => data5(9),
      I4 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I5 => \p_3_out_carry__1_i_11_n_0\,
      O => \p_3_out_carry__1_i_5_n_0\
    );
\p_3_out_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^t_fixed_reg_out_reg_reg[2]\,
      I1 => data80,
      I2 => \^t_fixed_reg_out_reg_reg[3]\,
      I3 => \p_3_out_carry__0_i_10_n_0\,
      O => \p_3_out_carry__1_i_6_n_0\
    );
\p_3_out_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"744B4B4B4B4B4B4B"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(2),
      I5 => s_axis_tdata(3),
      O => \p_3_out_carry__1_i_7_n_0\
    );
\p_3_out_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \approx_div0_carry__1_n_7\,
      I1 => \^t_fixed_reg_out_reg_reg[4]\,
      I2 => data80,
      I3 => \^t_fixed_reg_out_reg_reg[6]\,
      I4 => \p_3_out_carry__0_i_10_n_0\,
      O => \p_3_out_carry__1_i_8_n_0\
    );
\p_3_out_carry__1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6762"
    )
        port map (
      I0 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I1 => \approx_div0_carry__1_i_1_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[6]\,
      I3 => data5(8),
      O => \p_3_out_carry__1_i_9_n_0\
    );
p_3_out_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE2AAA28"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(0),
      O => \^t_fixed_reg_out_reg_reg[5]\
    );
\p_3_out_carry_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3FFAF13"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(4),
      O => \^t_fixed_reg_out_reg_reg[3]\
    );
\p_3_out_carry_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC0BA22"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      O => \^t_fixed_reg_out_reg_reg[2]\
    );
\p_3_out_carry_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      I2 => s_axis_tdata(4),
      O => data0(8)
    );
\p_3_out_carry_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(4),
      I3 => s_axis_tdata(5),
      I4 => \^t_fixed_reg_out_reg_reg[6]\,
      I5 => data5(3),
      O => \p_3_out_carry_i_14__1_n_0\
    );
\p_3_out_carry_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C00080"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \^t_fixed_reg_out_reg_reg[2]_0\
    );
p_3_out_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFC0C0AFA0CFCF"
    )
        port map (
      I0 => approx_div0_carry_n_4,
      I1 => data0(9),
      I2 => \^t_fixed_reg_out_reg_reg[4]\,
      I3 => s_axis_tdata(3),
      I4 => \^t_fixed_reg_out_reg_reg[6]\,
      I5 => s_axis_tdata(2),
      O => p_3_out_carry_i_16_n_0
    );
\p_3_out_carry_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C2F8F862"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \^t_fixed_reg_out_reg_reg[2]_1\
    );
\p_3_out_carry_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => \^t_fixed_reg_out_reg_reg[6]\,
      I2 => s_axis_tdata(0),
      O => \p_3_out_carry_i_18__1_n_0\
    );
p_3_out_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB15FF54BB10AA0"
    )
        port map (
      I0 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I1 => s_axis_tdata(4),
      I2 => s_axis_tdata(3),
      I3 => s_axis_tdata(2),
      I4 => \^t_fixed_reg_out_reg_reg[6]\,
      I5 => data5(2),
      O => p_3_out_carry_i_19_n_0
    );
\p_3_out_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A0000"
    )
        port map (
      I0 => \^t_fixed_reg_out_reg_reg[5]\,
      I1 => s_axis_tdata(0),
      I2 => \^t_fixed_reg_out_reg_reg[3]\,
      I3 => s_axis_tdata(2),
      I4 => \^t_fixed_reg_out_reg_reg[2]\,
      O => p_0_out(0)
    );
p_3_out_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => \p_3_out_carry_i_14__1_n_0\,
      I2 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I3 => p_3_out_carry_i_16_n_0,
      I4 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I5 => \p_3_out_carry_i_18__1_n_0\,
      O => p_3_out_carry_i_2_n_0
    );
p_3_out_carry_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => approx_div0_carry_n_5,
      I1 => data0(8),
      I2 => \^t_fixed_reg_out_reg_reg[4]\,
      I3 => s_axis_tdata(2),
      I4 => \^t_fixed_reg_out_reg_reg[6]\,
      I5 => s_axis_tdata(1),
      O => p_3_out_carry_i_20_n_0
    );
\p_3_out_carry_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56410FFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \^t_fixed_reg_out_reg_reg[6]\
    );
p_3_out_carry_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => \^t_fixed_reg_out_reg_reg[6]\,
      I3 => data5(1),
      O => p_3_out_carry_i_22_n_0
    );
p_3_out_carry_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => approx_div0_carry_n_6,
      I1 => data0(7),
      I2 => \^t_fixed_reg_out_reg_reg[4]\,
      I3 => s_axis_tdata(1),
      I4 => \^t_fixed_reg_out_reg_reg[6]\,
      I5 => s_axis_tdata(0),
      O => p_3_out_carry_i_23_n_0
    );
p_3_out_carry_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AFCFCF50AFC0C0"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => data0(9),
      I2 => \^t_fixed_reg_out_reg_reg[2]\,
      I3 => s_axis_tdata(2),
      I4 => \^t_fixed_reg_out_reg_reg[3]\,
      I5 => s_axis_tdata(1),
      O => p_3_out_carry_i_24_n_0
    );
p_3_out_carry_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => data0(8),
      I2 => \^t_fixed_reg_out_reg_reg[2]\,
      I3 => s_axis_tdata(1),
      I4 => \^t_fixed_reg_out_reg_reg[3]\,
      I5 => s_axis_tdata(0),
      O => p_3_out_carry_i_25_n_0
    );
p_3_out_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF3C00AA003C00"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(3),
      I3 => \^t_fixed_reg_out_reg_reg[2]\,
      I4 => \^t_fixed_reg_out_reg_reg[3]\,
      I5 => s_axis_tdata(0),
      O => p_3_out_carry_i_26_n_0
    );
p_3_out_carry_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => p_3_out_carry_i_30_n_0,
      I1 => p_3_out_carry_i_31_n_0,
      O => p_3_out_carry_i_27_n_0,
      S => \^t_fixed_reg_out_reg_reg[2]_0\
    );
p_3_out_carry_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E066F008"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(0),
      O => \^t_fixed_reg_out_reg_reg[4]\
    );
p_3_out_carry_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(3),
      O => data0(7)
    );
p_3_out_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => p_3_out_carry_i_19_n_0,
      I1 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I2 => p_3_out_carry_i_20_n_0,
      I3 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I4 => \^t_fixed_reg_out_reg_reg[6]\,
      I5 => s_axis_tdata(0),
      O => p_3_out_carry_i_3_n_0
    );
p_3_out_carry_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080AA8000800A80"
    )
        port map (
      I0 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I1 => s_axis_tdata(0),
      I2 => \^t_fixed_reg_out_reg_reg[6]\,
      I3 => \^t_fixed_reg_out_reg_reg[4]\,
      I4 => s_axis_tdata(2),
      I5 => approx_div0_carry_n_7,
      O => p_3_out_carry_i_30_n_0
    );
p_3_out_carry_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I2 => s_axis_tdata(2),
      I3 => \^t_fixed_reg_out_reg_reg[6]\,
      I4 => data5(0),
      O => p_3_out_carry_i_31_n_0
    );
p_3_out_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FC050C0"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => p_3_out_carry_i_22_n_0,
      I2 => \^t_fixed_reg_out_reg_reg[2]_0\,
      I3 => \^t_fixed_reg_out_reg_reg[2]_1\,
      I4 => p_3_out_carry_i_23_n_0,
      O => p_3_out_carry_i_4_n_0
    );
\p_3_out_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(4),
      O => \p_3_out_carry_i_5__0_n_0\
    );
p_3_out_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => p_3_out_carry_i_2_n_0,
      I1 => s_axis_tdata(0),
      I2 => \^t_fixed_reg_out_reg_reg[3]\,
      I3 => \^t_fixed_reg_out_reg_reg[5]\,
      I4 => p_3_out_carry_i_24_n_0,
      O => p_3_out_carry_i_6_n_0
    );
p_3_out_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_3_out_carry_i_3_n_0,
      I1 => p_3_out_carry_i_25_n_0,
      I2 => \^t_fixed_reg_out_reg_reg[5]\,
      O => p_3_out_carry_i_7_n_0
    );
p_3_out_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_3_out_carry_i_4_n_0,
      I1 => p_3_out_carry_i_26_n_0,
      I2 => \^t_fixed_reg_out_reg_reg[5]\,
      O => p_3_out_carry_i_8_n_0
    );
p_3_out_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => p_3_out_carry_i_27_n_0,
      O => p_3_out_carry_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[3][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shift_reg_reg[4][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[2][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[3][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \shift_reg_reg[1][7]_0\(7 downto 0) <= \^shift_reg_reg[1][7]_0\(7 downto 0);
  \shift_reg_reg[2][7]_0\(7 downto 0) <= \^shift_reg_reg[2][7]_0\(7 downto 0);
  \shift_reg_reg[3][7]_0\(7 downto 0) <= \^shift_reg_reg[3][7]_0\(7 downto 0);
\shift_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[1][7]_0\(0),
      Q => \shift_reg_reg[0][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[1][7]_0\(1),
      Q => \shift_reg_reg[0][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[1][7]_0\(2),
      Q => \shift_reg_reg[0][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[1][7]_0\(3),
      Q => \shift_reg_reg[0][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[1][7]_0\(4),
      Q => \shift_reg_reg[0][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[1][7]_0\(5),
      Q => \shift_reg_reg[0][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[1][7]_0\(6),
      Q => \shift_reg_reg[0][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[1][7]_0\(7),
      Q => \shift_reg_reg[0][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[2][7]_0\(0),
      Q => \^shift_reg_reg[1][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[2][7]_0\(1),
      Q => \^shift_reg_reg[1][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[2][7]_0\(2),
      Q => \^shift_reg_reg[1][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[2][7]_0\(3),
      Q => \^shift_reg_reg[1][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[2][7]_0\(4),
      Q => \^shift_reg_reg[1][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[2][7]_0\(5),
      Q => \^shift_reg_reg[1][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[2][7]_0\(6),
      Q => \^shift_reg_reg[1][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[2][7]_0\(7),
      Q => \^shift_reg_reg[1][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[3][7]_0\(0),
      Q => \^shift_reg_reg[2][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[3][7]_0\(1),
      Q => \^shift_reg_reg[2][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[3][7]_0\(2),
      Q => \^shift_reg_reg[2][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[3][7]_0\(3),
      Q => \^shift_reg_reg[2][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[3][7]_0\(4),
      Q => \^shift_reg_reg[2][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[3][7]_0\(5),
      Q => \^shift_reg_reg[2][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[3][7]_0\(6),
      Q => \^shift_reg_reg[2][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^shift_reg_reg[3][7]_0\(7),
      Q => \^shift_reg_reg[2][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^shift_reg_reg[3][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^shift_reg_reg[3][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^shift_reg_reg[3][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^shift_reg_reg[3][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^shift_reg_reg[3][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^shift_reg_reg[3][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^shift_reg_reg[3][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \^q\(7),
      Q => \^shift_reg_reg[3][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \shift_reg_reg[4][7]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\shift_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \shift_reg_reg[4][7]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\shift_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \shift_reg_reg[4][7]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\shift_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \shift_reg_reg[4][7]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\shift_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \shift_reg_reg[4][7]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\shift_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \shift_reg_reg[4][7]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\shift_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \shift_reg_reg[4][7]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\shift_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => \shift_reg_reg[4][7]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[3][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_valid0 : in STD_LOGIC;
    \shift_reg_reg[4][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_2 : entity is "shift_reg_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[2][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[3][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \shift_reg_reg[1][7]_0\(7 downto 0) <= \^shift_reg_reg[1][7]_0\(7 downto 0);
  \shift_reg_reg[2][7]_0\(7 downto 0) <= \^shift_reg_reg[2][7]_0\(7 downto 0);
  \shift_reg_reg[3][7]_0\(7 downto 0) <= \^shift_reg_reg[3][7]_0\(7 downto 0);
\shift_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(0),
      Q => \shift_reg_reg[0][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(1),
      Q => \shift_reg_reg[0][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(2),
      Q => \shift_reg_reg[0][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(3),
      Q => \shift_reg_reg[0][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(4),
      Q => \shift_reg_reg[0][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(5),
      Q => \shift_reg_reg[0][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(6),
      Q => \shift_reg_reg[0][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(7),
      Q => \shift_reg_reg[0][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(0),
      Q => \^shift_reg_reg[1][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(1),
      Q => \^shift_reg_reg[1][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(2),
      Q => \^shift_reg_reg[1][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(3),
      Q => \^shift_reg_reg[1][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(4),
      Q => \^shift_reg_reg[1][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(5),
      Q => \^shift_reg_reg[1][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(6),
      Q => \^shift_reg_reg[1][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(7),
      Q => \^shift_reg_reg[1][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(0),
      Q => \^shift_reg_reg[2][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(1),
      Q => \^shift_reg_reg[2][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(2),
      Q => \^shift_reg_reg[2][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(3),
      Q => \^shift_reg_reg[2][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(4),
      Q => \^shift_reg_reg[2][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(5),
      Q => \^shift_reg_reg[2][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(6),
      Q => \^shift_reg_reg[2][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(7),
      Q => \^shift_reg_reg[2][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(0),
      Q => \^shift_reg_reg[3][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(1),
      Q => \^shift_reg_reg[3][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(2),
      Q => \^shift_reg_reg[3][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(3),
      Q => \^shift_reg_reg[3][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(4),
      Q => \^shift_reg_reg[3][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(5),
      Q => \^shift_reg_reg[3][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(6),
      Q => \^shift_reg_reg[3][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(7),
      Q => \^shift_reg_reg[3][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\shift_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\shift_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\shift_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\shift_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\shift_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\shift_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\shift_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_3 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[3][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_valid0 : in STD_LOGIC;
    \shift_reg_reg[4][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_3 : entity is "shift_reg_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[2][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[3][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \shift_reg_reg[1][7]_0\(7 downto 0) <= \^shift_reg_reg[1][7]_0\(7 downto 0);
  \shift_reg_reg[2][7]_0\(7 downto 0) <= \^shift_reg_reg[2][7]_0\(7 downto 0);
  \shift_reg_reg[3][7]_0\(7 downto 0) <= \^shift_reg_reg[3][7]_0\(7 downto 0);
\shift_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(0),
      Q => \shift_reg_reg[0][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(1),
      Q => \shift_reg_reg[0][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(2),
      Q => \shift_reg_reg[0][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(3),
      Q => \shift_reg_reg[0][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(4),
      Q => \shift_reg_reg[0][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(5),
      Q => \shift_reg_reg[0][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(6),
      Q => \shift_reg_reg[0][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(7),
      Q => \shift_reg_reg[0][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(0),
      Q => \^shift_reg_reg[1][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(1),
      Q => \^shift_reg_reg[1][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(2),
      Q => \^shift_reg_reg[1][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(3),
      Q => \^shift_reg_reg[1][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(4),
      Q => \^shift_reg_reg[1][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(5),
      Q => \^shift_reg_reg[1][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(6),
      Q => \^shift_reg_reg[1][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(7),
      Q => \^shift_reg_reg[1][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(0),
      Q => \^shift_reg_reg[2][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(1),
      Q => \^shift_reg_reg[2][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(2),
      Q => \^shift_reg_reg[2][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(3),
      Q => \^shift_reg_reg[2][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(4),
      Q => \^shift_reg_reg[2][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(5),
      Q => \^shift_reg_reg[2][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(6),
      Q => \^shift_reg_reg[2][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(7),
      Q => \^shift_reg_reg[2][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(0),
      Q => \^shift_reg_reg[3][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(1),
      Q => \^shift_reg_reg[3][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(2),
      Q => \^shift_reg_reg[3][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(3),
      Q => \^shift_reg_reg[3][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(4),
      Q => \^shift_reg_reg[3][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(5),
      Q => \^shift_reg_reg[3][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(6),
      Q => \^shift_reg_reg[3][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(7),
      Q => \^shift_reg_reg[3][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\shift_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\shift_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\shift_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\shift_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\shift_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\shift_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\shift_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[3][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_valid0 : in STD_LOGIC;
    \shift_reg_reg[4][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_4 : entity is "shift_reg_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[2][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[3][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \shift_reg_reg[1][7]_0\(7 downto 0) <= \^shift_reg_reg[1][7]_0\(7 downto 0);
  \shift_reg_reg[2][7]_0\(7 downto 0) <= \^shift_reg_reg[2][7]_0\(7 downto 0);
  \shift_reg_reg[3][7]_0\(7 downto 0) <= \^shift_reg_reg[3][7]_0\(7 downto 0);
\shift_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(0),
      Q => \shift_reg_reg[0][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(1),
      Q => \shift_reg_reg[0][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(2),
      Q => \shift_reg_reg[0][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(3),
      Q => \shift_reg_reg[0][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(4),
      Q => \shift_reg_reg[0][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(5),
      Q => \shift_reg_reg[0][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(6),
      Q => \shift_reg_reg[0][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(7),
      Q => \shift_reg_reg[0][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(0),
      Q => \^shift_reg_reg[1][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(1),
      Q => \^shift_reg_reg[1][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(2),
      Q => \^shift_reg_reg[1][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(3),
      Q => \^shift_reg_reg[1][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(4),
      Q => \^shift_reg_reg[1][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(5),
      Q => \^shift_reg_reg[1][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(6),
      Q => \^shift_reg_reg[1][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(7),
      Q => \^shift_reg_reg[1][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(0),
      Q => \^shift_reg_reg[2][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(1),
      Q => \^shift_reg_reg[2][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(2),
      Q => \^shift_reg_reg[2][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(3),
      Q => \^shift_reg_reg[2][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(4),
      Q => \^shift_reg_reg[2][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(5),
      Q => \^shift_reg_reg[2][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(6),
      Q => \^shift_reg_reg[2][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[3][7]_0\(7),
      Q => \^shift_reg_reg[2][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(0),
      Q => \^shift_reg_reg[3][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(1),
      Q => \^shift_reg_reg[3][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(2),
      Q => \^shift_reg_reg[3][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(3),
      Q => \^shift_reg_reg[3][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(4),
      Q => \^shift_reg_reg[3][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(5),
      Q => \^shift_reg_reg[3][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(6),
      Q => \^shift_reg_reg[3][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(7),
      Q => \^shift_reg_reg[3][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\shift_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\shift_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\shift_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\shift_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\shift_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\shift_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\shift_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \shift_reg_reg[4][7]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_reg_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_valid0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_5 : entity is "shift_reg_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shift_reg_reg[2][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \shift_reg_reg[1][7]_0\(7 downto 0) <= \^shift_reg_reg[1][7]_0\(7 downto 0);
  \shift_reg_reg[2][7]_0\(7 downto 0) <= \^shift_reg_reg[2][7]_0\(7 downto 0);
\shift_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(0),
      Q => \shift_reg_reg[0][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(1),
      Q => \shift_reg_reg[0][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(2),
      Q => \shift_reg_reg[0][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(3),
      Q => \shift_reg_reg[0][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(4),
      Q => \shift_reg_reg[0][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(5),
      Q => \shift_reg_reg[0][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(6),
      Q => \shift_reg_reg[0][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[1][7]_0\(7),
      Q => \shift_reg_reg[0][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(0),
      Q => \^shift_reg_reg[1][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(1),
      Q => \^shift_reg_reg[1][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(2),
      Q => \^shift_reg_reg[1][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(3),
      Q => \^shift_reg_reg[1][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(4),
      Q => \^shift_reg_reg[1][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(5),
      Q => \^shift_reg_reg[1][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(6),
      Q => \^shift_reg_reg[1][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^shift_reg_reg[2][7]_0\(7),
      Q => \^shift_reg_reg[1][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(0),
      Q => \^shift_reg_reg[2][7]_0\(0),
      R => SR(0)
    );
\shift_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(1),
      Q => \^shift_reg_reg[2][7]_0\(1),
      R => SR(0)
    );
\shift_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(2),
      Q => \^shift_reg_reg[2][7]_0\(2),
      R => SR(0)
    );
\shift_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(3),
      Q => \^shift_reg_reg[2][7]_0\(3),
      R => SR(0)
    );
\shift_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(4),
      Q => \^shift_reg_reg[2][7]_0\(4),
      R => SR(0)
    );
\shift_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(5),
      Q => \^shift_reg_reg[2][7]_0\(5),
      R => SR(0)
    );
\shift_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(6),
      Q => \^shift_reg_reg[2][7]_0\(6),
      R => SR(0)
    );
\shift_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => \^q\(7),
      Q => \^shift_reg_reg[2][7]_0\(7),
      R => SR(0)
    );
\shift_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\shift_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\shift_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\shift_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\shift_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
\shift_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => D(5),
      Q => \^q\(5),
      R => SR(0)
    );
\shift_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => D(6),
      Q => \^q\(6),
      R => SR(0)
    );
\shift_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => D(7),
      Q => \^q\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transmission_map is
  port (
    t_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \t_reg[7]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transmission_map;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transmission_map is
  signal dark_mul_omega : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal dark_mul_omega0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \dark_mul_omega[11]_i_10_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_11_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_12_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_14_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_15_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_16_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_2_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_3_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_4_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_5_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_6_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_7_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_8_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[11]_i_9_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_11_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_12_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_13_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_14_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_15_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_16_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_17_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_18_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_2_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_3_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_4_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_5_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_6_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_7_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[15]_i_8_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[7]_i_2_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[7]_i_3_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[7]_i_4_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[7]_i_5_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[7]_i_6_n_0\ : STD_LOGIC;
  signal \dark_mul_omega[7]_i_7_n_0\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_13_n_4\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_13_n_5\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_13_n_6\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_13_n_7\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \dark_mul_omega_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_9_n_1\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_9_n_6\ : STD_LOGIC;
  signal \dark_mul_omega_reg[15]_i_9_n_7\ : STD_LOGIC;
  signal \dark_mul_omega_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \dark_mul_omega_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \dark_mul_omega_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \dark_mul_omega_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \dark_mul_omega_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \dark_mul_omega_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \dark_mul_omega_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \dark_mul_omega_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal t : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \t[0]_i_1_n_0\ : STD_LOGIC;
  signal \t[1]_i_1_n_0\ : STD_LOGIC;
  signal \t[2]_i_1_n_0\ : STD_LOGIC;
  signal \t[3]_i_1_n_0\ : STD_LOGIC;
  signal \t[4]_i_1_n_0\ : STD_LOGIC;
  signal \t[5]_i_1_n_0\ : STD_LOGIC;
  signal \t[6]_i_1_n_0\ : STD_LOGIC;
  signal \t[7]_i_1_n_0\ : STD_LOGIC;
  signal \t_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \t_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \t_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \t_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \t_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \t_out[6]_i_1_n_0\ : STD_LOGIC;
  signal tmp_div1_n_100 : STD_LOGIC;
  signal tmp_div1_n_101 : STD_LOGIC;
  signal tmp_div1_n_102 : STD_LOGIC;
  signal tmp_div1_n_103 : STD_LOGIC;
  signal tmp_div1_n_104 : STD_LOGIC;
  signal tmp_div1_n_105 : STD_LOGIC;
  signal tmp_div1_n_79 : STD_LOGIC;
  signal tmp_div1_n_80 : STD_LOGIC;
  signal tmp_div1_n_81 : STD_LOGIC;
  signal tmp_div1_n_82 : STD_LOGIC;
  signal tmp_div1_n_83 : STD_LOGIC;
  signal tmp_div1_n_84 : STD_LOGIC;
  signal tmp_div1_n_85 : STD_LOGIC;
  signal tmp_div1_n_86 : STD_LOGIC;
  signal tmp_div1_n_87 : STD_LOGIC;
  signal tmp_div1_n_88 : STD_LOGIC;
  signal tmp_div1_n_89 : STD_LOGIC;
  signal tmp_div1_n_90 : STD_LOGIC;
  signal tmp_div1_n_91 : STD_LOGIC;
  signal tmp_div1_n_92 : STD_LOGIC;
  signal tmp_div1_n_93 : STD_LOGIC;
  signal tmp_div1_n_94 : STD_LOGIC;
  signal tmp_div1_n_95 : STD_LOGIC;
  signal tmp_div1_n_96 : STD_LOGIC;
  signal tmp_div1_n_97 : STD_LOGIC;
  signal tmp_div1_n_98 : STD_LOGIC;
  signal tmp_div1_n_99 : STD_LOGIC;
  signal \NLW_dark_mul_omega_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dark_mul_omega_reg[15]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dark_mul_omega_reg[15]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dark_mul_omega_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmp_div1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_div1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_div1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_div1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_div1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_div1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_div1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_div1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_div1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_div1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_tmp_div1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dark_mul_omega[11]_i_10\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dark_mul_omega[11]_i_11\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dark_mul_omega[11]_i_12\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dark_mul_omega[15]_i_12\ : label is "soft_lutpair125";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dark_mul_omega_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \dark_mul_omega_reg[11]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute METHODOLOGY_DRC_VIOS of \dark_mul_omega_reg[11]_i_13\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute ADDER_THRESHOLD of \dark_mul_omega_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \dark_mul_omega_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute METHODOLOGY_DRC_VIOS of \dark_mul_omega_reg[15]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute METHODOLOGY_DRC_VIOS of \dark_mul_omega_reg[15]_i_9\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute ADDER_THRESHOLD of \dark_mul_omega_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \dark_mul_omega_reg[3]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute ADDER_THRESHOLD of \dark_mul_omega_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \dark_mul_omega_reg[7]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute SOFT_HLUTNM of \t[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \t[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \t[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \t[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \t[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \t[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \t_out[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \t_out[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \t_out[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \t_out[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \t_out[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \t_out[5]_i_1\ : label is "soft_lutpair128";
  attribute METHODOLOGY_DRC_VIOS of tmp_div1 : label is "{SYNTH-12 {cell *THIS*}}";
begin
\dark_mul_omega[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(3),
      I1 => \dark_mul_omega_reg[15]_i_10_n_4\,
      I2 => Q(5),
      O => \dark_mul_omega[11]_i_10_n_0\
    );
\dark_mul_omega[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(2),
      I1 => \dark_mul_omega_reg[15]_i_10_n_5\,
      I2 => Q(4),
      O => \dark_mul_omega[11]_i_11_n_0\
    );
\dark_mul_omega[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => \dark_mul_omega_reg[15]_i_10_n_6\,
      I2 => Q(3),
      O => \dark_mul_omega[11]_i_12_n_0\
    );
\dark_mul_omega[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \dark_mul_omega[11]_i_14_n_0\
    );
\dark_mul_omega[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \dark_mul_omega[11]_i_15_n_0\
    );
\dark_mul_omega[11]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \dark_mul_omega[11]_i_16_n_0\
    );
\dark_mul_omega[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008E8E008E00008E"
    )
        port map (
      I0 => Q(1),
      I1 => \dark_mul_omega_reg[15]_i_10_n_6\,
      I2 => Q(3),
      I3 => Q(4),
      I4 => \dark_mul_omega_reg[15]_i_10_n_5\,
      I5 => Q(2),
      O => \dark_mul_omega[11]_i_2_n_0\
    );
\dark_mul_omega[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D4D400D40000D4"
    )
        port map (
      I0 => Q(2),
      I1 => Q(7),
      I2 => \dark_mul_omega_reg[15]_i_10_n_7\,
      I3 => Q(3),
      I4 => \dark_mul_omega_reg[15]_i_10_n_6\,
      I5 => Q(1),
      O => \dark_mul_omega[11]_i_3_n_0\
    );
\dark_mul_omega[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => \dark_mul_omega_reg[15]_i_10_n_7\,
      I3 => Q(2),
      O => \dark_mul_omega[11]_i_4_n_0\
    );
\dark_mul_omega[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(7),
      I1 => \dark_mul_omega_reg[15]_i_10_n_7\,
      I2 => Q(2),
      I3 => Q(0),
      O => \dark_mul_omega[11]_i_5_n_0\
    );
\dark_mul_omega[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \dark_mul_omega[11]_i_2_n_0\,
      I1 => \dark_mul_omega[11]_i_10_n_0\,
      I2 => Q(4),
      I3 => \dark_mul_omega_reg[15]_i_10_n_5\,
      I4 => Q(2),
      O => \dark_mul_omega[11]_i_6_n_0\
    );
\dark_mul_omega[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \dark_mul_omega[11]_i_3_n_0\,
      I1 => \dark_mul_omega[11]_i_11_n_0\,
      I2 => Q(3),
      I3 => \dark_mul_omega_reg[15]_i_10_n_6\,
      I4 => Q(1),
      O => \dark_mul_omega[11]_i_7_n_0\
    );
\dark_mul_omega[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C9936CC9"
    )
        port map (
      I0 => Q(0),
      I1 => \dark_mul_omega[11]_i_12_n_0\,
      I2 => \dark_mul_omega_reg[15]_i_10_n_7\,
      I3 => Q(7),
      I4 => Q(2),
      O => \dark_mul_omega[11]_i_8_n_0\
    );
\dark_mul_omega[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"599A"
    )
        port map (
      I0 => \dark_mul_omega[11]_i_5_n_0\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => \dark_mul_omega_reg[11]_i_13_n_4\,
      O => \dark_mul_omega[11]_i_9_n_0\
    );
\dark_mul_omega[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(5),
      I1 => \dark_mul_omega_reg[15]_i_9_n_6\,
      I2 => Q(7),
      O => \dark_mul_omega[15]_i_11_n_0\
    );
\dark_mul_omega[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(4),
      I1 => \dark_mul_omega_reg[15]_i_9_n_7\,
      I2 => Q(6),
      O => \dark_mul_omega[15]_i_12_n_0\
    );
\dark_mul_omega[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \dark_mul_omega[15]_i_13_n_0\
    );
\dark_mul_omega[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \dark_mul_omega[15]_i_14_n_0\
    );
\dark_mul_omega[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      O => \dark_mul_omega[15]_i_15_n_0\
    );
\dark_mul_omega[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      O => \dark_mul_omega[15]_i_16_n_0\
    );
\dark_mul_omega[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      O => \dark_mul_omega[15]_i_17_n_0\
    );
\dark_mul_omega[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \dark_mul_omega[15]_i_18_n_0\
    );
\dark_mul_omega[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008E8E008E00008E"
    )
        port map (
      I0 => Q(4),
      I1 => \dark_mul_omega_reg[15]_i_9_n_7\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => \dark_mul_omega_reg[15]_i_9_n_6\,
      I5 => Q(5),
      O => \dark_mul_omega[15]_i_2_n_0\
    );
\dark_mul_omega[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008E8E008E00008E"
    )
        port map (
      I0 => Q(3),
      I1 => \dark_mul_omega_reg[15]_i_10_n_4\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => \dark_mul_omega_reg[15]_i_9_n_7\,
      I5 => Q(4),
      O => \dark_mul_omega[15]_i_3_n_0\
    );
\dark_mul_omega[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008E8E008E00008E"
    )
        port map (
      I0 => Q(2),
      I1 => \dark_mul_omega_reg[15]_i_10_n_5\,
      I2 => Q(4),
      I3 => Q(5),
      I4 => \dark_mul_omega_reg[15]_i_10_n_4\,
      I5 => Q(3),
      O => \dark_mul_omega[15]_i_4_n_0\
    );
\dark_mul_omega[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F081810F"
    )
        port map (
      I0 => \dark_mul_omega_reg[15]_i_9_n_6\,
      I1 => Q(5),
      I2 => Q(7),
      I3 => \dark_mul_omega_reg[15]_i_9_n_1\,
      I4 => Q(6),
      O => \dark_mul_omega[15]_i_5_n_0\
    );
\dark_mul_omega[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \dark_mul_omega[15]_i_2_n_0\,
      I1 => Q(6),
      I2 => \dark_mul_omega_reg[15]_i_9_n_1\,
      I3 => Q(7),
      I4 => \dark_mul_omega_reg[15]_i_9_n_6\,
      I5 => Q(5),
      O => \dark_mul_omega[15]_i_6_n_0\
    );
\dark_mul_omega[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \dark_mul_omega[15]_i_3_n_0\,
      I1 => \dark_mul_omega[15]_i_11_n_0\,
      I2 => Q(6),
      I3 => \dark_mul_omega_reg[15]_i_9_n_7\,
      I4 => Q(4),
      O => \dark_mul_omega[15]_i_7_n_0\
    );
\dark_mul_omega[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \dark_mul_omega[15]_i_4_n_0\,
      I1 => \dark_mul_omega[15]_i_12_n_0\,
      I2 => Q(5),
      I3 => \dark_mul_omega_reg[15]_i_10_n_4\,
      I4 => Q(3),
      O => \dark_mul_omega[15]_i_8_n_0\
    );
\dark_mul_omega[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(5),
      I1 => \dark_mul_omega_reg[11]_i_13_n_5\,
      O => \dark_mul_omega[7]_i_2_n_0\
    );
\dark_mul_omega[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dark_mul_omega_reg[11]_i_13_n_5\,
      I1 => Q(5),
      O => \dark_mul_omega[7]_i_3_n_0\
    );
\dark_mul_omega[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \dark_mul_omega_reg[11]_i_13_n_5\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => \dark_mul_omega_reg[11]_i_13_n_4\,
      I4 => Q(1),
      O => \dark_mul_omega[7]_i_4_n_0\
    );
\dark_mul_omega[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dark_mul_omega_reg[11]_i_13_n_5\,
      I1 => Q(5),
      I2 => Q(0),
      O => \dark_mul_omega[7]_i_5_n_0\
    );
\dark_mul_omega[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \dark_mul_omega_reg[11]_i_13_n_6\,
      O => \dark_mul_omega[7]_i_6_n_0\
    );
\dark_mul_omega[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \dark_mul_omega_reg[11]_i_13_n_7\,
      O => \dark_mul_omega[7]_i_7_n_0\
    );
\dark_mul_omega_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(10),
      Q => dark_mul_omega(10)
    );
\dark_mul_omega_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(11),
      Q => dark_mul_omega(11)
    );
\dark_mul_omega_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dark_mul_omega_reg[7]_i_1_n_0\,
      CO(3) => \dark_mul_omega_reg[11]_i_1_n_0\,
      CO(2) => \dark_mul_omega_reg[11]_i_1_n_1\,
      CO(1) => \dark_mul_omega_reg[11]_i_1_n_2\,
      CO(0) => \dark_mul_omega_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_mul_omega[11]_i_2_n_0\,
      DI(2) => \dark_mul_omega[11]_i_3_n_0\,
      DI(1) => \dark_mul_omega[11]_i_4_n_0\,
      DI(0) => \dark_mul_omega[11]_i_5_n_0\,
      O(3 downto 0) => dark_mul_omega0(11 downto 8),
      S(3) => \dark_mul_omega[11]_i_6_n_0\,
      S(2) => \dark_mul_omega[11]_i_7_n_0\,
      S(1) => \dark_mul_omega[11]_i_8_n_0\,
      S(0) => \dark_mul_omega[11]_i_9_n_0\
    );
\dark_mul_omega_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_mul_omega_reg[11]_i_13_n_0\,
      CO(2) => \dark_mul_omega_reg[11]_i_13_n_1\,
      CO(1) => \dark_mul_omega_reg[11]_i_13_n_2\,
      CO(0) => \dark_mul_omega_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \dark_mul_omega_reg[11]_i_13_n_4\,
      O(2) => \dark_mul_omega_reg[11]_i_13_n_5\,
      O(1) => \dark_mul_omega_reg[11]_i_13_n_6\,
      O(0) => \dark_mul_omega_reg[11]_i_13_n_7\,
      S(3) => \dark_mul_omega[11]_i_14_n_0\,
      S(2) => \dark_mul_omega[11]_i_15_n_0\,
      S(1) => \dark_mul_omega[11]_i_16_n_0\,
      S(0) => Q(0)
    );
\dark_mul_omega_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(12),
      Q => dark_mul_omega(12)
    );
\dark_mul_omega_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(13),
      Q => dark_mul_omega(13)
    );
\dark_mul_omega_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(14),
      Q => dark_mul_omega(14)
    );
\dark_mul_omega_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(15),
      Q => dark_mul_omega(15)
    );
\dark_mul_omega_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dark_mul_omega_reg[11]_i_1_n_0\,
      CO(3) => \NLW_dark_mul_omega_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dark_mul_omega_reg[15]_i_1_n_1\,
      CO(1) => \dark_mul_omega_reg[15]_i_1_n_2\,
      CO(0) => \dark_mul_omega_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dark_mul_omega[15]_i_2_n_0\,
      DI(1) => \dark_mul_omega[15]_i_3_n_0\,
      DI(0) => \dark_mul_omega[15]_i_4_n_0\,
      O(3 downto 0) => dark_mul_omega0(15 downto 12),
      S(3) => \dark_mul_omega[15]_i_5_n_0\,
      S(2) => \dark_mul_omega[15]_i_6_n_0\,
      S(1) => \dark_mul_omega[15]_i_7_n_0\,
      S(0) => \dark_mul_omega[15]_i_8_n_0\
    );
\dark_mul_omega_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dark_mul_omega_reg[11]_i_13_n_0\,
      CO(3) => \dark_mul_omega_reg[15]_i_10_n_0\,
      CO(2) => \dark_mul_omega_reg[15]_i_10_n_1\,
      CO(1) => \dark_mul_omega_reg[15]_i_10_n_2\,
      CO(0) => \dark_mul_omega_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(5 downto 2),
      O(3) => \dark_mul_omega_reg[15]_i_10_n_4\,
      O(2) => \dark_mul_omega_reg[15]_i_10_n_5\,
      O(1) => \dark_mul_omega_reg[15]_i_10_n_6\,
      O(0) => \dark_mul_omega_reg[15]_i_10_n_7\,
      S(3) => \dark_mul_omega[15]_i_15_n_0\,
      S(2) => \dark_mul_omega[15]_i_16_n_0\,
      S(1) => \dark_mul_omega[15]_i_17_n_0\,
      S(0) => \dark_mul_omega[15]_i_18_n_0\
    );
\dark_mul_omega_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \dark_mul_omega_reg[15]_i_10_n_0\,
      CO(3) => \NLW_dark_mul_omega_reg[15]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \dark_mul_omega_reg[15]_i_9_n_1\,
      CO(1) => \NLW_dark_mul_omega_reg[15]_i_9_CO_UNCONNECTED\(1),
      CO(0) => \dark_mul_omega_reg[15]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(7 downto 6),
      O(3 downto 2) => \NLW_dark_mul_omega_reg[15]_i_9_O_UNCONNECTED\(3 downto 2),
      O(1) => \dark_mul_omega_reg[15]_i_9_n_6\,
      O(0) => \dark_mul_omega_reg[15]_i_9_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \dark_mul_omega[15]_i_13_n_0\,
      S(0) => \dark_mul_omega[15]_i_14_n_0\
    );
\dark_mul_omega_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(1),
      Q => dark_mul_omega(1)
    );
\dark_mul_omega_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(2),
      Q => dark_mul_omega(2)
    );
\dark_mul_omega_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(3),
      Q => dark_mul_omega(3)
    );
\dark_mul_omega_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_mul_omega_reg[3]_i_1_n_0\,
      CO(2) => \dark_mul_omega_reg[3]_i_1_n_1\,
      CO(1) => \dark_mul_omega_reg[3]_i_1_n_2\,
      CO(0) => \dark_mul_omega_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => dark_mul_omega0(3 downto 1),
      O(0) => \NLW_dark_mul_omega_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => Q(2 downto 0),
      S(0) => '0'
    );
\dark_mul_omega_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(4),
      Q => dark_mul_omega(4)
    );
\dark_mul_omega_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(5),
      Q => dark_mul_omega(5)
    );
\dark_mul_omega_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(6),
      Q => dark_mul_omega(6)
    );
\dark_mul_omega_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(7),
      Q => dark_mul_omega(7)
    );
\dark_mul_omega_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dark_mul_omega_reg[3]_i_1_n_0\,
      CO(3) => \dark_mul_omega_reg[7]_i_1_n_0\,
      CO(2) => \dark_mul_omega_reg[7]_i_1_n_1\,
      CO(1) => \dark_mul_omega_reg[7]_i_1_n_2\,
      CO(0) => \dark_mul_omega_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_mul_omega[7]_i_2_n_0\,
      DI(2) => \dark_mul_omega[7]_i_3_n_0\,
      DI(1 downto 0) => Q(4 downto 3),
      O(3 downto 0) => dark_mul_omega0(7 downto 4),
      S(3) => \dark_mul_omega[7]_i_4_n_0\,
      S(2) => \dark_mul_omega[7]_i_5_n_0\,
      S(1) => \dark_mul_omega[7]_i_6_n_0\,
      S(0) => \dark_mul_omega[7]_i_7_n_0\
    );
\dark_mul_omega_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(8),
      Q => dark_mul_omega(8)
    );
\dark_mul_omega_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => dark_mul_omega0(9),
      Q => dark_mul_omega(9)
    );
\t[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => tmp_div1_n_87,
      I1 => \t_reg[7]_0\,
      I2 => tmp_div1_n_79,
      O => \t[0]_i_1_n_0\
    );
\t[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => tmp_div1_n_86,
      I1 => \t_reg[7]_0\,
      I2 => tmp_div1_n_79,
      O => \t[1]_i_1_n_0\
    );
\t[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => tmp_div1_n_85,
      I1 => \t_reg[7]_0\,
      I2 => tmp_div1_n_79,
      O => \t[2]_i_1_n_0\
    );
\t[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => tmp_div1_n_84,
      I1 => \t_reg[7]_0\,
      I2 => tmp_div1_n_79,
      O => \t[3]_i_1_n_0\
    );
\t[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => tmp_div1_n_83,
      I1 => \t_reg[7]_0\,
      I2 => tmp_div1_n_79,
      O => \t[4]_i_1_n_0\
    );
\t[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => tmp_div1_n_82,
      I1 => \t_reg[7]_0\,
      I2 => tmp_div1_n_79,
      O => \t[5]_i_1_n_0\
    );
\t[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => tmp_div1_n_81,
      I1 => \t_reg[7]_0\,
      I2 => tmp_div1_n_79,
      O => \t[6]_i_1_n_0\
    );
\t[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => tmp_div1_n_80,
      I1 => \t_reg[7]_0\,
      I2 => tmp_div1_n_79,
      O => \t[7]_i_1_n_0\
    );
\t_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => t(0),
      I1 => t(6),
      I2 => t(7),
      O => \t_out[0]_i_1_n_0\
    );
\t_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => t(1),
      I1 => t(6),
      I2 => t(7),
      O => \t_out[1]_i_1_n_0\
    );
\t_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => t(2),
      I1 => t(6),
      I2 => t(7),
      O => \t_out[2]_i_1_n_0\
    );
\t_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => t(3),
      I1 => t(6),
      I2 => t(7),
      O => \t_out[3]_i_1_n_0\
    );
\t_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => t(4),
      I1 => t(6),
      I2 => t(7),
      O => \t_out[4]_i_1_n_0\
    );
\t_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => t(5),
      I1 => t(6),
      I2 => t(7),
      O => \t_out[5]_i_1_n_0\
    );
\t_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => t(6),
      I1 => t(7),
      O => \t_out[6]_i_1_n_0\
    );
\t_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => \t_out[0]_i_1_n_0\,
      Q => t_out(0)
    );
\t_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => \t_out[1]_i_1_n_0\,
      Q => t_out(1)
    );
\t_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => \t_out[2]_i_1_n_0\,
      Q => t_out(2)
    );
\t_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => \t_out[3]_i_1_n_0\,
      Q => t_out(3)
    );
\t_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => \t_out[4]_i_1_n_0\,
      Q => t_out(4)
    );
\t_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => \t_out[5]_i_1_n_0\,
      Q => t_out(5)
    );
\t_out_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \t_out[6]_i_1_n_0\,
      PRE => SR(0),
      Q => t_out(6)
    );
\t_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => SR(0),
      D => t(7),
      Q => t_out(7)
    );
\t_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \t[0]_i_1_n_0\,
      PRE => SR(0),
      Q => t(0)
    );
\t_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \t[1]_i_1_n_0\,
      PRE => SR(0),
      Q => t(1)
    );
\t_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \t[2]_i_1_n_0\,
      PRE => SR(0),
      Q => t(2)
    );
\t_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \t[3]_i_1_n_0\,
      PRE => SR(0),
      Q => t(3)
    );
\t_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \t[4]_i_1_n_0\,
      PRE => SR(0),
      Q => t(4)
    );
\t_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \t[5]_i_1_n_0\,
      PRE => SR(0),
      Q => t(5)
    );
\t_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \t[6]_i_1_n_0\,
      PRE => SR(0),
      Q => t(6)
    );
\t_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \t[7]_i_1_n_0\,
      PRE => SR(0),
      Q => t(7)
    );
tmp_div1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 1) => dark_mul_omega(15 downto 1),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_div1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010010101001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_div1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_div1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_div1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_div1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_div1_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_tmp_div1_P_UNCONNECTED(47 downto 27),
      P(26) => tmp_div1_n_79,
      P(25) => tmp_div1_n_80,
      P(24) => tmp_div1_n_81,
      P(23) => tmp_div1_n_82,
      P(22) => tmp_div1_n_83,
      P(21) => tmp_div1_n_84,
      P(20) => tmp_div1_n_85,
      P(19) => tmp_div1_n_86,
      P(18) => tmp_div1_n_87,
      P(17) => tmp_div1_n_88,
      P(16) => tmp_div1_n_89,
      P(15) => tmp_div1_n_90,
      P(14) => tmp_div1_n_91,
      P(13) => tmp_div1_n_92,
      P(12) => tmp_div1_n_93,
      P(11) => tmp_div1_n_94,
      P(10) => tmp_div1_n_95,
      P(9) => tmp_div1_n_96,
      P(8) => tmp_div1_n_97,
      P(7) => tmp_div1_n_98,
      P(6) => tmp_div1_n_99,
      P(5) => tmp_div1_n_100,
      P(4) => tmp_div1_n_101,
      P(3) => tmp_div1_n_102,
      P(2) => tmp_div1_n_103,
      P(1) => tmp_div1_n_104,
      P(0) => tmp_div1_n_105,
      PATTERNBDETECT => NLW_tmp_div1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_div1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_div1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_div1_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_Dehaze_Filter is
  port (
    aresetn_0 : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \t_reg[7]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tuser : in STD_LOGIC;
    sw_0 : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_Dehaze_Filter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_Dehaze_Filter is
  signal U_RESTORE_PIXEL_R_n_10 : STD_LOGIC;
  signal U_RESTORE_PIXEL_R_n_11 : STD_LOGIC;
  signal U_RESTORE_PIXEL_R_n_12 : STD_LOGIC;
  signal U_RESTORE_PIXEL_R_n_13 : STD_LOGIC;
  signal U_RESTORE_PIXEL_R_n_14 : STD_LOGIC;
  signal U_RESTORE_PIXEL_R_n_8 : STD_LOGIC;
  signal U_RESTORE_PIXEL_R_n_9 : STD_LOGIC;
  signal U_SHIFT_REG1_n_0 : STD_LOGIC;
  signal U_SHIFT_REG1_n_1 : STD_LOGIC;
  signal U_SHIFT_REG1_n_10 : STD_LOGIC;
  signal U_SHIFT_REG1_n_11 : STD_LOGIC;
  signal U_SHIFT_REG1_n_12 : STD_LOGIC;
  signal U_SHIFT_REG1_n_13 : STD_LOGIC;
  signal U_SHIFT_REG1_n_14 : STD_LOGIC;
  signal U_SHIFT_REG1_n_15 : STD_LOGIC;
  signal U_SHIFT_REG1_n_16 : STD_LOGIC;
  signal U_SHIFT_REG1_n_17 : STD_LOGIC;
  signal U_SHIFT_REG1_n_18 : STD_LOGIC;
  signal U_SHIFT_REG1_n_19 : STD_LOGIC;
  signal U_SHIFT_REG1_n_2 : STD_LOGIC;
  signal U_SHIFT_REG1_n_20 : STD_LOGIC;
  signal U_SHIFT_REG1_n_21 : STD_LOGIC;
  signal U_SHIFT_REG1_n_22 : STD_LOGIC;
  signal U_SHIFT_REG1_n_23 : STD_LOGIC;
  signal U_SHIFT_REG1_n_24 : STD_LOGIC;
  signal U_SHIFT_REG1_n_25 : STD_LOGIC;
  signal U_SHIFT_REG1_n_26 : STD_LOGIC;
  signal U_SHIFT_REG1_n_27 : STD_LOGIC;
  signal U_SHIFT_REG1_n_28 : STD_LOGIC;
  signal U_SHIFT_REG1_n_29 : STD_LOGIC;
  signal U_SHIFT_REG1_n_3 : STD_LOGIC;
  signal U_SHIFT_REG1_n_30 : STD_LOGIC;
  signal U_SHIFT_REG1_n_31 : STD_LOGIC;
  signal U_SHIFT_REG1_n_32 : STD_LOGIC;
  signal U_SHIFT_REG1_n_33 : STD_LOGIC;
  signal U_SHIFT_REG1_n_34 : STD_LOGIC;
  signal U_SHIFT_REG1_n_35 : STD_LOGIC;
  signal U_SHIFT_REG1_n_36 : STD_LOGIC;
  signal U_SHIFT_REG1_n_37 : STD_LOGIC;
  signal U_SHIFT_REG1_n_38 : STD_LOGIC;
  signal U_SHIFT_REG1_n_39 : STD_LOGIC;
  signal U_SHIFT_REG1_n_4 : STD_LOGIC;
  signal U_SHIFT_REG1_n_5 : STD_LOGIC;
  signal U_SHIFT_REG1_n_6 : STD_LOGIC;
  signal U_SHIFT_REG1_n_7 : STD_LOGIC;
  signal U_SHIFT_REG1_n_8 : STD_LOGIC;
  signal U_SHIFT_REG1_n_9 : STD_LOGIC;
  signal U_SHIFT_REG2_n_0 : STD_LOGIC;
  signal U_SHIFT_REG2_n_1 : STD_LOGIC;
  signal U_SHIFT_REG2_n_10 : STD_LOGIC;
  signal U_SHIFT_REG2_n_11 : STD_LOGIC;
  signal U_SHIFT_REG2_n_12 : STD_LOGIC;
  signal U_SHIFT_REG2_n_13 : STD_LOGIC;
  signal U_SHIFT_REG2_n_14 : STD_LOGIC;
  signal U_SHIFT_REG2_n_15 : STD_LOGIC;
  signal U_SHIFT_REG2_n_16 : STD_LOGIC;
  signal U_SHIFT_REG2_n_17 : STD_LOGIC;
  signal U_SHIFT_REG2_n_18 : STD_LOGIC;
  signal U_SHIFT_REG2_n_19 : STD_LOGIC;
  signal U_SHIFT_REG2_n_2 : STD_LOGIC;
  signal U_SHIFT_REG2_n_20 : STD_LOGIC;
  signal U_SHIFT_REG2_n_21 : STD_LOGIC;
  signal U_SHIFT_REG2_n_22 : STD_LOGIC;
  signal U_SHIFT_REG2_n_23 : STD_LOGIC;
  signal U_SHIFT_REG2_n_24 : STD_LOGIC;
  signal U_SHIFT_REG2_n_25 : STD_LOGIC;
  signal U_SHIFT_REG2_n_26 : STD_LOGIC;
  signal U_SHIFT_REG2_n_27 : STD_LOGIC;
  signal U_SHIFT_REG2_n_28 : STD_LOGIC;
  signal U_SHIFT_REG2_n_29 : STD_LOGIC;
  signal U_SHIFT_REG2_n_3 : STD_LOGIC;
  signal U_SHIFT_REG2_n_30 : STD_LOGIC;
  signal U_SHIFT_REG2_n_31 : STD_LOGIC;
  signal U_SHIFT_REG2_n_32 : STD_LOGIC;
  signal U_SHIFT_REG2_n_33 : STD_LOGIC;
  signal U_SHIFT_REG2_n_34 : STD_LOGIC;
  signal U_SHIFT_REG2_n_35 : STD_LOGIC;
  signal U_SHIFT_REG2_n_36 : STD_LOGIC;
  signal U_SHIFT_REG2_n_37 : STD_LOGIC;
  signal U_SHIFT_REG2_n_38 : STD_LOGIC;
  signal U_SHIFT_REG2_n_39 : STD_LOGIC;
  signal U_SHIFT_REG2_n_4 : STD_LOGIC;
  signal U_SHIFT_REG2_n_5 : STD_LOGIC;
  signal U_SHIFT_REG2_n_6 : STD_LOGIC;
  signal U_SHIFT_REG2_n_7 : STD_LOGIC;
  signal U_SHIFT_REG2_n_8 : STD_LOGIC;
  signal U_SHIFT_REG2_n_9 : STD_LOGIC;
  signal U_SHIFT_REG3_n_0 : STD_LOGIC;
  signal U_SHIFT_REG3_n_1 : STD_LOGIC;
  signal U_SHIFT_REG3_n_10 : STD_LOGIC;
  signal U_SHIFT_REG3_n_11 : STD_LOGIC;
  signal U_SHIFT_REG3_n_12 : STD_LOGIC;
  signal U_SHIFT_REG3_n_13 : STD_LOGIC;
  signal U_SHIFT_REG3_n_14 : STD_LOGIC;
  signal U_SHIFT_REG3_n_15 : STD_LOGIC;
  signal U_SHIFT_REG3_n_16 : STD_LOGIC;
  signal U_SHIFT_REG3_n_17 : STD_LOGIC;
  signal U_SHIFT_REG3_n_18 : STD_LOGIC;
  signal U_SHIFT_REG3_n_19 : STD_LOGIC;
  signal U_SHIFT_REG3_n_2 : STD_LOGIC;
  signal U_SHIFT_REG3_n_20 : STD_LOGIC;
  signal U_SHIFT_REG3_n_21 : STD_LOGIC;
  signal U_SHIFT_REG3_n_22 : STD_LOGIC;
  signal U_SHIFT_REG3_n_23 : STD_LOGIC;
  signal U_SHIFT_REG3_n_24 : STD_LOGIC;
  signal U_SHIFT_REG3_n_25 : STD_LOGIC;
  signal U_SHIFT_REG3_n_26 : STD_LOGIC;
  signal U_SHIFT_REG3_n_27 : STD_LOGIC;
  signal U_SHIFT_REG3_n_28 : STD_LOGIC;
  signal U_SHIFT_REG3_n_29 : STD_LOGIC;
  signal U_SHIFT_REG3_n_3 : STD_LOGIC;
  signal U_SHIFT_REG3_n_30 : STD_LOGIC;
  signal U_SHIFT_REG3_n_31 : STD_LOGIC;
  signal U_SHIFT_REG3_n_32 : STD_LOGIC;
  signal U_SHIFT_REG3_n_33 : STD_LOGIC;
  signal U_SHIFT_REG3_n_34 : STD_LOGIC;
  signal U_SHIFT_REG3_n_35 : STD_LOGIC;
  signal U_SHIFT_REG3_n_36 : STD_LOGIC;
  signal U_SHIFT_REG3_n_37 : STD_LOGIC;
  signal U_SHIFT_REG3_n_38 : STD_LOGIC;
  signal U_SHIFT_REG3_n_39 : STD_LOGIC;
  signal U_SHIFT_REG3_n_4 : STD_LOGIC;
  signal U_SHIFT_REG3_n_5 : STD_LOGIC;
  signal U_SHIFT_REG3_n_6 : STD_LOGIC;
  signal U_SHIFT_REG3_n_7 : STD_LOGIC;
  signal U_SHIFT_REG3_n_8 : STD_LOGIC;
  signal U_SHIFT_REG3_n_9 : STD_LOGIC;
  signal U_SHIFT_REG4_n_0 : STD_LOGIC;
  signal U_SHIFT_REG4_n_1 : STD_LOGIC;
  signal U_SHIFT_REG4_n_10 : STD_LOGIC;
  signal U_SHIFT_REG4_n_11 : STD_LOGIC;
  signal U_SHIFT_REG4_n_12 : STD_LOGIC;
  signal U_SHIFT_REG4_n_13 : STD_LOGIC;
  signal U_SHIFT_REG4_n_14 : STD_LOGIC;
  signal U_SHIFT_REG4_n_15 : STD_LOGIC;
  signal U_SHIFT_REG4_n_16 : STD_LOGIC;
  signal U_SHIFT_REG4_n_17 : STD_LOGIC;
  signal U_SHIFT_REG4_n_18 : STD_LOGIC;
  signal U_SHIFT_REG4_n_19 : STD_LOGIC;
  signal U_SHIFT_REG4_n_2 : STD_LOGIC;
  signal U_SHIFT_REG4_n_20 : STD_LOGIC;
  signal U_SHIFT_REG4_n_21 : STD_LOGIC;
  signal U_SHIFT_REG4_n_22 : STD_LOGIC;
  signal U_SHIFT_REG4_n_23 : STD_LOGIC;
  signal U_SHIFT_REG4_n_24 : STD_LOGIC;
  signal U_SHIFT_REG4_n_25 : STD_LOGIC;
  signal U_SHIFT_REG4_n_26 : STD_LOGIC;
  signal U_SHIFT_REG4_n_27 : STD_LOGIC;
  signal U_SHIFT_REG4_n_28 : STD_LOGIC;
  signal U_SHIFT_REG4_n_29 : STD_LOGIC;
  signal U_SHIFT_REG4_n_3 : STD_LOGIC;
  signal U_SHIFT_REG4_n_30 : STD_LOGIC;
  signal U_SHIFT_REG4_n_31 : STD_LOGIC;
  signal U_SHIFT_REG4_n_4 : STD_LOGIC;
  signal U_SHIFT_REG4_n_5 : STD_LOGIC;
  signal U_SHIFT_REG4_n_6 : STD_LOGIC;
  signal U_SHIFT_REG4_n_7 : STD_LOGIC;
  signal U_SHIFT_REG4_n_8 : STD_LOGIC;
  signal U_SHIFT_REG4_n_9 : STD_LOGIC;
  signal \^aresetn_0\ : STD_LOGIC;
  signal dark_pixel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dark_pixel_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i__carry_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__22_n_0\ : STD_LOGIC;
  signal line0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal line0_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal line1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal line1_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal line2_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal line2_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal line3_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal line3_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal line4_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m_axis_tdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_8_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal min_rg1_carry_i_1_n_0 : STD_LOGIC;
  signal min_rg1_carry_i_2_n_0 : STD_LOGIC;
  signal min_rg1_carry_i_3_n_0 : STD_LOGIC;
  signal min_rg1_carry_i_4_n_0 : STD_LOGIC;
  signal min_rg1_carry_i_5_n_0 : STD_LOGIC;
  signal min_rg1_carry_i_6_n_0 : STD_LOGIC;
  signal min_rg1_carry_i_7_n_0 : STD_LOGIC;
  signal min_rg1_carry_i_8_n_0 : STD_LOGIC;
  signal min_rgb_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal min_rgb_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_8__0_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal pixel_valid0 : STD_LOGIC;
  signal \shift_reg_reg[0]_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \shift_reg_reg[1]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \shift_reg_reg[2]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \shift_reg_reg[3]_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \shift_reg_reg[4]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal t_fixed : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal t_fixed_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal t_fixed_reg_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal t_fixed_reg_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w0_0_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w0_1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w0_2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w0_3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w0_4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w1_0_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w1_1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w1_2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w1_3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w1_4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w2_0_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w2_1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w2_2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w2_3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w2_4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w3_0_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w3_1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w3_2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w3_3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w3_4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w4_0_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w4_1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w4_2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w4_3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w4_4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[17]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \m_axis_tdata[17]_i_5\ : label is "soft_lutpair129";
begin
  aresetn_0 <= \^aresetn_0\;
  m_axis_tvalid <= \^m_axis_tvalid\;
LINE_BUFFER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer
     port map (
      D(7 downto 0) => line4_out_reg(7 downto 0),
      Q(7 downto 0) => min_rgb_out_reg(7 downto 0),
      SR(0) => \^aresetn_0\,
      aclk => aclk,
      aresetn => aresetn,
      line0_out(7 downto 0) => line0_out(7 downto 0),
      line1_out(7 downto 0) => line1_out(7 downto 0),
      line2_out(7 downto 0) => line2_out(7 downto 0),
      m_axis_tready => m_axis_tready,
      pixel_valid0 => pixel_valid0,
      s_axis_tvalid => s_axis_tvalid,
      \wr_ptr_reg[8]_0\(7 downto 0) => line3_out(7 downto 0)
    );
MIN25_PIPE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min25_pipeline
     port map (
      D(7 downto 0) => dark_pixel(7 downto 0),
      Q(7 downto 0) => w0_4_reg(7 downto 0),
      SR(0) => \^aresetn_0\,
      aclk => aclk,
      aresetn => aresetn,
      \stage1_reg[0][7]_0\(7 downto 0) => w4_0_reg(7 downto 0),
      \stage1_reg[0][7]_1\(7 downto 0) => w4_1_reg(7 downto 0),
      \stage1_reg[10][7]_0\(7 downto 0) => w0_0_reg(7 downto 0),
      \stage1_reg[10][7]_1\(7 downto 0) => w0_1_reg(7 downto 0),
      \stage1_reg[11][7]_0\(7 downto 0) => w0_2_reg(7 downto 0),
      \stage1_reg[11][7]_1\(7 downto 0) => w0_3_reg(7 downto 0),
      \stage1_reg[1][7]_0\(7 downto 0) => w4_2_reg(7 downto 0),
      \stage1_reg[1][7]_1\(7 downto 0) => w4_3_reg(7 downto 0),
      \stage1_reg[2][7]_0\(7 downto 0) => w4_4_reg(7 downto 0),
      \stage1_reg[2][7]_1\(7 downto 0) => w3_0_reg(7 downto 0),
      \stage1_reg[3][7]_0\(7 downto 0) => w3_1_reg(7 downto 0),
      \stage1_reg[3][7]_1\(7 downto 0) => w3_2_reg(7 downto 0),
      \stage1_reg[4][7]_0\(7 downto 0) => w3_3_reg(7 downto 0),
      \stage1_reg[4][7]_1\(7 downto 0) => w3_4_reg(7 downto 0),
      \stage1_reg[5][7]_0\(7 downto 0) => w2_0_reg(7 downto 0),
      \stage1_reg[5][7]_1\(7 downto 0) => w2_1_reg(7 downto 0),
      \stage1_reg[6][7]_0\(7 downto 0) => w2_2_reg(7 downto 0),
      \stage1_reg[6][7]_1\(7 downto 0) => w2_3_reg(7 downto 0),
      \stage1_reg[7][7]_0\(7 downto 0) => w2_4_reg(7 downto 0),
      \stage1_reg[7][7]_1\(7 downto 0) => w1_0_reg(7 downto 0),
      \stage1_reg[8][7]_0\(7 downto 0) => w1_1_reg(7 downto 0),
      \stage1_reg[8][7]_1\(7 downto 0) => w1_2_reg(7 downto 0),
      \stage1_reg[9][7]_0\(7 downto 0) => w1_3_reg(7 downto 0),
      \stage1_reg[9][7]_1\(7 downto 0) => w1_4_reg(7 downto 0)
    );
MIN_RGB: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_rgb
     port map (
      D(7 downto 0) => min_rgb_out(7 downto 0),
      DI(3) => \p_0_out_carry_i_1__0_n_0\,
      DI(2) => \p_0_out_carry_i_2__0_n_0\,
      DI(1) => \p_0_out_carry_i_3__0_n_0\,
      DI(0) => \p_0_out_carry_i_4__0_n_0\,
      S(3) => \p_0_out_carry_i_5__0_n_0\,
      S(2) => \p_0_out_carry_i_6__0_n_0\,
      S(1) => \p_0_out_carry_i_7__0_n_0\,
      S(0) => \p_0_out_carry_i_8__0_n_0\,
      \min_rgb_out_reg_reg[7]\(3) => \i__carry_i_1__22_n_0\,
      \min_rgb_out_reg_reg[7]\(2) => \i__carry_i_2__22_n_0\,
      \min_rgb_out_reg_reg[7]\(1) => \i__carry_i_3__22_n_0\,
      \min_rgb_out_reg_reg[7]\(0) => \i__carry_i_4__22_n_0\,
      \min_rgb_out_reg_reg[7]_0\(3) => \i__carry_i_5__22_n_0\,
      \min_rgb_out_reg_reg[7]_0\(2) => \i__carry_i_6__22_n_0\,
      \min_rgb_out_reg_reg[7]_0\(1) => \i__carry_i_7__22_n_0\,
      \min_rgb_out_reg_reg[7]_0\(0) => \i__carry_i_8__22_n_0\,
      \min_rgb_out_reg_reg[7]_1\(3) => min_rg1_carry_i_1_n_0,
      \min_rgb_out_reg_reg[7]_1\(2) => min_rg1_carry_i_2_n_0,
      \min_rgb_out_reg_reg[7]_1\(1) => min_rg1_carry_i_3_n_0,
      \min_rgb_out_reg_reg[7]_1\(0) => min_rg1_carry_i_4_n_0,
      \min_rgb_out_reg_reg[7]_2\(3) => min_rg1_carry_i_5_n_0,
      \min_rgb_out_reg_reg[7]_2\(2) => min_rg1_carry_i_6_n_0,
      \min_rgb_out_reg_reg[7]_2\(1) => min_rg1_carry_i_7_n_0,
      \min_rgb_out_reg_reg[7]_2\(0) => min_rg1_carry_i_8_n_0,
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0)
    );
U_BOX_FILTER_3x3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_box_filter_3x3
     port map (
      E(0) => pixel_valid0,
      Q(7 downto 0) => t_fixed_reg(7 downto 0),
      SR(0) => \^aresetn_0\,
      aclk => aclk,
      pixel_out(7 downto 0) => t_fixed_reg_out(7 downto 0)
    );
U_RESTORE_PIXEL_B: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel
     port map (
      D(7 downto 0) => p_1_in(7 downto 0),
      Q(3) => t_fixed_reg_out_reg(6),
      Q(2 downto 0) => t_fixed_reg_out_reg(4 downto 2),
      \m_axis_tdata_reg[0]\ => \m_axis_tdata[17]_i_4_n_0\,
      \m_axis_tdata_reg[0]_0\ => \m_axis_tdata[17]_i_5_n_0\,
      \m_axis_tdata_reg[7]\ => \m_axis_tdata[23]_i_8_n_0\,
      \p_3_out_carry__0_i_24__1_0\ => U_RESTORE_PIXEL_R_n_8,
      \p_3_out_carry__0_i_24__1_1\ => U_RESTORE_PIXEL_R_n_9,
      \p_3_out_carry__0_i_2__1_0\ => U_RESTORE_PIXEL_R_n_14,
      \p_3_out_carry__1_0\ => U_RESTORE_PIXEL_R_n_10,
      \p_3_out_carry__1_i_2__1_0\ => U_RESTORE_PIXEL_R_n_11,
      p_3_out_carry_i_21_0 => U_RESTORE_PIXEL_R_n_12,
      \p_3_out_carry_i_2__1_0\ => U_RESTORE_PIXEL_R_n_13,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      sw_0 => sw_0
    );
U_RESTORE_PIXEL_G: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel_0
     port map (
      D(7 downto 0) => p_1_in(15 downto 8),
      Q(3) => t_fixed_reg_out_reg(6),
      Q(2 downto 0) => t_fixed_reg_out_reg(4 downto 2),
      \m_axis_tdata_reg[15]\ => \m_axis_tdata[23]_i_8_n_0\,
      \m_axis_tdata_reg[8]\ => \m_axis_tdata[17]_i_4_n_0\,
      \m_axis_tdata_reg[8]_0\ => \m_axis_tdata[17]_i_5_n_0\,
      p_3_out_carry_0 => U_RESTORE_PIXEL_R_n_8,
      p_3_out_carry_1 => U_RESTORE_PIXEL_R_n_9,
      p_3_out_carry_2 => U_RESTORE_PIXEL_R_n_10,
      \p_3_out_carry__0_i_4__0_0\ => U_RESTORE_PIXEL_R_n_13,
      \p_3_out_carry_i_21__0_0\ => U_RESTORE_PIXEL_R_n_12,
      \p_3_out_carry_i_21__0_1\ => U_RESTORE_PIXEL_R_n_14,
      \p_3_out_carry_i_9__0_0\ => U_RESTORE_PIXEL_R_n_11,
      s_axis_tdata(7 downto 0) => s_axis_tdata(15 downto 8),
      sw_0 => sw_0
    );
U_RESTORE_PIXEL_R: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_restore_pixel_1
     port map (
      D(7 downto 0) => p_1_in(23 downto 16),
      Q(4 downto 0) => t_fixed_reg_out_reg(6 downto 2),
      \m_axis_tdata_reg[17]\ => \m_axis_tdata[17]_i_4_n_0\,
      \m_axis_tdata_reg[17]_0\ => \m_axis_tdata[17]_i_5_n_0\,
      \m_axis_tdata_reg[23]\ => \m_axis_tdata[23]_i_8_n_0\,
      s_axis_tdata(7 downto 0) => s_axis_tdata(23 downto 16),
      sw_0 => sw_0,
      \t_fixed_reg_out_reg_reg[2]\ => U_RESTORE_PIXEL_R_n_8,
      \t_fixed_reg_out_reg_reg[2]_0\ => U_RESTORE_PIXEL_R_n_11,
      \t_fixed_reg_out_reg_reg[2]_1\ => U_RESTORE_PIXEL_R_n_12,
      \t_fixed_reg_out_reg_reg[3]\ => U_RESTORE_PIXEL_R_n_9,
      \t_fixed_reg_out_reg_reg[4]\ => U_RESTORE_PIXEL_R_n_14,
      \t_fixed_reg_out_reg_reg[5]\ => U_RESTORE_PIXEL_R_n_10,
      \t_fixed_reg_out_reg_reg[6]\ => U_RESTORE_PIXEL_R_n_13
    );
U_SHIFT_REG0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5
     port map (
      E(0) => pixel_valid0,
      Q(7 downto 0) => \shift_reg_reg[4]_29\(7 downto 0),
      SR(0) => \^aresetn_0\,
      aclk => aclk,
      \shift_reg_reg[0][7]_0\(7 downto 0) => \shift_reg_reg[0]_33\(7 downto 0),
      \shift_reg_reg[1][7]_0\(7 downto 0) => \shift_reg_reg[1]_32\(7 downto 0),
      \shift_reg_reg[2][7]_0\(7 downto 0) => \shift_reg_reg[2]_31\(7 downto 0),
      \shift_reg_reg[3][7]_0\(7 downto 0) => \shift_reg_reg[3]_30\(7 downto 0),
      \shift_reg_reg[4][7]_0\(7 downto 0) => line0_out_reg(7 downto 0)
    );
U_SHIFT_REG1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_2
     port map (
      Q(7) => U_SHIFT_REG1_n_0,
      Q(6) => U_SHIFT_REG1_n_1,
      Q(5) => U_SHIFT_REG1_n_2,
      Q(4) => U_SHIFT_REG1_n_3,
      Q(3) => U_SHIFT_REG1_n_4,
      Q(2) => U_SHIFT_REG1_n_5,
      Q(1) => U_SHIFT_REG1_n_6,
      Q(0) => U_SHIFT_REG1_n_7,
      SR(0) => \^aresetn_0\,
      aclk => aclk,
      pixel_valid0 => pixel_valid0,
      \shift_reg_reg[0][7]_0\(7) => U_SHIFT_REG1_n_32,
      \shift_reg_reg[0][7]_0\(6) => U_SHIFT_REG1_n_33,
      \shift_reg_reg[0][7]_0\(5) => U_SHIFT_REG1_n_34,
      \shift_reg_reg[0][7]_0\(4) => U_SHIFT_REG1_n_35,
      \shift_reg_reg[0][7]_0\(3) => U_SHIFT_REG1_n_36,
      \shift_reg_reg[0][7]_0\(2) => U_SHIFT_REG1_n_37,
      \shift_reg_reg[0][7]_0\(1) => U_SHIFT_REG1_n_38,
      \shift_reg_reg[0][7]_0\(0) => U_SHIFT_REG1_n_39,
      \shift_reg_reg[1][7]_0\(7) => U_SHIFT_REG1_n_24,
      \shift_reg_reg[1][7]_0\(6) => U_SHIFT_REG1_n_25,
      \shift_reg_reg[1][7]_0\(5) => U_SHIFT_REG1_n_26,
      \shift_reg_reg[1][7]_0\(4) => U_SHIFT_REG1_n_27,
      \shift_reg_reg[1][7]_0\(3) => U_SHIFT_REG1_n_28,
      \shift_reg_reg[1][7]_0\(2) => U_SHIFT_REG1_n_29,
      \shift_reg_reg[1][7]_0\(1) => U_SHIFT_REG1_n_30,
      \shift_reg_reg[1][7]_0\(0) => U_SHIFT_REG1_n_31,
      \shift_reg_reg[2][7]_0\(7) => U_SHIFT_REG1_n_16,
      \shift_reg_reg[2][7]_0\(6) => U_SHIFT_REG1_n_17,
      \shift_reg_reg[2][7]_0\(5) => U_SHIFT_REG1_n_18,
      \shift_reg_reg[2][7]_0\(4) => U_SHIFT_REG1_n_19,
      \shift_reg_reg[2][7]_0\(3) => U_SHIFT_REG1_n_20,
      \shift_reg_reg[2][7]_0\(2) => U_SHIFT_REG1_n_21,
      \shift_reg_reg[2][7]_0\(1) => U_SHIFT_REG1_n_22,
      \shift_reg_reg[2][7]_0\(0) => U_SHIFT_REG1_n_23,
      \shift_reg_reg[3][7]_0\(7) => U_SHIFT_REG1_n_8,
      \shift_reg_reg[3][7]_0\(6) => U_SHIFT_REG1_n_9,
      \shift_reg_reg[3][7]_0\(5) => U_SHIFT_REG1_n_10,
      \shift_reg_reg[3][7]_0\(4) => U_SHIFT_REG1_n_11,
      \shift_reg_reg[3][7]_0\(3) => U_SHIFT_REG1_n_12,
      \shift_reg_reg[3][7]_0\(2) => U_SHIFT_REG1_n_13,
      \shift_reg_reg[3][7]_0\(1) => U_SHIFT_REG1_n_14,
      \shift_reg_reg[3][7]_0\(0) => U_SHIFT_REG1_n_15,
      \shift_reg_reg[4][7]_0\(7 downto 0) => line1_out_reg(7 downto 0)
    );
U_SHIFT_REG2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_3
     port map (
      Q(7) => U_SHIFT_REG2_n_0,
      Q(6) => U_SHIFT_REG2_n_1,
      Q(5) => U_SHIFT_REG2_n_2,
      Q(4) => U_SHIFT_REG2_n_3,
      Q(3) => U_SHIFT_REG2_n_4,
      Q(2) => U_SHIFT_REG2_n_5,
      Q(1) => U_SHIFT_REG2_n_6,
      Q(0) => U_SHIFT_REG2_n_7,
      SR(0) => \^aresetn_0\,
      aclk => aclk,
      pixel_valid0 => pixel_valid0,
      \shift_reg_reg[0][7]_0\(7) => U_SHIFT_REG2_n_32,
      \shift_reg_reg[0][7]_0\(6) => U_SHIFT_REG2_n_33,
      \shift_reg_reg[0][7]_0\(5) => U_SHIFT_REG2_n_34,
      \shift_reg_reg[0][7]_0\(4) => U_SHIFT_REG2_n_35,
      \shift_reg_reg[0][7]_0\(3) => U_SHIFT_REG2_n_36,
      \shift_reg_reg[0][7]_0\(2) => U_SHIFT_REG2_n_37,
      \shift_reg_reg[0][7]_0\(1) => U_SHIFT_REG2_n_38,
      \shift_reg_reg[0][7]_0\(0) => U_SHIFT_REG2_n_39,
      \shift_reg_reg[1][7]_0\(7) => U_SHIFT_REG2_n_24,
      \shift_reg_reg[1][7]_0\(6) => U_SHIFT_REG2_n_25,
      \shift_reg_reg[1][7]_0\(5) => U_SHIFT_REG2_n_26,
      \shift_reg_reg[1][7]_0\(4) => U_SHIFT_REG2_n_27,
      \shift_reg_reg[1][7]_0\(3) => U_SHIFT_REG2_n_28,
      \shift_reg_reg[1][7]_0\(2) => U_SHIFT_REG2_n_29,
      \shift_reg_reg[1][7]_0\(1) => U_SHIFT_REG2_n_30,
      \shift_reg_reg[1][7]_0\(0) => U_SHIFT_REG2_n_31,
      \shift_reg_reg[2][7]_0\(7) => U_SHIFT_REG2_n_16,
      \shift_reg_reg[2][7]_0\(6) => U_SHIFT_REG2_n_17,
      \shift_reg_reg[2][7]_0\(5) => U_SHIFT_REG2_n_18,
      \shift_reg_reg[2][7]_0\(4) => U_SHIFT_REG2_n_19,
      \shift_reg_reg[2][7]_0\(3) => U_SHIFT_REG2_n_20,
      \shift_reg_reg[2][7]_0\(2) => U_SHIFT_REG2_n_21,
      \shift_reg_reg[2][7]_0\(1) => U_SHIFT_REG2_n_22,
      \shift_reg_reg[2][7]_0\(0) => U_SHIFT_REG2_n_23,
      \shift_reg_reg[3][7]_0\(7) => U_SHIFT_REG2_n_8,
      \shift_reg_reg[3][7]_0\(6) => U_SHIFT_REG2_n_9,
      \shift_reg_reg[3][7]_0\(5) => U_SHIFT_REG2_n_10,
      \shift_reg_reg[3][7]_0\(4) => U_SHIFT_REG2_n_11,
      \shift_reg_reg[3][7]_0\(3) => U_SHIFT_REG2_n_12,
      \shift_reg_reg[3][7]_0\(2) => U_SHIFT_REG2_n_13,
      \shift_reg_reg[3][7]_0\(1) => U_SHIFT_REG2_n_14,
      \shift_reg_reg[3][7]_0\(0) => U_SHIFT_REG2_n_15,
      \shift_reg_reg[4][7]_0\(7 downto 0) => line2_out_reg(7 downto 0)
    );
U_SHIFT_REG3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_4
     port map (
      Q(7) => U_SHIFT_REG3_n_0,
      Q(6) => U_SHIFT_REG3_n_1,
      Q(5) => U_SHIFT_REG3_n_2,
      Q(4) => U_SHIFT_REG3_n_3,
      Q(3) => U_SHIFT_REG3_n_4,
      Q(2) => U_SHIFT_REG3_n_5,
      Q(1) => U_SHIFT_REG3_n_6,
      Q(0) => U_SHIFT_REG3_n_7,
      SR(0) => \^aresetn_0\,
      aclk => aclk,
      pixel_valid0 => pixel_valid0,
      \shift_reg_reg[0][7]_0\(7) => U_SHIFT_REG3_n_32,
      \shift_reg_reg[0][7]_0\(6) => U_SHIFT_REG3_n_33,
      \shift_reg_reg[0][7]_0\(5) => U_SHIFT_REG3_n_34,
      \shift_reg_reg[0][7]_0\(4) => U_SHIFT_REG3_n_35,
      \shift_reg_reg[0][7]_0\(3) => U_SHIFT_REG3_n_36,
      \shift_reg_reg[0][7]_0\(2) => U_SHIFT_REG3_n_37,
      \shift_reg_reg[0][7]_0\(1) => U_SHIFT_REG3_n_38,
      \shift_reg_reg[0][7]_0\(0) => U_SHIFT_REG3_n_39,
      \shift_reg_reg[1][7]_0\(7) => U_SHIFT_REG3_n_24,
      \shift_reg_reg[1][7]_0\(6) => U_SHIFT_REG3_n_25,
      \shift_reg_reg[1][7]_0\(5) => U_SHIFT_REG3_n_26,
      \shift_reg_reg[1][7]_0\(4) => U_SHIFT_REG3_n_27,
      \shift_reg_reg[1][7]_0\(3) => U_SHIFT_REG3_n_28,
      \shift_reg_reg[1][7]_0\(2) => U_SHIFT_REG3_n_29,
      \shift_reg_reg[1][7]_0\(1) => U_SHIFT_REG3_n_30,
      \shift_reg_reg[1][7]_0\(0) => U_SHIFT_REG3_n_31,
      \shift_reg_reg[2][7]_0\(7) => U_SHIFT_REG3_n_16,
      \shift_reg_reg[2][7]_0\(6) => U_SHIFT_REG3_n_17,
      \shift_reg_reg[2][7]_0\(5) => U_SHIFT_REG3_n_18,
      \shift_reg_reg[2][7]_0\(4) => U_SHIFT_REG3_n_19,
      \shift_reg_reg[2][7]_0\(3) => U_SHIFT_REG3_n_20,
      \shift_reg_reg[2][7]_0\(2) => U_SHIFT_REG3_n_21,
      \shift_reg_reg[2][7]_0\(1) => U_SHIFT_REG3_n_22,
      \shift_reg_reg[2][7]_0\(0) => U_SHIFT_REG3_n_23,
      \shift_reg_reg[3][7]_0\(7) => U_SHIFT_REG3_n_8,
      \shift_reg_reg[3][7]_0\(6) => U_SHIFT_REG3_n_9,
      \shift_reg_reg[3][7]_0\(5) => U_SHIFT_REG3_n_10,
      \shift_reg_reg[3][7]_0\(4) => U_SHIFT_REG3_n_11,
      \shift_reg_reg[3][7]_0\(3) => U_SHIFT_REG3_n_12,
      \shift_reg_reg[3][7]_0\(2) => U_SHIFT_REG3_n_13,
      \shift_reg_reg[3][7]_0\(1) => U_SHIFT_REG3_n_14,
      \shift_reg_reg[3][7]_0\(0) => U_SHIFT_REG3_n_15,
      \shift_reg_reg[4][7]_0\(7 downto 0) => line3_out_reg(7 downto 0)
    );
U_SHIFT_REG4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_reg_5_5
     port map (
      D(7 downto 0) => line4_out_reg(7 downto 0),
      Q(7) => U_SHIFT_REG4_n_0,
      Q(6) => U_SHIFT_REG4_n_1,
      Q(5) => U_SHIFT_REG4_n_2,
      Q(4) => U_SHIFT_REG4_n_3,
      Q(3) => U_SHIFT_REG4_n_4,
      Q(2) => U_SHIFT_REG4_n_5,
      Q(1) => U_SHIFT_REG4_n_6,
      Q(0) => U_SHIFT_REG4_n_7,
      SR(0) => \^aresetn_0\,
      aclk => aclk,
      pixel_valid0 => pixel_valid0,
      \shift_reg_reg[0][7]_0\(7) => U_SHIFT_REG4_n_24,
      \shift_reg_reg[0][7]_0\(6) => U_SHIFT_REG4_n_25,
      \shift_reg_reg[0][7]_0\(5) => U_SHIFT_REG4_n_26,
      \shift_reg_reg[0][7]_0\(4) => U_SHIFT_REG4_n_27,
      \shift_reg_reg[0][7]_0\(3) => U_SHIFT_REG4_n_28,
      \shift_reg_reg[0][7]_0\(2) => U_SHIFT_REG4_n_29,
      \shift_reg_reg[0][7]_0\(1) => U_SHIFT_REG4_n_30,
      \shift_reg_reg[0][7]_0\(0) => U_SHIFT_REG4_n_31,
      \shift_reg_reg[1][7]_0\(7) => U_SHIFT_REG4_n_16,
      \shift_reg_reg[1][7]_0\(6) => U_SHIFT_REG4_n_17,
      \shift_reg_reg[1][7]_0\(5) => U_SHIFT_REG4_n_18,
      \shift_reg_reg[1][7]_0\(4) => U_SHIFT_REG4_n_19,
      \shift_reg_reg[1][7]_0\(3) => U_SHIFT_REG4_n_20,
      \shift_reg_reg[1][7]_0\(2) => U_SHIFT_REG4_n_21,
      \shift_reg_reg[1][7]_0\(1) => U_SHIFT_REG4_n_22,
      \shift_reg_reg[1][7]_0\(0) => U_SHIFT_REG4_n_23,
      \shift_reg_reg[2][7]_0\(7) => U_SHIFT_REG4_n_8,
      \shift_reg_reg[2][7]_0\(6) => U_SHIFT_REG4_n_9,
      \shift_reg_reg[2][7]_0\(5) => U_SHIFT_REG4_n_10,
      \shift_reg_reg[2][7]_0\(4) => U_SHIFT_REG4_n_11,
      \shift_reg_reg[2][7]_0\(3) => U_SHIFT_REG4_n_12,
      \shift_reg_reg[2][7]_0\(2) => U_SHIFT_REG4_n_13,
      \shift_reg_reg[2][7]_0\(1) => U_SHIFT_REG4_n_14,
      \shift_reg_reg[2][7]_0\(0) => U_SHIFT_REG4_n_15
    );
U_TRANSMISSION_MAP: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transmission_map
     port map (
      Q(7 downto 0) => dark_pixel_reg(7 downto 0),
      SR(0) => \^aresetn_0\,
      aclk => aclk,
      t_out(7 downto 0) => t_fixed(7 downto 0),
      \t_reg[7]_0\ => \t_reg[7]\
    );
\dark_pixel_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => dark_pixel(0),
      Q => dark_pixel_reg(0),
      R => \^aresetn_0\
    );
\dark_pixel_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => dark_pixel(1),
      Q => dark_pixel_reg(1),
      R => \^aresetn_0\
    );
\dark_pixel_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => dark_pixel(2),
      Q => dark_pixel_reg(2),
      R => \^aresetn_0\
    );
\dark_pixel_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => dark_pixel(3),
      Q => dark_pixel_reg(3),
      R => \^aresetn_0\
    );
\dark_pixel_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => dark_pixel(4),
      Q => dark_pixel_reg(4),
      R => \^aresetn_0\
    );
\dark_pixel_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => dark_pixel(5),
      Q => dark_pixel_reg(5),
      R => \^aresetn_0\
    );
\dark_pixel_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => dark_pixel(6),
      Q => dark_pixel_reg(6),
      R => \^aresetn_0\
    );
\dark_pixel_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => dark_pixel(7),
      Q => dark_pixel_reg(7),
      R => \^aresetn_0\
    );
\i__carry_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(22),
      I2 => s_axis_tdata(23),
      I3 => s_axis_tdata(7),
      O => \i__carry_i_1__22_n_0\
    );
\i__carry_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(20),
      I2 => s_axis_tdata(21),
      I3 => s_axis_tdata(5),
      O => \i__carry_i_2__22_n_0\
    );
\i__carry_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(18),
      I2 => s_axis_tdata(19),
      I3 => s_axis_tdata(3),
      O => \i__carry_i_3__22_n_0\
    );
\i__carry_i_4__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => s_axis_tdata(16),
      I2 => s_axis_tdata(17),
      I3 => s_axis_tdata(1),
      O => \i__carry_i_4__22_n_0\
    );
\i__carry_i_5__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(22),
      I2 => s_axis_tdata(7),
      I3 => s_axis_tdata(23),
      O => \i__carry_i_5__22_n_0\
    );
\i__carry_i_6__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(20),
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(21),
      O => \i__carry_i_6__22_n_0\
    );
\i__carry_i_7__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(18),
      I2 => s_axis_tdata(3),
      I3 => s_axis_tdata(19),
      O => \i__carry_i_7__22_n_0\
    );
\i__carry_i_8__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => s_axis_tdata(16),
      I2 => s_axis_tdata(1),
      I3 => s_axis_tdata(17),
      O => \i__carry_i_8__22_n_0\
    );
\line0_out_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line0_out(0),
      Q => line0_out_reg(0),
      R => \^aresetn_0\
    );
\line0_out_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line0_out(1),
      Q => line0_out_reg(1),
      R => \^aresetn_0\
    );
\line0_out_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line0_out(2),
      Q => line0_out_reg(2),
      R => \^aresetn_0\
    );
\line0_out_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line0_out(3),
      Q => line0_out_reg(3),
      R => \^aresetn_0\
    );
\line0_out_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line0_out(4),
      Q => line0_out_reg(4),
      R => \^aresetn_0\
    );
\line0_out_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line0_out(5),
      Q => line0_out_reg(5),
      R => \^aresetn_0\
    );
\line0_out_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line0_out(6),
      Q => line0_out_reg(6),
      R => \^aresetn_0\
    );
\line0_out_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line0_out(7),
      Q => line0_out_reg(7),
      R => \^aresetn_0\
    );
\line1_out_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line1_out(0),
      Q => line1_out_reg(0),
      R => \^aresetn_0\
    );
\line1_out_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line1_out(1),
      Q => line1_out_reg(1),
      R => \^aresetn_0\
    );
\line1_out_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line1_out(2),
      Q => line1_out_reg(2),
      R => \^aresetn_0\
    );
\line1_out_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line1_out(3),
      Q => line1_out_reg(3),
      R => \^aresetn_0\
    );
\line1_out_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line1_out(4),
      Q => line1_out_reg(4),
      R => \^aresetn_0\
    );
\line1_out_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line1_out(5),
      Q => line1_out_reg(5),
      R => \^aresetn_0\
    );
\line1_out_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line1_out(6),
      Q => line1_out_reg(6),
      R => \^aresetn_0\
    );
\line1_out_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line1_out(7),
      Q => line1_out_reg(7),
      R => \^aresetn_0\
    );
\line2_out_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line2_out(0),
      Q => line2_out_reg(0),
      R => \^aresetn_0\
    );
\line2_out_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line2_out(1),
      Q => line2_out_reg(1),
      R => \^aresetn_0\
    );
\line2_out_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line2_out(2),
      Q => line2_out_reg(2),
      R => \^aresetn_0\
    );
\line2_out_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line2_out(3),
      Q => line2_out_reg(3),
      R => \^aresetn_0\
    );
\line2_out_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line2_out(4),
      Q => line2_out_reg(4),
      R => \^aresetn_0\
    );
\line2_out_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line2_out(5),
      Q => line2_out_reg(5),
      R => \^aresetn_0\
    );
\line2_out_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line2_out(6),
      Q => line2_out_reg(6),
      R => \^aresetn_0\
    );
\line2_out_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line2_out(7),
      Q => line2_out_reg(7),
      R => \^aresetn_0\
    );
\line3_out_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line3_out(0),
      Q => line3_out_reg(0),
      R => \^aresetn_0\
    );
\line3_out_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line3_out(1),
      Q => line3_out_reg(1),
      R => \^aresetn_0\
    );
\line3_out_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line3_out(2),
      Q => line3_out_reg(2),
      R => \^aresetn_0\
    );
\line3_out_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line3_out(3),
      Q => line3_out_reg(3),
      R => \^aresetn_0\
    );
\line3_out_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line3_out(4),
      Q => line3_out_reg(4),
      R => \^aresetn_0\
    );
\line3_out_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line3_out(5),
      Q => line3_out_reg(5),
      R => \^aresetn_0\
    );
\line3_out_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line3_out(6),
      Q => line3_out_reg(6),
      R => \^aresetn_0\
    );
\line3_out_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line3_out(7),
      Q => line3_out_reg(7),
      R => \^aresetn_0\
    );
\m_axis_tdata[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_fixed_reg_out_reg(1),
      I1 => t_fixed_reg_out_reg(0),
      I2 => t_fixed_reg_out_reg(2),
      I3 => \m_axis_tdata[17]_i_6_n_0\,
      O => \m_axis_tdata[17]_i_4_n_0\
    );
\m_axis_tdata[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => t_fixed_reg_out_reg(0),
      I1 => t_fixed_reg_out_reg(1),
      I2 => \m_axis_tdata[17]_i_7_n_0\,
      O => \m_axis_tdata[17]_i_5_n_0\
    );
\m_axis_tdata[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF6FEBD"
    )
        port map (
      I0 => t_fixed_reg_out_reg(3),
      I1 => t_fixed_reg_out_reg(4),
      I2 => t_fixed_reg_out_reg(6),
      I3 => t_fixed_reg_out_reg(7),
      I4 => t_fixed_reg_out_reg(5),
      O => \m_axis_tdata[17]_i_6_n_0\
    );
\m_axis_tdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F1F0F9F5E5"
    )
        port map (
      I0 => t_fixed_reg_out_reg(5),
      I1 => t_fixed_reg_out_reg(4),
      I2 => t_fixed_reg_out_reg(7),
      I3 => t_fixed_reg_out_reg(6),
      I4 => t_fixed_reg_out_reg(3),
      I5 => t_fixed_reg_out_reg(2),
      O => \m_axis_tdata[17]_i_7_n_0\
    );
\m_axis_tdata[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFABFEAB"
    )
        port map (
      I0 => t_fixed_reg_out_reg(0),
      I1 => t_fixed_reg_out_reg(3),
      I2 => t_fixed_reg_out_reg(4),
      I3 => t_fixed_reg_out_reg(7),
      I4 => t_fixed_reg_out_reg(2),
      I5 => t_fixed_reg_out_reg(5),
      O => \m_axis_tdata[23]_i_19_n_0\
    );
\m_axis_tdata[23]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800F90"
    )
        port map (
      I0 => t_fixed_reg_out_reg(4),
      I1 => t_fixed_reg_out_reg(3),
      I2 => t_fixed_reg_out_reg(5),
      I3 => t_fixed_reg_out_reg(6),
      I4 => t_fixed_reg_out_reg(2),
      O => \m_axis_tdata[23]_i_20_n_0\
    );
\m_axis_tdata[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \m_axis_tdata[23]_i_19_n_0\,
      I1 => t_fixed_reg_out_reg(1),
      I2 => \m_axis_tdata[23]_i_20_n_0\,
      O => \m_axis_tdata[23]_i_8_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(0),
      Q => m_axis_tdata(0),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(10),
      Q => m_axis_tdata(10),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(11),
      Q => m_axis_tdata(11),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(12),
      Q => m_axis_tdata(12),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(13),
      Q => m_axis_tdata(13),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(14),
      Q => m_axis_tdata(14),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(15),
      Q => m_axis_tdata(15),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(16),
      Q => m_axis_tdata(16),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(17),
      Q => m_axis_tdata(17),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(18),
      Q => m_axis_tdata(18),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(19),
      Q => m_axis_tdata(19),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(1),
      Q => m_axis_tdata(1),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(20),
      Q => m_axis_tdata(20),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(21),
      Q => m_axis_tdata(21),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(22),
      Q => m_axis_tdata(22),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(23),
      Q => m_axis_tdata(23),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(2),
      Q => m_axis_tdata(2),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(3),
      Q => m_axis_tdata(3),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(4),
      Q => m_axis_tdata(4),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(5),
      Q => m_axis_tdata(5),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(6),
      Q => m_axis_tdata(6),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(7),
      Q => m_axis_tdata(7),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(8),
      Q => m_axis_tdata(8),
      R => \^aresetn_0\
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => p_1_in(9),
      Q => m_axis_tdata(9),
      R => \^aresetn_0\
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => s_axis_tlast,
      Q => m_axis_tlast,
      R => \^aresetn_0\
    );
m_axis_tuser_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => pixel_valid0,
      D => s_axis_tuser,
      Q => m_axis_tuser,
      R => \^aresetn_0\
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      I2 => pixel_valid0,
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => m_axis_tvalid_i_1_n_0,
      Q => \^m_axis_tvalid\,
      R => \^aresetn_0\
    );
min_rg1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(14),
      I1 => s_axis_tdata(22),
      I2 => s_axis_tdata(23),
      I3 => s_axis_tdata(15),
      O => min_rg1_carry_i_1_n_0
    );
min_rg1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(12),
      I1 => s_axis_tdata(20),
      I2 => s_axis_tdata(21),
      I3 => s_axis_tdata(13),
      O => min_rg1_carry_i_2_n_0
    );
min_rg1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(10),
      I1 => s_axis_tdata(18),
      I2 => s_axis_tdata(19),
      I3 => s_axis_tdata(11),
      O => min_rg1_carry_i_3_n_0
    );
min_rg1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(8),
      I1 => s_axis_tdata(16),
      I2 => s_axis_tdata(17),
      I3 => s_axis_tdata(9),
      O => min_rg1_carry_i_4_n_0
    );
min_rg1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(14),
      I1 => s_axis_tdata(22),
      I2 => s_axis_tdata(15),
      I3 => s_axis_tdata(23),
      O => min_rg1_carry_i_5_n_0
    );
min_rg1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(12),
      I1 => s_axis_tdata(20),
      I2 => s_axis_tdata(13),
      I3 => s_axis_tdata(21),
      O => min_rg1_carry_i_6_n_0
    );
min_rg1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(10),
      I1 => s_axis_tdata(18),
      I2 => s_axis_tdata(11),
      I3 => s_axis_tdata(19),
      O => min_rg1_carry_i_7_n_0
    );
min_rg1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(8),
      I1 => s_axis_tdata(16),
      I2 => s_axis_tdata(9),
      I3 => s_axis_tdata(17),
      O => min_rg1_carry_i_8_n_0
    );
\min_rgb_out_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => min_rgb_out(0),
      Q => min_rgb_out_reg(0),
      R => \^aresetn_0\
    );
\min_rgb_out_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => min_rgb_out(1),
      Q => min_rgb_out_reg(1),
      R => \^aresetn_0\
    );
\min_rgb_out_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => min_rgb_out(2),
      Q => min_rgb_out_reg(2),
      R => \^aresetn_0\
    );
\min_rgb_out_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => min_rgb_out(3),
      Q => min_rgb_out_reg(3),
      R => \^aresetn_0\
    );
\min_rgb_out_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => min_rgb_out(4),
      Q => min_rgb_out_reg(4),
      R => \^aresetn_0\
    );
\min_rgb_out_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => min_rgb_out(5),
      Q => min_rgb_out_reg(5),
      R => \^aresetn_0\
    );
\min_rgb_out_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => min_rgb_out(6),
      Q => min_rgb_out_reg(6),
      R => \^aresetn_0\
    );
\min_rgb_out_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => min_rgb_out(7),
      Q => min_rgb_out_reg(7),
      R => \^aresetn_0\
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(14),
      I2 => s_axis_tdata(15),
      I3 => s_axis_tdata(7),
      O => \p_0_out_carry_i_1__0_n_0\
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(12),
      I2 => s_axis_tdata(13),
      I3 => s_axis_tdata(5),
      O => \p_0_out_carry_i_2__0_n_0\
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(10),
      I2 => s_axis_tdata(11),
      I3 => s_axis_tdata(3),
      O => \p_0_out_carry_i_3__0_n_0\
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => s_axis_tdata(8),
      I2 => s_axis_tdata(9),
      I3 => s_axis_tdata(1),
      O => \p_0_out_carry_i_4__0_n_0\
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => s_axis_tdata(14),
      I2 => s_axis_tdata(7),
      I3 => s_axis_tdata(15),
      O => \p_0_out_carry_i_5__0_n_0\
    );
\p_0_out_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(12),
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(13),
      O => \p_0_out_carry_i_6__0_n_0\
    );
\p_0_out_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(10),
      I2 => s_axis_tdata(3),
      I3 => s_axis_tdata(11),
      O => \p_0_out_carry_i_7__0_n_0\
    );
\p_0_out_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => s_axis_tdata(8),
      I2 => s_axis_tdata(1),
      I3 => s_axis_tdata(9),
      O => \p_0_out_carry_i_8__0_n_0\
    );
\t_fixed_reg_out_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed_reg_out(0),
      Q => t_fixed_reg_out_reg(0),
      R => \^aresetn_0\
    );
\t_fixed_reg_out_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed_reg_out(1),
      Q => t_fixed_reg_out_reg(1),
      R => \^aresetn_0\
    );
\t_fixed_reg_out_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed_reg_out(2),
      Q => t_fixed_reg_out_reg(2),
      R => \^aresetn_0\
    );
\t_fixed_reg_out_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed_reg_out(3),
      Q => t_fixed_reg_out_reg(3),
      R => \^aresetn_0\
    );
\t_fixed_reg_out_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed_reg_out(4),
      Q => t_fixed_reg_out_reg(4),
      R => \^aresetn_0\
    );
\t_fixed_reg_out_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed_reg_out(5),
      Q => t_fixed_reg_out_reg(5),
      R => \^aresetn_0\
    );
\t_fixed_reg_out_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed_reg_out(6),
      Q => t_fixed_reg_out_reg(6),
      R => \^aresetn_0\
    );
\t_fixed_reg_out_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed_reg_out(7),
      Q => t_fixed_reg_out_reg(7),
      R => \^aresetn_0\
    );
\t_fixed_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed(0),
      Q => t_fixed_reg(0),
      R => \^aresetn_0\
    );
\t_fixed_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed(1),
      Q => t_fixed_reg(1),
      R => \^aresetn_0\
    );
\t_fixed_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed(2),
      Q => t_fixed_reg(2),
      R => \^aresetn_0\
    );
\t_fixed_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed(3),
      Q => t_fixed_reg(3),
      R => \^aresetn_0\
    );
\t_fixed_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed(4),
      Q => t_fixed_reg(4),
      R => \^aresetn_0\
    );
\t_fixed_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed(5),
      Q => t_fixed_reg(5),
      R => \^aresetn_0\
    );
\t_fixed_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed(6),
      Q => t_fixed_reg(6),
      R => \^aresetn_0\
    );
\t_fixed_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => t_fixed(7),
      Q => t_fixed_reg(7),
      R => \^aresetn_0\
    );
\w0_0_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[0]_33\(0),
      Q => w0_0_reg(0),
      R => \^aresetn_0\
    );
\w0_0_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[0]_33\(1),
      Q => w0_0_reg(1),
      R => \^aresetn_0\
    );
\w0_0_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[0]_33\(2),
      Q => w0_0_reg(2),
      R => \^aresetn_0\
    );
\w0_0_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[0]_33\(3),
      Q => w0_0_reg(3),
      R => \^aresetn_0\
    );
\w0_0_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[0]_33\(4),
      Q => w0_0_reg(4),
      R => \^aresetn_0\
    );
\w0_0_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[0]_33\(5),
      Q => w0_0_reg(5),
      R => \^aresetn_0\
    );
\w0_0_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[0]_33\(6),
      Q => w0_0_reg(6),
      R => \^aresetn_0\
    );
\w0_0_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[0]_33\(7),
      Q => w0_0_reg(7),
      R => \^aresetn_0\
    );
\w0_1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[1]_32\(0),
      Q => w0_1_reg(0),
      R => \^aresetn_0\
    );
\w0_1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[1]_32\(1),
      Q => w0_1_reg(1),
      R => \^aresetn_0\
    );
\w0_1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[1]_32\(2),
      Q => w0_1_reg(2),
      R => \^aresetn_0\
    );
\w0_1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[1]_32\(3),
      Q => w0_1_reg(3),
      R => \^aresetn_0\
    );
\w0_1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[1]_32\(4),
      Q => w0_1_reg(4),
      R => \^aresetn_0\
    );
\w0_1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[1]_32\(5),
      Q => w0_1_reg(5),
      R => \^aresetn_0\
    );
\w0_1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[1]_32\(6),
      Q => w0_1_reg(6),
      R => \^aresetn_0\
    );
\w0_1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[1]_32\(7),
      Q => w0_1_reg(7),
      R => \^aresetn_0\
    );
\w0_2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[2]_31\(0),
      Q => w0_2_reg(0),
      R => \^aresetn_0\
    );
\w0_2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[2]_31\(1),
      Q => w0_2_reg(1),
      R => \^aresetn_0\
    );
\w0_2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[2]_31\(2),
      Q => w0_2_reg(2),
      R => \^aresetn_0\
    );
\w0_2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[2]_31\(3),
      Q => w0_2_reg(3),
      R => \^aresetn_0\
    );
\w0_2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[2]_31\(4),
      Q => w0_2_reg(4),
      R => \^aresetn_0\
    );
\w0_2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[2]_31\(5),
      Q => w0_2_reg(5),
      R => \^aresetn_0\
    );
\w0_2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[2]_31\(6),
      Q => w0_2_reg(6),
      R => \^aresetn_0\
    );
\w0_2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[2]_31\(7),
      Q => w0_2_reg(7),
      R => \^aresetn_0\
    );
\w0_3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[3]_30\(0),
      Q => w0_3_reg(0),
      R => \^aresetn_0\
    );
\w0_3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[3]_30\(1),
      Q => w0_3_reg(1),
      R => \^aresetn_0\
    );
\w0_3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[3]_30\(2),
      Q => w0_3_reg(2),
      R => \^aresetn_0\
    );
\w0_3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[3]_30\(3),
      Q => w0_3_reg(3),
      R => \^aresetn_0\
    );
\w0_3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[3]_30\(4),
      Q => w0_3_reg(4),
      R => \^aresetn_0\
    );
\w0_3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[3]_30\(5),
      Q => w0_3_reg(5),
      R => \^aresetn_0\
    );
\w0_3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[3]_30\(6),
      Q => w0_3_reg(6),
      R => \^aresetn_0\
    );
\w0_3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[3]_30\(7),
      Q => w0_3_reg(7),
      R => \^aresetn_0\
    );
\w0_4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[4]_29\(0),
      Q => w0_4_reg(0),
      R => \^aresetn_0\
    );
\w0_4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[4]_29\(1),
      Q => w0_4_reg(1),
      R => \^aresetn_0\
    );
\w0_4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[4]_29\(2),
      Q => w0_4_reg(2),
      R => \^aresetn_0\
    );
\w0_4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[4]_29\(3),
      Q => w0_4_reg(3),
      R => \^aresetn_0\
    );
\w0_4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[4]_29\(4),
      Q => w0_4_reg(4),
      R => \^aresetn_0\
    );
\w0_4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[4]_29\(5),
      Q => w0_4_reg(5),
      R => \^aresetn_0\
    );
\w0_4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[4]_29\(6),
      Q => w0_4_reg(6),
      R => \^aresetn_0\
    );
\w0_4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[4]_29\(7),
      Q => w0_4_reg(7),
      R => \^aresetn_0\
    );
\w1_0_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_39,
      Q => w1_0_reg(0),
      R => \^aresetn_0\
    );
\w1_0_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_38,
      Q => w1_0_reg(1),
      R => \^aresetn_0\
    );
\w1_0_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_37,
      Q => w1_0_reg(2),
      R => \^aresetn_0\
    );
\w1_0_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_36,
      Q => w1_0_reg(3),
      R => \^aresetn_0\
    );
\w1_0_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_35,
      Q => w1_0_reg(4),
      R => \^aresetn_0\
    );
\w1_0_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_34,
      Q => w1_0_reg(5),
      R => \^aresetn_0\
    );
\w1_0_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_33,
      Q => w1_0_reg(6),
      R => \^aresetn_0\
    );
\w1_0_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_32,
      Q => w1_0_reg(7),
      R => \^aresetn_0\
    );
\w1_1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_31,
      Q => w1_1_reg(0),
      R => \^aresetn_0\
    );
\w1_1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_30,
      Q => w1_1_reg(1),
      R => \^aresetn_0\
    );
\w1_1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_29,
      Q => w1_1_reg(2),
      R => \^aresetn_0\
    );
\w1_1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_28,
      Q => w1_1_reg(3),
      R => \^aresetn_0\
    );
\w1_1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_27,
      Q => w1_1_reg(4),
      R => \^aresetn_0\
    );
\w1_1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_26,
      Q => w1_1_reg(5),
      R => \^aresetn_0\
    );
\w1_1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_25,
      Q => w1_1_reg(6),
      R => \^aresetn_0\
    );
\w1_1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_24,
      Q => w1_1_reg(7),
      R => \^aresetn_0\
    );
\w1_2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_23,
      Q => w1_2_reg(0),
      R => \^aresetn_0\
    );
\w1_2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_22,
      Q => w1_2_reg(1),
      R => \^aresetn_0\
    );
\w1_2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_21,
      Q => w1_2_reg(2),
      R => \^aresetn_0\
    );
\w1_2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_20,
      Q => w1_2_reg(3),
      R => \^aresetn_0\
    );
\w1_2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_19,
      Q => w1_2_reg(4),
      R => \^aresetn_0\
    );
\w1_2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_18,
      Q => w1_2_reg(5),
      R => \^aresetn_0\
    );
\w1_2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_17,
      Q => w1_2_reg(6),
      R => \^aresetn_0\
    );
\w1_2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_16,
      Q => w1_2_reg(7),
      R => \^aresetn_0\
    );
\w1_3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_15,
      Q => w1_3_reg(0),
      R => \^aresetn_0\
    );
\w1_3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_14,
      Q => w1_3_reg(1),
      R => \^aresetn_0\
    );
\w1_3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_13,
      Q => w1_3_reg(2),
      R => \^aresetn_0\
    );
\w1_3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_12,
      Q => w1_3_reg(3),
      R => \^aresetn_0\
    );
\w1_3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_11,
      Q => w1_3_reg(4),
      R => \^aresetn_0\
    );
\w1_3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_10,
      Q => w1_3_reg(5),
      R => \^aresetn_0\
    );
\w1_3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_9,
      Q => w1_3_reg(6),
      R => \^aresetn_0\
    );
\w1_3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_8,
      Q => w1_3_reg(7),
      R => \^aresetn_0\
    );
\w1_4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_7,
      Q => w1_4_reg(0),
      R => \^aresetn_0\
    );
\w1_4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_6,
      Q => w1_4_reg(1),
      R => \^aresetn_0\
    );
\w1_4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_5,
      Q => w1_4_reg(2),
      R => \^aresetn_0\
    );
\w1_4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_4,
      Q => w1_4_reg(3),
      R => \^aresetn_0\
    );
\w1_4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_3,
      Q => w1_4_reg(4),
      R => \^aresetn_0\
    );
\w1_4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_2,
      Q => w1_4_reg(5),
      R => \^aresetn_0\
    );
\w1_4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_1,
      Q => w1_4_reg(6),
      R => \^aresetn_0\
    );
\w1_4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG1_n_0,
      Q => w1_4_reg(7),
      R => \^aresetn_0\
    );
\w2_0_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_39,
      Q => w2_0_reg(0),
      R => \^aresetn_0\
    );
\w2_0_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_38,
      Q => w2_0_reg(1),
      R => \^aresetn_0\
    );
\w2_0_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_37,
      Q => w2_0_reg(2),
      R => \^aresetn_0\
    );
\w2_0_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_36,
      Q => w2_0_reg(3),
      R => \^aresetn_0\
    );
\w2_0_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_35,
      Q => w2_0_reg(4),
      R => \^aresetn_0\
    );
\w2_0_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_34,
      Q => w2_0_reg(5),
      R => \^aresetn_0\
    );
\w2_0_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_33,
      Q => w2_0_reg(6),
      R => \^aresetn_0\
    );
\w2_0_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_32,
      Q => w2_0_reg(7),
      R => \^aresetn_0\
    );
\w2_1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_31,
      Q => w2_1_reg(0),
      R => \^aresetn_0\
    );
\w2_1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_30,
      Q => w2_1_reg(1),
      R => \^aresetn_0\
    );
\w2_1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_29,
      Q => w2_1_reg(2),
      R => \^aresetn_0\
    );
\w2_1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_28,
      Q => w2_1_reg(3),
      R => \^aresetn_0\
    );
\w2_1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_27,
      Q => w2_1_reg(4),
      R => \^aresetn_0\
    );
\w2_1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_26,
      Q => w2_1_reg(5),
      R => \^aresetn_0\
    );
\w2_1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_25,
      Q => w2_1_reg(6),
      R => \^aresetn_0\
    );
\w2_1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_24,
      Q => w2_1_reg(7),
      R => \^aresetn_0\
    );
\w2_2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_23,
      Q => w2_2_reg(0),
      R => \^aresetn_0\
    );
\w2_2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_22,
      Q => w2_2_reg(1),
      R => \^aresetn_0\
    );
\w2_2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_21,
      Q => w2_2_reg(2),
      R => \^aresetn_0\
    );
\w2_2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_20,
      Q => w2_2_reg(3),
      R => \^aresetn_0\
    );
\w2_2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_19,
      Q => w2_2_reg(4),
      R => \^aresetn_0\
    );
\w2_2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_18,
      Q => w2_2_reg(5),
      R => \^aresetn_0\
    );
\w2_2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_17,
      Q => w2_2_reg(6),
      R => \^aresetn_0\
    );
\w2_2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_16,
      Q => w2_2_reg(7),
      R => \^aresetn_0\
    );
\w2_3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_15,
      Q => w2_3_reg(0),
      R => \^aresetn_0\
    );
\w2_3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_14,
      Q => w2_3_reg(1),
      R => \^aresetn_0\
    );
\w2_3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_13,
      Q => w2_3_reg(2),
      R => \^aresetn_0\
    );
\w2_3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_12,
      Q => w2_3_reg(3),
      R => \^aresetn_0\
    );
\w2_3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_11,
      Q => w2_3_reg(4),
      R => \^aresetn_0\
    );
\w2_3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_10,
      Q => w2_3_reg(5),
      R => \^aresetn_0\
    );
\w2_3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_9,
      Q => w2_3_reg(6),
      R => \^aresetn_0\
    );
\w2_3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_8,
      Q => w2_3_reg(7),
      R => \^aresetn_0\
    );
\w2_4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_7,
      Q => w2_4_reg(0),
      R => \^aresetn_0\
    );
\w2_4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_6,
      Q => w2_4_reg(1),
      R => \^aresetn_0\
    );
\w2_4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_5,
      Q => w2_4_reg(2),
      R => \^aresetn_0\
    );
\w2_4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_4,
      Q => w2_4_reg(3),
      R => \^aresetn_0\
    );
\w2_4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_3,
      Q => w2_4_reg(4),
      R => \^aresetn_0\
    );
\w2_4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_2,
      Q => w2_4_reg(5),
      R => \^aresetn_0\
    );
\w2_4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_1,
      Q => w2_4_reg(6),
      R => \^aresetn_0\
    );
\w2_4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG2_n_0,
      Q => w2_4_reg(7),
      R => \^aresetn_0\
    );
\w3_0_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_39,
      Q => w3_0_reg(0),
      R => \^aresetn_0\
    );
\w3_0_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_38,
      Q => w3_0_reg(1),
      R => \^aresetn_0\
    );
\w3_0_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_37,
      Q => w3_0_reg(2),
      R => \^aresetn_0\
    );
\w3_0_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_36,
      Q => w3_0_reg(3),
      R => \^aresetn_0\
    );
\w3_0_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_35,
      Q => w3_0_reg(4),
      R => \^aresetn_0\
    );
\w3_0_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_34,
      Q => w3_0_reg(5),
      R => \^aresetn_0\
    );
\w3_0_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_33,
      Q => w3_0_reg(6),
      R => \^aresetn_0\
    );
\w3_0_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_32,
      Q => w3_0_reg(7),
      R => \^aresetn_0\
    );
\w3_1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_31,
      Q => w3_1_reg(0),
      R => \^aresetn_0\
    );
\w3_1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_30,
      Q => w3_1_reg(1),
      R => \^aresetn_0\
    );
\w3_1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_29,
      Q => w3_1_reg(2),
      R => \^aresetn_0\
    );
\w3_1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_28,
      Q => w3_1_reg(3),
      R => \^aresetn_0\
    );
\w3_1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_27,
      Q => w3_1_reg(4),
      R => \^aresetn_0\
    );
\w3_1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_26,
      Q => w3_1_reg(5),
      R => \^aresetn_0\
    );
\w3_1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_25,
      Q => w3_1_reg(6),
      R => \^aresetn_0\
    );
\w3_1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_24,
      Q => w3_1_reg(7),
      R => \^aresetn_0\
    );
\w3_2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_23,
      Q => w3_2_reg(0),
      R => \^aresetn_0\
    );
\w3_2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_22,
      Q => w3_2_reg(1),
      R => \^aresetn_0\
    );
\w3_2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_21,
      Q => w3_2_reg(2),
      R => \^aresetn_0\
    );
\w3_2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_20,
      Q => w3_2_reg(3),
      R => \^aresetn_0\
    );
\w3_2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_19,
      Q => w3_2_reg(4),
      R => \^aresetn_0\
    );
\w3_2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_18,
      Q => w3_2_reg(5),
      R => \^aresetn_0\
    );
\w3_2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_17,
      Q => w3_2_reg(6),
      R => \^aresetn_0\
    );
\w3_2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_16,
      Q => w3_2_reg(7),
      R => \^aresetn_0\
    );
\w3_3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_15,
      Q => w3_3_reg(0),
      R => \^aresetn_0\
    );
\w3_3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_14,
      Q => w3_3_reg(1),
      R => \^aresetn_0\
    );
\w3_3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_13,
      Q => w3_3_reg(2),
      R => \^aresetn_0\
    );
\w3_3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_12,
      Q => w3_3_reg(3),
      R => \^aresetn_0\
    );
\w3_3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_11,
      Q => w3_3_reg(4),
      R => \^aresetn_0\
    );
\w3_3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_10,
      Q => w3_3_reg(5),
      R => \^aresetn_0\
    );
\w3_3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_9,
      Q => w3_3_reg(6),
      R => \^aresetn_0\
    );
\w3_3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_8,
      Q => w3_3_reg(7),
      R => \^aresetn_0\
    );
\w3_4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_7,
      Q => w3_4_reg(0),
      R => \^aresetn_0\
    );
\w3_4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_6,
      Q => w3_4_reg(1),
      R => \^aresetn_0\
    );
\w3_4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_5,
      Q => w3_4_reg(2),
      R => \^aresetn_0\
    );
\w3_4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_4,
      Q => w3_4_reg(3),
      R => \^aresetn_0\
    );
\w3_4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_3,
      Q => w3_4_reg(4),
      R => \^aresetn_0\
    );
\w3_4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_2,
      Q => w3_4_reg(5),
      R => \^aresetn_0\
    );
\w3_4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_1,
      Q => w3_4_reg(6),
      R => \^aresetn_0\
    );
\w3_4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG3_n_0,
      Q => w3_4_reg(7),
      R => \^aresetn_0\
    );
\w4_0_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_31,
      Q => w4_0_reg(0),
      R => \^aresetn_0\
    );
\w4_0_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_30,
      Q => w4_0_reg(1),
      R => \^aresetn_0\
    );
\w4_0_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_29,
      Q => w4_0_reg(2),
      R => \^aresetn_0\
    );
\w4_0_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_28,
      Q => w4_0_reg(3),
      R => \^aresetn_0\
    );
\w4_0_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_27,
      Q => w4_0_reg(4),
      R => \^aresetn_0\
    );
\w4_0_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_26,
      Q => w4_0_reg(5),
      R => \^aresetn_0\
    );
\w4_0_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_25,
      Q => w4_0_reg(6),
      R => \^aresetn_0\
    );
\w4_0_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_24,
      Q => w4_0_reg(7),
      R => \^aresetn_0\
    );
\w4_1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_23,
      Q => w4_1_reg(0),
      R => \^aresetn_0\
    );
\w4_1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_22,
      Q => w4_1_reg(1),
      R => \^aresetn_0\
    );
\w4_1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_21,
      Q => w4_1_reg(2),
      R => \^aresetn_0\
    );
\w4_1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_20,
      Q => w4_1_reg(3),
      R => \^aresetn_0\
    );
\w4_1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_19,
      Q => w4_1_reg(4),
      R => \^aresetn_0\
    );
\w4_1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_18,
      Q => w4_1_reg(5),
      R => \^aresetn_0\
    );
\w4_1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_17,
      Q => w4_1_reg(6),
      R => \^aresetn_0\
    );
\w4_1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_16,
      Q => w4_1_reg(7),
      R => \^aresetn_0\
    );
\w4_2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_15,
      Q => w4_2_reg(0),
      R => \^aresetn_0\
    );
\w4_2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_14,
      Q => w4_2_reg(1),
      R => \^aresetn_0\
    );
\w4_2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_13,
      Q => w4_2_reg(2),
      R => \^aresetn_0\
    );
\w4_2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_12,
      Q => w4_2_reg(3),
      R => \^aresetn_0\
    );
\w4_2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_11,
      Q => w4_2_reg(4),
      R => \^aresetn_0\
    );
\w4_2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_10,
      Q => w4_2_reg(5),
      R => \^aresetn_0\
    );
\w4_2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_9,
      Q => w4_2_reg(6),
      R => \^aresetn_0\
    );
\w4_2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_8,
      Q => w4_2_reg(7),
      R => \^aresetn_0\
    );
\w4_3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_7,
      Q => w4_3_reg(0),
      R => \^aresetn_0\
    );
\w4_3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_6,
      Q => w4_3_reg(1),
      R => \^aresetn_0\
    );
\w4_3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_5,
      Q => w4_3_reg(2),
      R => \^aresetn_0\
    );
\w4_3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_4,
      Q => w4_3_reg(3),
      R => \^aresetn_0\
    );
\w4_3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_3,
      Q => w4_3_reg(4),
      R => \^aresetn_0\
    );
\w4_3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_2,
      Q => w4_3_reg(5),
      R => \^aresetn_0\
    );
\w4_3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_1,
      Q => w4_3_reg(6),
      R => \^aresetn_0\
    );
\w4_3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => U_SHIFT_REG4_n_0,
      Q => w4_3_reg(7),
      R => \^aresetn_0\
    );
\w4_4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line4_out_reg(0),
      Q => w4_4_reg(0),
      R => \^aresetn_0\
    );
\w4_4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line4_out_reg(1),
      Q => w4_4_reg(1),
      R => \^aresetn_0\
    );
\w4_4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line4_out_reg(2),
      Q => w4_4_reg(2),
      R => \^aresetn_0\
    );
\w4_4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line4_out_reg(3),
      Q => w4_4_reg(3),
      R => \^aresetn_0\
    );
\w4_4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line4_out_reg(4),
      Q => w4_4_reg(4),
      R => \^aresetn_0\
    );
\w4_4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line4_out_reg(5),
      Q => w4_4_reg(5),
      R => \^aresetn_0\
    );
\w4_4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line4_out_reg(6),
      Q => w4_4_reg(6),
      R => \^aresetn_0\
    );
\w4_4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => line4_out_reg(7),
      Q => w4_4_reg(7),
      R => \^aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    sw_0 : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tuser : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_AXI_Dehaze_Filter_0_13,AXI_Dehaze_Filter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "AXI_Dehaze_Filter,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal inst_n_0 : STD_LOGIC;
  signal \^m_axis_tready\ : STD_LOGIC;
  signal \t_reg[7]_i_2_n_0\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET aresetn, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_PARAMETER of m_axis_tready : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis TUSER";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_PARAMETER of s_axis_tready : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis TUSER";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
begin
  \^m_axis_tready\ <= m_axis_tready;
  s_axis_tready <= \^m_axis_tready\;
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_Dehaze_Filter
     port map (
      aclk => aclk,
      aresetn => aresetn,
      aresetn_0 => inst_n_0,
      m_axis_tdata(23 downto 0) => m_axis_tdata(23 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => \^m_axis_tready\,
      m_axis_tuser => m_axis_tuser,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tuser => s_axis_tuser,
      s_axis_tvalid => s_axis_tvalid,
      sw_0 => sw_0,
      \t_reg[7]\ => \t_reg[7]_i_2_n_0\
    );
\t_reg[7]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => inst_n_0,
      D => '1',
      Q => \t_reg[7]_i_2_n_0\
    );
end STRUCTURE;
