# 30-DAYS-of-RTL

Greetings :)

I am Indranil Saha, a keen aspiring VLSI Enthusiast.

Welcome to my "30 DAYS OF RTL" repository. Here you can have view of my self challenge taken to learn, practice and improve "Register Transfer Level" i.e. RTL in Combinational,Sequential,Memories and FSM Verilog Coding and to gain greater insights into Digital System Design and HDL.

# CONTENTS
* [PROGRESS](#PROGRESS)
* [DESIGN TOOLS USED](#DESIGNTOOLSUSED)
* [RESOURCES](#RESOURCES)


# PROGRESS
Please refer to the below Table

|DAY|DESIGN|
|---|---|
|Day 1|3 Bit Comparator Using 1 Bit Comparator|
|Day 2|N Bit Carry Look Ahead Adder|
|Day 3|4 Bit BCD Adder Using Carry Look Ahead Adder|
|Day 4|3X8 Decoder Using 2X4 Decoder|
|DAY 5|4 Bit Adder-Substractor|
|DAY 6|8x3 Priority Encoder without using IF-ELSE & CASEX|
|DAY 7|N-BIT Divider Circuit|
|DAY 8|Detect No. of 1's in a BYTE and display as 4-bit Output using FAs|
|DAY 9|GRAY to BINARY Code Converter using minimum nos. of DEMUX
|DAY 10|4 Bit Multiplier|
|Day 11|8 Bit ALU|
|DAY 12|Bidirectional Buffer|
|DAY 13|4 Bit Serial In Serial Out (SISO) Right Shifter Register|
|Day 14|4 Bit Parallel In Serial Out (PISO) Right Shift Register|
|Day 15|4 Bit Parallel In Parallel Out (PIPO) Left Shift Register|
|Day 16|4 Bit Universal Shift Register|

# DESIGN TOOLS USED

Simulation Tool: MENTOR MODELSIM, SYNOPSYS VCS

Synthesis Tool: SYNOPSYS DESIGN COMPILER, XILINX VIVADO

Lint Tool: SYNOPSYS VC SPYGLASS

# RESOURCES

Digital Electronics & Digital Design - Digital Design by Morris Mano & Michael D. Clietti
Verilog HDL- Verilog HDL, A Guide to Digital Design & Synthesis by Samir Palnitkar
