# wm_control_system

## Summary 
1. Designed an automatic washing machine control system FSM and implemented it in Verilog HDL using Vivado.<br \>
2. Assigned the main stages of the process like Closing the door, filling water, adding detergent, cycle, drain, and spin, which can be implemented as a State Machine.
3. Wrote a simple test bench to observe the working of the machine.
