

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4'
================================================================
* Date:           Thu Dec 18 23:21:43 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.466 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     4098|     4098|  40.980 us|  40.980 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_3_VITIS_LOOP_60_4  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    123|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      0|     72|    -|
|Register         |        -|    -|     54|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|     54|    195|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      270|  240|  82000|  41000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|     ~0|     ~0|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_116_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln58_fu_128_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln60_fu_184_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln63_fu_172_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln58_fu_110_p2      |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln60_fu_134_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln58_1_fu_148_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln58_fu_140_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   6|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 123|          62|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten62_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_x_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_y_load                 |   9|          2|    7|         14|
    |indvar_flatten62_fu_54                  |   9|          2|   13|         26|
    |x_fu_46                                 |   9|          2|    7|         14|
    |y_fu_50                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   56|        112|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten62_fu_54   |  13|   0|   13|          0|
    |u_addr_reg_243           |  12|   0|   12|          0|
    |v_addr_reg_249           |  12|   0|   12|          0|
    |x_fu_46                  |   7|   0|    7|          0|
    |y_fu_50                  |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  54|   0|   54|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|u_address0  |  out|   12|   ap_memory|                                                      u|         array|
|u_ce0       |  out|    1|   ap_memory|                                                      u|         array|
|u_we0       |  out|    1|   ap_memory|                                                      u|         array|
|u_d0        |  out|   16|   ap_memory|                                                      u|         array|
|u_address1  |  out|   12|   ap_memory|                                                      u|         array|
|u_ce1       |  out|    1|   ap_memory|                                                      u|         array|
|u_q1        |   in|   16|   ap_memory|                                                      u|         array|
|v_address0  |  out|   12|   ap_memory|                                                      v|         array|
|v_ce0       |  out|    1|   ap_memory|                                                      v|         array|
|v_we0       |  out|    1|   ap_memory|                                                      v|         array|
|v_d0        |  out|   16|   ap_memory|                                                      v|         array|
|v_address1  |  out|   12|   ap_memory|                                                      v|         array|
|v_ce1       |  out|    1|   ap_memory|                                                      v|         array|
|v_q1        |   in|   16|   ap_memory|                                                      v|         array|
+------------+-----+-----+------------+-------------------------------------------------------+--------------+

