// Seed: 1380124325
module module_0 ();
  id_2(
      .id_0(1), .id_1(1), .id_2(1'b0 - id_3), .id_3(id_3), .id_4(1), .id_5(1), .id_6(id_1), .id_7(1)
  );
endmodule
module module_1 (
    input logic id_0,
    output tri1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wand id_5,
    output supply1 id_6,
    output tri id_7,
    input tri id_8,
    input tri id_9,
    output logic id_10,
    input wire id_11,
    output wire id_12,
    input wand id_13,
    input wand id_14,
    input wand id_15,
    input supply0 id_16,
    input supply1 id_17,
    input wire id_18,
    output wor id_19
);
  initial id_10 = #id_21 id_0;
  wire id_22;
  module_0();
endmodule
