module nco(
    input         clk,
    input         reset,
    input  [15:0] freq_control,  // Frequency control word from loop filter
    output reg    out_clk
);
    reg [31:0] phase_accum;
    
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            phase_accum <= 32'd0;
            out_clk     <= 0;
        end 
        else begin
            phase_accum <= phase_accum + freq_control;
            // When the MSB of the phase accumulator is high, toggle the output clock.
            out_clk <= phase_accum[31];
        end
    end
endmodule
