0.6
2019.2
Nov  6 2019
21:57:16
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2/MIPS_Single_cycle_modified_adder2.sim/sim_1/impl/timing/xsim/testbench_time_impl.v,1678672012,verilog,,,,RAM32M_HD74;RAM32M_HD75;RAM32M_HD76;RAM32M_HD77;RAM32M_HD78;RAM32M_HD79;RAM32M_HD80;RAM32M_HD81;RAM32M_HD82;RAM32M_HD83;RAM32M_HD84;RAM32M_UNIQ_BASE_;RAM64X1S_HD43;RAM64X1S_HD44;RAM64X1S_HD45;RAM64X1S_HD46;RAM64X1S_HD47;RAM64X1S_HD48;RAM64X1S_HD49;RAM64X1S_HD50;RAM64X1S_HD51;RAM64X1S_HD52;RAM64X1S_HD53;RAM64X1S_HD54;RAM64X1S_HD55;RAM64X1S_HD56;RAM64X1S_HD57;RAM64X1S_HD58;RAM64X1S_HD59;RAM64X1S_HD60;RAM64X1S_HD61;RAM64X1S_HD62;RAM64X1S_HD63;RAM64X1S_HD64;RAM64X1S_HD65;RAM64X1S_HD66;RAM64X1S_HD67;RAM64X1S_HD68;RAM64X1S_HD69;RAM64X1S_HD70;RAM64X1S_HD71;RAM64X1S_HD72;RAM64X1S_HD73;RAM64X1S_UNIQ_BASE_;Top;adder;adder_0;alu;clkdiv;datapath;dmd;dmem;flopr;glbl;io;m7seg;mips;regfile,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2/MIPS_Single_cycle_modified_adder2.srcs/sim_1/new/testbench.sv,1678088760,systemVerilog,,,,testbench,,,,,,,,
