/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  reg [5:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_29z ? celloutsig_0_7z : celloutsig_0_10z[2];
  assign celloutsig_0_38z = celloutsig_0_4z[9] ? celloutsig_0_28z : celloutsig_0_7z;
  assign celloutsig_0_2z = in_data[95] ? celloutsig_0_1z[2] : celloutsig_0_0z;
  assign celloutsig_1_17z = ~(celloutsig_1_7z & celloutsig_1_5z[2]);
  assign celloutsig_0_24z = ~(celloutsig_0_21z & celloutsig_0_4z[3]);
  assign celloutsig_0_27z = ~(celloutsig_0_22z & celloutsig_0_4z[10]);
  assign celloutsig_0_29z = ~(celloutsig_0_24z & celloutsig_0_22z);
  assign celloutsig_1_3z = !(celloutsig_1_2z[0] ? in_data[186] : in_data[118]);
  assign celloutsig_0_19z = !(celloutsig_0_4z[15] ? celloutsig_0_16z : celloutsig_0_11z[1]);
  assign celloutsig_0_32z = ~((celloutsig_0_9z[1] | celloutsig_0_8z[1]) & (celloutsig_0_23z[5] | celloutsig_0_30z));
  assign celloutsig_0_33z = ~((celloutsig_0_32z | celloutsig_0_16z) & (celloutsig_0_25z | celloutsig_0_19z));
  assign celloutsig_1_12z = ~((celloutsig_1_7z | celloutsig_1_11z[0]) & (celloutsig_1_4z | celloutsig_1_7z));
  assign celloutsig_1_14z = ~((celloutsig_1_12z | celloutsig_1_8z[3]) & (celloutsig_1_11z[4] | celloutsig_1_4z));
  assign celloutsig_0_21z = ~((celloutsig_0_13z | celloutsig_0_13z) & (celloutsig_0_20z[0] | celloutsig_0_10z[2]));
  assign celloutsig_0_25z = ~((celloutsig_0_1z[5] | celloutsig_0_23z[8]) & (celloutsig_0_3z[1] | celloutsig_0_12z));
  assign celloutsig_0_22z = celloutsig_0_8z[2] | celloutsig_0_4z[10];
  assign celloutsig_0_36z = ~(celloutsig_0_7z ^ celloutsig_0_33z);
  assign celloutsig_0_26z = ~(celloutsig_0_8z[1] ^ celloutsig_0_2z);
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_2z } + { celloutsig_1_5z[4:3], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_1z[6:3] + celloutsig_0_4z[10:7];
  assign celloutsig_0_11z = in_data[16:2] + { in_data[58:53], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_20z = celloutsig_0_10z + celloutsig_0_6z[3:1];
  assign celloutsig_0_1z = in_data[83:76] & in_data[25:18];
  assign celloutsig_0_0z = in_data[86:79] == in_data[41:34];
  assign celloutsig_0_41z = { celloutsig_0_23z[8:0], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_19z } == { celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_16z };
  assign celloutsig_0_47z = { celloutsig_0_4z[13:12], celloutsig_0_6z, celloutsig_0_15z } == { celloutsig_0_1z[5:0], celloutsig_0_38z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_41z };
  assign celloutsig_1_6z = in_data[104:102] == celloutsig_1_1z[3:1];
  assign celloutsig_1_7z = celloutsig_1_2z == { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_11z[0], celloutsig_0_7z, celloutsig_0_2z } == { celloutsig_0_10z[2:1], celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_6z[2], celloutsig_0_10z } == celloutsig_0_6z[4:1];
  assign celloutsig_0_30z = celloutsig_0_4z[10:6] == { celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_19z };
  assign celloutsig_0_17z = { celloutsig_0_6z[6:1], celloutsig_0_2z } > { celloutsig_0_3z[4:2], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[51:37], celloutsig_0_0z, celloutsig_0_2z } <= { in_data[40:33], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_7z = { in_data[73:54], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z } <= { in_data[9:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_10z[1:0], celloutsig_0_0z } <= celloutsig_0_3z[5:3];
  assign celloutsig_1_18z = celloutsig_1_17z & ~(celloutsig_1_6z);
  assign celloutsig_1_4z = { celloutsig_1_2z[2:1], celloutsig_1_3z } != in_data[166:164];
  assign celloutsig_0_28z = { celloutsig_0_23z[8:2], celloutsig_0_10z } != { celloutsig_0_14z[5:3], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_17z };
  assign celloutsig_0_4z = { celloutsig_0_3z[2:1], celloutsig_0_1z, celloutsig_0_3z } << { in_data[41:33], celloutsig_0_1z };
  assign celloutsig_1_5z = in_data[102:98] << in_data[149:145];
  assign celloutsig_0_6z = celloutsig_0_1z[7:1] << { celloutsig_0_3z[4:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_10z = in_data[29:27] << celloutsig_0_4z[9:7];
  assign celloutsig_1_1z = in_data[164:159] >> { in_data[110:108], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = in_data[34:32] <<< { celloutsig_0_8z[1], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_0z } <<< celloutsig_0_11z[12:2];
  assign celloutsig_0_3z = celloutsig_0_1z[7:1] >>> in_data[79:73];
  assign celloutsig_0_46z = { celloutsig_0_44z[4:3], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_41z } >>> { celloutsig_0_4z[2], celloutsig_0_2z, celloutsig_0_41z, celloutsig_0_5z, celloutsig_0_37z, celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[144:142] >>> in_data[165:163];
  assign celloutsig_1_11z = { celloutsig_1_8z[2:0], celloutsig_1_3z, celloutsig_1_4z } >>> celloutsig_1_5z;
  assign celloutsig_0_23z = in_data[94:85] ~^ { celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_1_0z = ~((in_data[137] & in_data[148]) | in_data[118]);
  assign celloutsig_0_16z = ~((celloutsig_0_11z[8] & celloutsig_0_14z[4]) | celloutsig_0_12z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_44z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_44z = { celloutsig_0_10z[0], celloutsig_0_26z, celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_0z };
  assign { out_data[101:98], out_data[96] } = { celloutsig_1_5z[3:0], celloutsig_1_4z } ~^ { celloutsig_1_11z[4:1], celloutsig_1_14z };
  assign { out_data[128], out_data[97], out_data[38:32], out_data[0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_46z, celloutsig_0_47z };
endmodule
