time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
12,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
12,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
14,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
14,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
16,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
16,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
18,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
18,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
19,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
19,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
20,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']","[None, None]"
20,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
21,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]","[None, None]"
21,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
22,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']","[None, None]"
22,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
23,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]","[None, None]"
23,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
24,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']","[None, None]"
24,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
25,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]","[None, None]"
25,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
26,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, '2']","[None, None]"
26,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"[None, '2']","['1', None]"
27,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,['2'],[],"[None, None]","['1', None]"
27,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
29,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
29,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
31,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],[],"[None, None]","['1', None]"
31,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
33,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
33,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
34,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],[],"[None, None]","['1', None]"
34,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
35,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]","['1', None]"
35,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
36,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
36,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '3']","['1', None]"
37,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['2', None]","['1', None]"
37,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
38,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
38,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '3']","['1', None]"
39,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],[],"[None, '3']","['1', None]"
39,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '3']",[],"[None, None]","['1', None]"
39,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['3'],[],"['2', None]","['1', None]"
39,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
41,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
41,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '3']",[],"[None, None]","['1', None]"
41,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['3'],[],"['2', None]","['1', None]"
41,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
43,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
43,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['2', '3']",[],"[None, None]","['1', None]"
43,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['3'],[],"['2', None]","['1', None]"
43,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
45,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
45,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '3']",[],"[None, None]","['1', None]"
45,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['3'],[],"['2', None]","['1', None]"
45,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
46,4 added to ready queue,enqueue,4,,['4'],[],"['2', '3']","['1', None]"
46,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['4', '2']",[],"[None, '3']","['1', None]"
46,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['4', '2']",['3'],"[None, None]","['1', None]"
46,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],['3'],"['4', None]","['1', None]"
46,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['3'],"['4', '2']","['1', None]"
46,3 dispatched to IO1,dispatch_io,3,IO1,[],[],"['4', '2']","['1', '3']"
47,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],[],"['4', '2']","[None, '3']"
48,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '4']",[],"[None, '2']","[None, '3']"
48,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '4', '2']",[],"[None, None]","[None, '3']"
48,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '2']",[],"['1', None]","[None, '3']"
48,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],[],"['1', '4']","[None, '3']"
50,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, '4']","[None, '3']"
50,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '1', '4']",[],"[None, None]","[None, '3']"
50,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '4']",[],"['2', None]","[None, '3']"
50,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],[],"['2', '1']","[None, '3']"
52,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '2']",[],"[None, '1']","[None, '3']"
52,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['4', '2', '1']",[],"[None, None]","[None, '3']"
52,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '1']",[],"['4', None]","[None, '3']"
52,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['1'],[],"['4', '2']","[None, '3']"
54,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '4']",[],"[None, '2']","[None, '3']"
54,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['1', '4', '2']",[],"[None, None]","[None, '3']"
54,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '2']",[],"['1', None]","[None, '3']"
54,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],[],"['1', '4']","[None, '3']"
55,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['2', '1']",[],"[None, '4']","[None, '3']"
55,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['2', '1', '4']",[],"[None, None]","[None, '3']"
55,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '4']",[],"['2', None]","[None, '3']"
55,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],[],"['2', '1']","[None, '3']"
57,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['4', '2']",[],"[None, '1']","[None, '3']"
57,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['4', '2', '1']",[],"[None, None]","[None, '3']"
57,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '1']",[],"['4', None]","[None, '3']"
57,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['1'],[],"['4', '2']","[None, '3']"
58,2 finished all bursts,finished,2,CPU1,['1'],[],"['4', None]","[None, '3']"
58,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['4', '1']","[None, '3']"
59,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '1']","[None, '3']"
59,1 finished CPU → wait queue,cpu_to_io,1,CPU1,['4'],['1'],"[None, None]","[None, '3']"
59,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['1'],"['4', None]","[None, '3']"
59,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['4', None]","['1', '3']"
61,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, None]","['1', '3']"
61,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],[],"['4', None]","['1', '3']"
63,5 added to ready queue,enqueue,5,,['5'],[],"['4', None]","['1', '3']"
63,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['5', '4']",[],"[None, None]","['1', '3']"
63,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['4'],[],"['5', None]","['1', '3']"
63,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['5', '4']","['1', '3']"
65,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],[],"[None, '4']","['1', '3']"
65,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '4']",[],"[None, None]","['1', '3']"
65,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['4'],[],"['5', None]","['1', '3']"
65,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['5', '4']","['1', '3']"
67,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],[],"[None, '4']","['1', '3']"
67,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '4']",[],"[None, None]","['1', '3']"
67,3 finished I/O → ready queue,io_to_ready,3,IO1,"['5', '4', '3']",[],"[None, None]","['1', None]"
67,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '3']",[],"['5', None]","['1', None]"
67,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['3'],[],"['5', '4']","['1', None]"
69,6 added to ready queue,enqueue,6,,"['3', '6']",[],"['5', '4']","['1', None]"
69,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '6', '5']",[],"[None, '4']","['1', None]"
69,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '6', '5', '4']",[],"[None, None]","['1', None]"
69,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '5', '4']",[],"['3', None]","['1', None]"
69,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '4']",[],"['3', '6']","['1', None]"
71,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '4', '3']",[],"[None, '6']","['1', None]"
71,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '4', '3', '6']",[],"[None, None]","['1', None]"
71,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '3', '6']",[],"['5', None]","['1', None]"
71,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '6']",[],"['5', '4']","['1', None]"
73,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['3', '6']",['5'],"[None, '4']","['1', None]"
73,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '6', '4']",['5'],"[None, None]","['1', None]"
73,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '4']",['5'],"['3', None]","['1', None]"
73,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['4'],['5'],"['3', '6']","['1', None]"
73,5 dispatched to IO1,dispatch_io,5,IO1,['4'],[],"['3', '6']","['1', '5']"
75,7 added to ready queue,enqueue,7,,"['4', '7']",[],"['3', '6']","['1', '5']"
75,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '7', '3']",[],"[None, '6']","['1', '5']"
75,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '7', '3', '6']",[],"[None, None]","['1', '5']"
75,5 finished I/O → ready queue,io_to_ready,5,IO1,"['4', '7', '3', '6', '5']",[],"[None, None]","['1', None]"
75,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '3', '6', '5']",[],"['4', None]","['1', None]"
75,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '6', '5']",[],"['4', '7']","['1', None]"
77,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '6', '5', '4']",[],"[None, '7']","['1', None]"
77,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '6', '5', '4', '7']",[],"[None, None]","['1', None]"
77,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '5', '4', '7']",[],"['3', None]","['1', None]"
77,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '4', '7']",[],"['3', '6']","['1', None]"
79,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '4', '7', '3']",[],"[None, '6']","['1', None]"
79,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '4', '7', '3', '6']",[],"[None, None]","['1', None]"
79,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '7', '3', '6']",[],"['5', None]","['1', None]"
79,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '3', '6']",[],"['5', '4']","['1', None]"
80,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['7', '3', '6', '4']",[],"['5', None]","['1', None]"
80,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '6', '4']",[],"['5', '7']","['1', None]"
81,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['3', '6', '4']",['5'],"[None, '7']","['1', None]"
81,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['3', '6', '4']","['5', '7']","[None, None]","['1', None]"
81,1 finished I/O → ready queue,io_to_ready,1,IO0,"['3', '6', '4', '1']","['5', '7']","[None, None]","[None, None]"
81,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '4', '1']","['5', '7']","['3', None]","[None, None]"
81,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '1']","['5', '7']","['3', '6']","[None, None]"
81,5 dispatched to IO0,dispatch_io,5,IO0,"['4', '1']",['7'],"['3', '6']","['5', None]"
81,7 dispatched to IO1,dispatch_io,7,IO1,"['4', '1']",[],"['3', '6']","['5', '7']"
83,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '1', '3']",[],"[None, '6']","['5', '7']"
83,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['4', '1', '3', '6']",[],"[None, None]","['5', '7']"
83,5 finished I/O → ready queue,io_to_ready,5,IO0,"['4', '1', '3', '6', '5']",[],"[None, None]","[None, '7']"
83,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '3', '6', '5']",[],"['4', None]","[None, '7']"
83,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['3', '6', '5']",[],"['4', '1']","[None, '7']"
84,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['3', '6', '5']",['1'],"['4', None]","[None, '7']"
84,7 finished I/O → ready queue,io_to_ready,7,IO1,"['3', '6', '5', '7']",['1'],"['4', None]","[None, None]"
84,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['6', '5', '7']",['1'],"['4', '3']","[None, None]"
84,1 dispatched to IO0,dispatch_io,1,IO0,"['6', '5', '7']",[],"['4', '3']","['1', None]"
85,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '5', '7', '4']",[],"[None, '3']","['1', None]"
85,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '7', '4']",[],"['6', '3']","['1', None]"
86,8 added to ready queue,enqueue,8,,"['5', '7', '4', '8']",[],"['6', '3']","['1', None]"
86,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '7', '4', '8', '3']",[],"['6', None]","['1', None]"
86,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '4', '8', '3']",[],"['6', '5']","['1', None]"
87,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '4', '8', '3', '6']",[],"[None, '5']","['1', None]"
87,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '8', '3', '6']",[],"['7', '5']","['1', None]"
88,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '8', '3', '6', '5']",[],"['7', None]","['1', None]"
88,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '3', '6', '5']",[],"['7', '4']","['1', None]"
89,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['8', '3', '6', '5', '7']",[],"[None, '4']","['1', None]"
89,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '6', '5', '7']",[],"['8', '4']","['1', None]"
90,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '6', '5', '7', '4']",[],"['8', None]","['1', None]"
90,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['6', '5', '7', '4']",[],"['8', '3']","['1', None]"
91,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '5', '7', '4', '8']",[],"[None, '3']","['1', None]"
91,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '7', '4', '8']",[],"['6', '3']","['1', None]"
92,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '7', '4', '8', '3']",[],"['6', None]","['1', None]"
92,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '4', '8', '3']",[],"['6', '5']","['1', None]"
93,9 added to ready queue,enqueue,9,,"['7', '4', '8', '3', '9']",[],"['6', '5']","['1', None]"
93,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '4', '8', '3', '9', '6']",[],"[None, '5']","['1', None]"
93,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['7', '4', '8', '3', '9', '6']",['5'],"[None, None]","['1', None]"
93,1 finished I/O → ready queue,io_to_ready,1,IO0,"['7', '4', '8', '3', '9', '6', '1']",['5'],"[None, None]","[None, None]"
93,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '8', '3', '9', '6', '1']",['5'],"['7', None]","[None, None]"
93,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '3', '9', '6', '1']",['5'],"['7', '4']","[None, None]"
93,5 dispatched to IO0,dispatch_io,5,IO0,"['8', '3', '9', '6', '1']",[],"['7', '4']","['5', None]"
95,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['8', '3', '9', '6', '1', '7']",[],"[None, '4']","['5', None]"
95,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['8', '3', '9', '6', '1', '7', '4']",[],"[None, None]","['5', None]"
95,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '9', '6', '1', '7', '4']",[],"['8', None]","['5', None]"
95,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '6', '1', '7', '4']",[],"['8', '3']","['5', None]"
97,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '6', '1', '7', '4', '8']",[],"[None, '3']","['5', None]"
97,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '6', '1', '7', '4', '8', '3']",[],"[None, None]","['5', None]"
97,5 finished I/O → ready queue,io_to_ready,5,IO0,"['9', '6', '1', '7', '4', '8', '3', '5']",[],"[None, None]","[None, None]"
97,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '1', '7', '4', '8', '3', '5']",[],"['9', None]","[None, None]"
97,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '7', '4', '8', '3', '5']",[],"['9', '6']","[None, None]"
98,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['1', '7', '4', '8', '3', '5']",['6'],"['9', None]","[None, None]"
98,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '4', '8', '3', '5']",['6'],"['9', '1']","[None, None]"
98,6 dispatched to IO0,dispatch_io,6,IO0,"['7', '4', '8', '3', '5']",[],"['9', '1']","['6', None]"
99,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '4', '8', '3', '5', '9']",[],"[None, '1']","['6', None]"
99,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '8', '3', '5', '9']",[],"['7', '1']","['6', None]"
100,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['4', '8', '3', '5', '9', '1']",[],"['7', None]","['6', None]"
100,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '3', '5', '9', '1']",[],"['7', '4']","['6', None]"
101,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['8', '3', '5', '9', '1', '7']",[],"[None, '4']","['6', None]"
101,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '5', '9', '1', '7']",[],"['8', '4']","['6', None]"
102,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '5', '9', '1', '7', '4']",[],"['8', None]","['6', None]"
102,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '9', '1', '7', '4']",[],"['8', '3']","['6', None]"
103,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '9', '1', '7', '4', '8']",[],"[None, '3']","['6', None]"
103,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '1', '7', '4', '8']",[],"['5', '3']","['6', None]"
104,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['9', '1', '7', '4', '8', '3']",[],"['5', None]","['6', None]"
104,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '7', '4', '8', '3']",[],"['5', '9']","['6', None]"
105,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '7', '4', '8', '3', '5']",[],"[None, '9']","['6', None]"
105,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['1', '7', '4', '8', '3', '5', '9']",[],"[None, None]","['6', None]"
105,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '4', '8', '3', '5', '9']",[],"['1', None]","['6', None]"
105,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['4', '8', '3', '5', '9']",[],"['1', '7']","['6', None]"
106,10 added to ready queue,enqueue,10,,"['4', '8', '3', '5', '9', '10']",[],"['1', '7']","['6', None]"
107,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '8', '3', '5', '9', '10', '1']",[],"[None, '7']","['6', None]"
107,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['4', '8', '3', '5', '9', '10', '1']",['7'],"[None, None]","['6', None]"
107,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '3', '5', '9', '10', '1']",['7'],"['4', None]","['6', None]"
107,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '5', '9', '10', '1']",['7'],"['4', '8']","['6', None]"
107,7 dispatched to IO1,dispatch_io,7,IO1,"['3', '5', '9', '10', '1']",[],"['4', '8']","['6', '7']"
109,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '5', '9', '10', '1', '4']",[],"[None, '8']","['6', '7']"
109,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['3', '5', '9', '10', '1', '4']",['8'],"[None, None]","['6', '7']"
109,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '9', '10', '1', '4']",['8'],"['3', None]","['6', '7']"
109,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '10', '1', '4']",['8'],"['3', '5']","['6', '7']"
110,7 finished I/O → ready queue,io_to_ready,7,IO1,"['9', '10', '1', '4', '7']",['8'],"['3', '5']","['6', None]"
110,8 dispatched to IO1,dispatch_io,8,IO1,"['9', '10', '1', '4', '7']",[],"['3', '5']","['6', '8']"
111,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '10', '1', '4', '7', '3']",[],"[None, '5']","['6', '8']"
111,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '10', '1', '4', '7', '3', '5']",[],"[None, None]","['6', '8']"
111,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '1', '4', '7', '3', '5']",[],"['9', None]","['6', '8']"
111,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '4', '7', '3', '5']",[],"['9', '10']","['6', '8']"
113,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['1', '4', '7', '3', '5', '9']",[],"[None, '10']","['6', '8']"
113,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['1', '4', '7', '3', '5', '9', '10']",[],"[None, None]","['6', '8']"
113,6 finished I/O → ready queue,io_to_ready,6,IO0,"['1', '4', '7', '3', '5', '9', '10', '6']",[],"[None, None]","[None, '8']"
113,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '7', '3', '5', '9', '10', '6']",[],"['1', None]","[None, '8']"
113,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '3', '5', '9', '10', '6']",[],"['1', '4']","[None, '8']"
115,11 added to ready queue,enqueue,11,,"['7', '3', '5', '9', '10', '6', '11']",[],"['1', '4']","[None, '8']"
115,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['7', '3', '5', '9', '10', '6', '11', '1']",[],"[None, '4']","[None, '8']"
115,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['7', '3', '5', '9', '10', '6', '11', '1']",['4'],"[None, None]","[None, '8']"
115,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['3', '5', '9', '10', '6', '11', '1']",['4'],"['7', None]","[None, '8']"
115,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '9', '10', '6', '11', '1']",['4'],"['7', '3']","[None, '8']"
115,4 dispatched to IO0,dispatch_io,4,IO0,"['5', '9', '10', '6', '11', '1']",[],"['7', '3']","['4', '8']"
117,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '9', '10', '6', '11', '1', '7']",[],"[None, '3']","['4', '8']"
117,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '9', '10', '6', '11', '1', '7', '3']",[],"[None, None]","['4', '8']"
117,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '10', '6', '11', '1', '7', '3']",[],"['5', None]","['4', '8']"
117,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '6', '11', '1', '7', '3']",[],"['5', '9']","['4', '8']"
118,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['10', '6', '11', '1', '7', '3', '5']",[],"[None, '9']","['4', '8']"
118,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '11', '1', '7', '3', '5']",[],"['10', '9']","['4', '8']"
119,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '11', '1', '7', '3', '5', '9']",[],"['10', None]","['4', '8']"
119,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['11', '1', '7', '3', '5', '9']",[],"['10', '6']","['4', '8']"
120,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['11', '1', '7', '3', '5', '9', '10']",[],"[None, '6']","['4', '8']"
120,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['1', '7', '3', '5', '9', '10']",[],"['11', '6']","['4', '8']"
121,12 added to ready queue,enqueue,12,,"['1', '7', '3', '5', '9', '10', '12']",[],"['11', '6']","['4', '8']"
121,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '7', '3', '5', '9', '10', '12', '6']",[],"['11', None]","['4', '8']"
121,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '3', '5', '9', '10', '12', '6']",[],"['11', '1']","['4', '8']"
122,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['7', '3', '5', '9', '10', '12', '6', '11']",[],"[None, '1']","['4', '8']"
122,8 finished I/O → ready queue,io_to_ready,8,IO1,"['7', '3', '5', '9', '10', '12', '6', '11', '8']",[],"[None, '1']","['4', None]"
122,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['3', '5', '9', '10', '12', '6', '11', '8']",[],"['7', '1']","['4', None]"
123,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '5', '9', '10', '12', '6', '11', '8', '1']",[],"['7', None]","['4', None]"
123,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '9', '10', '12', '6', '11', '8', '1']",[],"['7', '3']","['4', None]"
124,7 finished all bursts,finished,7,CPU0,"['5', '9', '10', '12', '6', '11', '8', '1']",[],"[None, '3']","['4', None]"
124,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '10', '12', '6', '11', '8', '1']",[],"['5', '3']","['4', None]"
125,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '10', '12', '6', '11', '8', '1', '3']",[],"['5', None]","['4', None]"
125,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '12', '6', '11', '8', '1', '3']",[],"['5', '9']","['4', None]"
126,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['10', '12', '6', '11', '8', '1', '3', '5']",[],"[None, '9']","['4', None]"
126,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '6', '11', '8', '1', '3', '5']",[],"['10', '9']","['4', None]"
127,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['12', '6', '11', '8', '1', '3', '5', '9']",[],"['10', None]","['4', None]"
127,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['6', '11', '8', '1', '3', '5', '9']",[],"['10', '12']","['4', None]"
128,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['6', '11', '8', '1', '3', '5', '9', '10']",[],"[None, '12']","['4', None]"
128,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '8', '1', '3', '5', '9', '10']",[],"['6', '12']","['4', None]"
129,13 added to ready queue,enqueue,13,,"['11', '8', '1', '3', '5', '9', '10', '13']",[],"['6', '12']","['4', None]"
129,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '8', '1', '3', '5', '9', '10', '13', '12']",[],"['6', None]","['4', None]"
129,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['8', '1', '3', '5', '9', '10', '13', '12']",[],"['6', '11']","['4', None]"
130,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '1', '3', '5', '9', '10', '13', '12', '6']",[],"[None, '11']","['4', None]"
130,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '3', '5', '9', '10', '13', '12', '6']",[],"['8', '11']","['4', None]"
131,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['1', '3', '5', '9', '10', '13', '12', '6', '11']",[],"['8', None]","['4', None]"
131,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['3', '5', '9', '10', '13', '12', '6', '11']",[],"['8', '1']","['4', None]"
132,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '5', '9', '10', '13', '12', '6', '11', '8']",[],"[None, '1']","['4', None]"
132,4 finished I/O → ready queue,io_to_ready,4,IO0,"['3', '5', '9', '10', '13', '12', '6', '11', '8', '4']",[],"[None, '1']","[None, None]"
132,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '9', '10', '13', '12', '6', '11', '8', '4']",[],"['3', '1']","[None, None]"
133,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['5', '9', '10', '13', '12', '6', '11', '8', '4']",['3'],"[None, '1']","[None, None]"
133,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['5', '9', '10', '13', '12', '6', '11', '8', '4', '1']",['3'],"[None, None]","[None, None]"
133,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '10', '13', '12', '6', '11', '8', '4', '1']",['3'],"['5', None]","[None, None]"
133,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '13', '12', '6', '11', '8', '4', '1']",['3'],"['5', '9']","[None, None]"
133,3 dispatched to IO0,dispatch_io,3,IO0,"['10', '13', '12', '6', '11', '8', '4', '1']",[],"['5', '9']","['3', None]"
135,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['10', '13', '12', '6', '11', '8', '4', '1']",['5'],"[None, '9']","['3', None]"
135,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '13', '12', '6', '11', '8', '4', '1', '9']",['5'],"[None, None]","['3', None]"
135,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '12', '6', '11', '8', '4', '1', '9']",['5'],"['10', None]","['3', None]"
135,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '6', '11', '8', '4', '1', '9']",['5'],"['10', '13']","['3', None]"
135,5 dispatched to IO1,dispatch_io,5,IO1,"['12', '6', '11', '8', '4', '1', '9']",[],"['10', '13']","['3', '5']"
137,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['12', '6', '11', '8', '4', '1', '9', '10']",[],"[None, '13']","['3', '5']"
137,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '6', '11', '8', '4', '1', '9', '10', '13']",[],"[None, None]","['3', '5']"
137,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '11', '8', '4', '1', '9', '10', '13']",[],"['12', None]","['3', '5']"
137,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['11', '8', '4', '1', '9', '10', '13']",[],"['12', '6']","['3', '5']"
138,5 finished I/O → ready queue,io_to_ready,5,IO1,"['11', '8', '4', '1', '9', '10', '13', '5']",[],"['12', '6']","['3', None]"
139,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['11', '8', '4', '1', '9', '10', '13', '5', '12']",[],"[None, '6']","['3', None]"
139,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['11', '8', '4', '1', '9', '10', '13', '5', '12']",['6'],"[None, None]","['3', None]"
139,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '4', '1', '9', '10', '13', '5', '12']",['6'],"['11', None]","['3', None]"
139,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '1', '9', '10', '13', '5', '12']",['6'],"['11', '8']","['3', None]"
139,6 dispatched to IO1,dispatch_io,6,IO1,"['4', '1', '9', '10', '13', '5', '12']",[],"['11', '8']","['3', '6']"
141,14 added to ready queue,enqueue,14,,"['4', '1', '9', '10', '13', '5', '12', '14']",[],"['11', '8']","['3', '6']"
141,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['4', '1', '9', '10', '13', '5', '12', '14', '11']",[],"[None, '8']","['3', '6']"
141,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '1', '9', '10', '13', '5', '12', '14', '11', '8']",[],"[None, None]","['3', '6']"
141,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '9', '10', '13', '5', '12', '14', '11', '8']",[],"['4', None]","['3', '6']"
141,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['9', '10', '13', '5', '12', '14', '11', '8']",[],"['4', '1']","['3', '6']"
143,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '10', '13', '5', '12', '14', '11', '8', '4']",[],"[None, '1']","['3', '6']"
143,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '10', '13', '5', '12', '14', '11', '8', '4', '1']",[],"[None, None]","['3', '6']"
143,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '13', '5', '12', '14', '11', '8', '4', '1']",[],"['9', None]","['3', '6']"
143,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '5', '12', '14', '11', '8', '4', '1']",[],"['9', '10']","['3', '6']"
145,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['13', '5', '12', '14', '11', '8', '4', '1', '9']",[],"[None, '10']","['3', '6']"
145,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['13', '5', '12', '14', '11', '8', '4', '1', '9', '10']",[],"[None, None]","['3', '6']"
145,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '12', '14', '11', '8', '4', '1', '9', '10']",[],"['13', None]","['3', '6']"
145,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['12', '14', '11', '8', '4', '1', '9', '10']",[],"['13', '5']","['3', '6']"
147,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '14', '11', '8', '4', '1', '9', '10', '13']",[],"[None, '5']","['3', '6']"
147,5 finished all bursts,finished,5,CPU1,"['12', '14', '11', '8', '4', '1', '9', '10', '13']",[],"[None, None]","['3', '6']"
147,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '11', '8', '4', '1', '9', '10', '13']",[],"['12', None]","['3', '6']"
147,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '8', '4', '1', '9', '10', '13']",[],"['12', '14']","['3', '6']"
149,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '8', '4', '1', '9', '10', '13', '12']",[],"[None, '14']","['3', '6']"
149,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '8', '4', '1', '9', '10', '13', '12', '14']",[],"[None, None]","['3', '6']"
149,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '4', '1', '9', '10', '13', '12', '14']",[],"['11', None]","['3', '6']"
149,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '1', '9', '10', '13', '12', '14']",[],"['11', '8']","['3', '6']"
150,15 added to ready queue,enqueue,15,,"['4', '1', '9', '10', '13', '12', '14', '15']",[],"['11', '8']","['3', '6']"
151,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['4', '1', '9', '10', '13', '12', '14', '15']",['11'],"[None, '8']","['3', '6']"
151,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '1', '9', '10', '13', '12', '14', '15', '8']",['11'],"[None, None]","['3', '6']"
151,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '9', '10', '13', '12', '14', '15', '8']",['11'],"['4', None]","['3', '6']"
151,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['9', '10', '13', '12', '14', '15', '8']",['11'],"['4', '1']","['3', '6']"
153,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '10', '13', '12', '14', '15', '8', '4']",['11'],"[None, '1']","['3', '6']"
153,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '10', '13', '12', '14', '15', '8', '4', '1']",['11'],"[None, None]","['3', '6']"
153,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '13', '12', '14', '15', '8', '4', '1']",['11'],"['9', None]","['3', '6']"
153,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '12', '14', '15', '8', '4', '1']",['11'],"['9', '10']","['3', '6']"
154,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['13', '12', '14', '15', '8', '4', '1', '9']",['11'],"[None, '10']","['3', '6']"
154,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['12', '14', '15', '8', '4', '1', '9']",['11'],"['13', '10']","['3', '6']"
155,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['12', '14', '15', '8', '4', '1', '9', '10']",['11'],"['13', None]","['3', '6']"
155,3 finished I/O → ready queue,io_to_ready,3,IO0,"['12', '14', '15', '8', '4', '1', '9', '10', '3']",['11'],"['13', None]","[None, '6']"
155,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '15', '8', '4', '1', '9', '10', '3']",['11'],"['13', '12']","[None, '6']"
155,11 dispatched to IO0,dispatch_io,11,IO0,"['14', '15', '8', '4', '1', '9', '10', '3']",[],"['13', '12']","['11', '6']"
156,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '15', '8', '4', '1', '9', '10', '3', '13']",[],"[None, '12']","['11', '6']"
156,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '8', '4', '1', '9', '10', '3', '13']",[],"['14', '12']","['11', '6']"
157,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['15', '8', '4', '1', '9', '10', '3', '13']",['12'],"['14', None]","['11', '6']"
157,6 finished I/O → ready queue,io_to_ready,6,IO1,"['15', '8', '4', '1', '9', '10', '3', '13', '6']",['12'],"['14', None]","['11', None]"
157,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['8', '4', '1', '9', '10', '3', '13', '6']",['12'],"['14', '15']","['11', None]"
157,12 dispatched to IO1,dispatch_io,12,IO1,"['8', '4', '1', '9', '10', '3', '13', '6']",[],"['14', '15']","['11', '12']"
158,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['8', '4', '1', '9', '10', '3', '13', '6', '14']",[],"[None, '15']","['11', '12']"
158,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '1', '9', '10', '3', '13', '6', '14']",[],"['8', '15']","['11', '12']"
159,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['4', '1', '9', '10', '3', '13', '6', '14', '15']",[],"['8', None]","['11', '12']"
159,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '9', '10', '3', '13', '6', '14', '15']",[],"['8', '4']","['11', '12']"
160,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '9', '10', '3', '13', '6', '14', '15', '8']",[],"[None, '4']","['11', '12']"
160,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '10', '3', '13', '6', '14', '15', '8']",[],"['1', '4']","['11', '12']"
161,16 added to ready queue,enqueue,16,,"['9', '10', '3', '13', '6', '14', '15', '8', '16']",[],"['1', '4']","['11', '12']"
161,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '10', '3', '13', '6', '14', '15', '8', '16', '4']",[],"['1', None]","['11', '12']"
161,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '3', '13', '6', '14', '15', '8', '16', '4']",[],"['1', '9']","['11', '12']"
162,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '3', '13', '6', '14', '15', '8', '16', '4', '1']",[],"[None, '9']","['11', '12']"
162,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '13', '6', '14', '15', '8', '16', '4', '1']",[],"['10', '9']","['11', '12']"
163,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '13', '6', '14', '15', '8', '16', '4', '1', '9']",[],"['10', None]","['11', '12']"
163,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['13', '6', '14', '15', '8', '16', '4', '1', '9']",[],"['10', '3']","['11', '12']"
164,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['13', '6', '14', '15', '8', '16', '4', '1', '9', '10']",[],"[None, '3']","['11', '12']"
164,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '14', '15', '8', '16', '4', '1', '9', '10']",[],"['13', '3']","['11', '12']"
165,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '14', '15', '8', '16', '4', '1', '9', '10', '3']",[],"['13', None]","['11', '12']"
165,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '15', '8', '16', '4', '1', '9', '10', '3']",[],"['13', '6']","['11', '12']"
166,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '15', '8', '16', '4', '1', '9', '10', '3', '13']",[],"[None, '6']","['11', '12']"
166,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '8', '16', '4', '1', '9', '10', '3', '13']",[],"['14', '6']","['11', '12']"
167,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['15', '8', '16', '4', '1', '9', '10', '3', '13', '6']",[],"['14', None]","['11', '12']"
167,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['8', '16', '4', '1', '9', '10', '3', '13', '6']",[],"['14', '15']","['11', '12']"
168,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['8', '16', '4', '1', '9', '10', '3', '13', '6', '14']",[],"[None, '15']","['11', '12']"
168,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '4', '1', '9', '10', '3', '13', '6', '14']",[],"['8', '15']","['11', '12']"
169,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['16', '4', '1', '9', '10', '3', '13', '6', '14', '8']",[],"[None, '15']","['11', '12']"
169,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '4', '1', '9', '10', '3', '13', '6', '14', '8', '15']",[],"[None, None]","['11', '12']"
169,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['4', '1', '9', '10', '3', '13', '6', '14', '8', '15']",[],"['16', None]","['11', '12']"
169,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '9', '10', '3', '13', '6', '14', '8', '15']",[],"['16', '4']","['11', '12']"
171,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['1', '9', '10', '3', '13', '6', '14', '8', '15', '16']",[],"[None, '4']","['11', '12']"
171,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '9', '10', '3', '13', '6', '14', '8', '15', '16', '4']",[],"[None, None]","['11', '12']"
171,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '10', '3', '13', '6', '14', '8', '15', '16', '4']",[],"['1', None]","['11', '12']"
171,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '3', '13', '6', '14', '8', '15', '16', '4']",[],"['1', '9']","['11', '12']"
172,11 finished I/O → ready queue,io_to_ready,11,IO0,"['10', '3', '13', '6', '14', '8', '15', '16', '4', '11']",[],"['1', '9']","[None, '12']"
173,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '3', '13', '6', '14', '8', '15', '16', '4', '11', '1']",[],"[None, '9']","[None, '12']"
173,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '3', '13', '6', '14', '8', '15', '16', '4', '11', '1', '9']",[],"[None, None]","[None, '12']"
173,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '13', '6', '14', '8', '15', '16', '4', '11', '1', '9']",[],"['10', None]","[None, '12']"
173,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['13', '6', '14', '8', '15', '16', '4', '11', '1', '9']",[],"['10', '3']","[None, '12']"
175,17 added to ready queue,enqueue,17,,"['13', '6', '14', '8', '15', '16', '4', '11', '1', '9', '17']",[],"['10', '3']","[None, '12']"
175,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['13', '6', '14', '8', '15', '16', '4', '11', '1', '9', '17', '10']",[],"[None, '3']","[None, '12']"
175,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['13', '6', '14', '8', '15', '16', '4', '11', '1', '9', '17', '10', '3']",[],"[None, None]","[None, '12']"
175,12 finished I/O → ready queue,io_to_ready,12,IO1,"['13', '6', '14', '8', '15', '16', '4', '11', '1', '9', '17', '10', '3', '12']",[],"[None, None]","[None, None]"
175,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '14', '8', '15', '16', '4', '11', '1', '9', '17', '10', '3', '12']",[],"['13', None]","[None, None]"
175,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '8', '15', '16', '4', '11', '1', '9', '17', '10', '3', '12']",[],"['13', '6']","[None, None]"
176,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['14', '8', '15', '16', '4', '11', '1', '9', '17', '10', '3', '12']",['13'],"[None, '6']","[None, None]"
176,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '15', '16', '4', '11', '1', '9', '17', '10', '3', '12']",['13'],"['14', '6']","[None, None]"
176,13 dispatched to IO0,dispatch_io,13,IO0,"['8', '15', '16', '4', '11', '1', '9', '17', '10', '3', '12']",[],"['14', '6']","['13', None]"
177,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '15', '16', '4', '11', '1', '9', '17', '10', '3', '12', '6']",[],"['14', None]","['13', None]"
177,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['15', '16', '4', '11', '1', '9', '17', '10', '3', '12', '6']",[],"['14', '8']","['13', None]"
178,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['15', '16', '4', '11', '1', '9', '17', '10', '3', '12', '6', '14']",[],"[None, '8']","['13', None]"
178,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '4', '11', '1', '9', '17', '10', '3', '12', '6', '14']",[],"['15', '8']","['13', None]"
179,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['16', '4', '11', '1', '9', '17', '10', '3', '12', '6', '14', '8']",[],"['15', None]","['13', None]"
179,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['4', '11', '1', '9', '17', '10', '3', '12', '6', '14', '8']",[],"['15', '16']","['13', None]"
180,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['4', '11', '1', '9', '17', '10', '3', '12', '6', '14', '8', '15']",[],"[None, '16']","['13', None]"
180,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['11', '1', '9', '17', '10', '3', '12', '6', '14', '8', '15']",[],"['4', '16']","['13', None]"
181,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['11', '1', '9', '17', '10', '3', '12', '6', '14', '8', '15', '4']",[],"[None, '16']","['13', None]"
181,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['11', '1', '9', '17', '10', '3', '12', '6', '14', '8', '15', '4', '16']",[],"[None, None]","['13', None]"
181,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['1', '9', '17', '10', '3', '12', '6', '14', '8', '15', '4', '16']",[],"['11', None]","['13', None]"
181,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['9', '17', '10', '3', '12', '6', '14', '8', '15', '4', '16']",[],"['11', '1']","['13', None]"
182,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['9', '17', '10', '3', '12', '6', '14', '8', '15', '4', '16', '1']",[],"['11', None]","['13', None]"
182,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '10', '3', '12', '6', '14', '8', '15', '4', '16', '1']",[],"['11', '9']","['13', None]"
183,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '10', '3', '12', '6', '14', '8', '15', '4', '16', '1', '11']",[],"[None, '9']","['13', None]"
183,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['10', '3', '12', '6', '14', '8', '15', '4', '16', '1', '11']",[],"['17', '9']","['13', None]"
184,18 added to ready queue,enqueue,18,,"['10', '3', '12', '6', '14', '8', '15', '4', '16', '1', '11', '18']",[],"['17', '9']","['13', None]"
184,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '3', '12', '6', '14', '8', '15', '4', '16', '1', '11', '18', '9']",[],"['17', None]","['13', None]"
184,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['3', '12', '6', '14', '8', '15', '4', '16', '1', '11', '18', '9']",[],"['17', '10']","['13', None]"
185,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['3', '12', '6', '14', '8', '15', '4', '16', '1', '11', '18', '9', '17']",[],"[None, '10']","['13', None]"
185,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['12', '6', '14', '8', '15', '4', '16', '1', '11', '18', '9', '17']",[],"['3', '10']","['13', None]"
186,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['12', '6', '14', '8', '15', '4', '16', '1', '11', '18', '9', '17']",['3'],"[None, '10']","['13', None]"
186,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '6', '14', '8', '15', '4', '16', '1', '11', '18', '9', '17', '10']",['3'],"[None, None]","['13', None]"
186,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '14', '8', '15', '4', '16', '1', '11', '18', '9', '17', '10']",['3'],"['12', None]","['13', None]"
186,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '8', '15', '4', '16', '1', '11', '18', '9', '17', '10']",['3'],"['12', '6']","['13', None]"
186,3 dispatched to IO1,dispatch_io,3,IO1,"['14', '8', '15', '4', '16', '1', '11', '18', '9', '17', '10']",[],"['12', '6']","['13', '3']"
187,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['14', '8', '15', '4', '16', '1', '11', '18', '9', '17', '10']",['6'],"['12', None]","['13', '3']"
187,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '15', '4', '16', '1', '11', '18', '9', '17', '10']",['6'],"['12', '14']","['13', '3']"
188,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '15', '4', '16', '1', '11', '18', '9', '17', '10', '12']",['6'],"[None, '14']","['13', '3']"
188,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '4', '16', '1', '11', '18', '9', '17', '10', '12']",['6'],"['8', '14']","['13', '3']"
189,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '4', '16', '1', '11', '18', '9', '17', '10', '12', '14']",['6'],"['8', None]","['13', '3']"
189,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['4', '16', '1', '11', '18', '9', '17', '10', '12', '14']",['6'],"['8', '15']","['13', '3']"
190,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '16', '1', '11', '18', '9', '17', '10', '12', '14', '8']",['6'],"[None, '15']","['13', '3']"
190,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['16', '1', '11', '18', '9', '17', '10', '12', '14', '8']",['6'],"['4', '15']","['13', '3']"
191,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '1', '11', '18', '9', '17', '10', '12', '14', '8', '15']",['6'],"['4', None]","['13', '3']"
191,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '11', '18', '9', '17', '10', '12', '14', '8', '15']",['6'],"['4', '16']","['13', '3']"
192,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '11', '18', '9', '17', '10', '12', '14', '8', '15', '4']",['6'],"[None, '16']","['13', '3']"
192,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['11', '18', '9', '17', '10', '12', '14', '8', '15', '4']",['6'],"['1', '16']","['13', '3']"
193,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['11', '18', '9', '17', '10', '12', '14', '8', '15', '4', '16']",['6'],"['1', None]","['13', '3']"
193,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['18', '9', '17', '10', '12', '14', '8', '15', '4', '16']",['6'],"['1', '11']","['13', '3']"
194,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['18', '9', '17', '10', '12', '14', '8', '15', '4', '16', '1']",['6'],"[None, '11']","['13', '3']"
194,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '17', '10', '12', '14', '8', '15', '4', '16', '1']",['6'],"['18', '11']","['13', '3']"
195,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['9', '17', '10', '12', '14', '8', '15', '4', '16', '1', '11']",['6'],"['18', None]","['13', '3']"
195,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '10', '12', '14', '8', '15', '4', '16', '1', '11']",['6'],"['18', '9']","['13', '3']"
196,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['17', '10', '12', '14', '8', '15', '4', '16', '1', '11', '18']",['6'],"[None, '9']","['13', '3']"
196,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['10', '12', '14', '8', '15', '4', '16', '1', '11', '18']",['6'],"['17', '9']","['13', '3']"
197,19 added to ready queue,enqueue,19,,"['10', '12', '14', '8', '15', '4', '16', '1', '11', '18', '19']",['6'],"['17', '9']","['13', '3']"
197,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '12', '14', '8', '15', '4', '16', '1', '11', '18', '19', '9']",['6'],"['17', None]","['13', '3']"
197,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '14', '8', '15', '4', '16', '1', '11', '18', '19', '9']",['6'],"['17', '10']","['13', '3']"
198,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['12', '14', '8', '15', '4', '16', '1', '11', '18', '19', '9', '17']",['6'],"[None, '10']","['13', '3']"
198,10 finished all bursts,finished,10,CPU1,"['12', '14', '8', '15', '4', '16', '1', '11', '18', '19', '9', '17']",['6'],"[None, None]","['13', '3']"
198,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '8', '15', '4', '16', '1', '11', '18', '19', '9', '17']",['6'],"['12', None]","['13', '3']"
198,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '15', '4', '16', '1', '11', '18', '19', '9', '17']",['6'],"['12', '14']","['13', '3']"
200,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '15', '4', '16', '1', '11', '18', '19', '9', '17', '12']",['6'],"[None, '14']","['13', '3']"
200,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['8', '15', '4', '16', '1', '11', '18', '19', '9', '17', '12', '14']",['6'],"[None, None]","['13', '3']"
200,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '4', '16', '1', '11', '18', '19', '9', '17', '12', '14']",['6'],"['8', None]","['13', '3']"
200,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['4', '16', '1', '11', '18', '19', '9', '17', '12', '14']",['6'],"['8', '15']","['13', '3']"
201,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['4', '16', '1', '11', '18', '19', '9', '17', '12', '14']","['6', '8']","[None, '15']","['13', '3']"
201,13 finished I/O → ready queue,io_to_ready,13,IO0,"['4', '16', '1', '11', '18', '19', '9', '17', '12', '14', '13']","['6', '8']","[None, '15']","[None, '3']"
201,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['16', '1', '11', '18', '19', '9', '17', '12', '14', '13']","['6', '8']","['4', '15']","[None, '3']"
201,6 dispatched to IO0,dispatch_io,6,IO0,"['16', '1', '11', '18', '19', '9', '17', '12', '14', '13']",['8'],"['4', '15']","['6', '3']"
202,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '1', '11', '18', '19', '9', '17', '12', '14', '13', '15']",['8'],"['4', None]","['6', '3']"
202,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '11', '18', '19', '9', '17', '12', '14', '13', '15']",['8'],"['4', '16']","['6', '3']"
203,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '11', '18', '19', '9', '17', '12', '14', '13', '15', '4']",['8'],"[None, '16']","['6', '3']"
203,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['11', '18', '19', '9', '17', '12', '14', '13', '15', '4']",['8'],"['1', '16']","['6', '3']"
204,20 added to ready queue,enqueue,20,,"['11', '18', '19', '9', '17', '12', '14', '13', '15', '4', '20']",['8'],"['1', '16']","['6', '3']"
204,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['11', '18', '19', '9', '17', '12', '14', '13', '15', '4', '20', '16']",['8'],"['1', None]","['6', '3']"
204,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['18', '19', '9', '17', '12', '14', '13', '15', '4', '20', '16']",['8'],"['1', '11']","['6', '3']"
205,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['18', '19', '9', '17', '12', '14', '13', '15', '4', '20', '16', '1']",['8'],"[None, '11']","['6', '3']"
205,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '9', '17', '12', '14', '13', '15', '4', '20', '16', '1']",['8'],"['18', '11']","['6', '3']"
206,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['19', '9', '17', '12', '14', '13', '15', '4', '20', '16', '1', '11']",['8'],"['18', None]","['6', '3']"
206,3 finished I/O → ready queue,io_to_ready,3,IO1,"['19', '9', '17', '12', '14', '13', '15', '4', '20', '16', '1', '11', '3']",['8'],"['18', None]","['6', None]"
206,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '17', '12', '14', '13', '15', '4', '20', '16', '1', '11', '3']",['8'],"['18', '19']","['6', None]"
206,8 dispatched to IO1,dispatch_io,8,IO1,"['9', '17', '12', '14', '13', '15', '4', '20', '16', '1', '11', '3']",[],"['18', '19']","['6', '8']"
207,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['9', '17', '12', '14', '13', '15', '4', '20', '16', '1', '11', '3', '18']",[],"[None, '19']","['6', '8']"
207,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '12', '14', '13', '15', '4', '20', '16', '1', '11', '3', '18']",[],"['9', '19']","['6', '8']"
208,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '12', '14', '13', '15', '4', '20', '16', '1', '11', '3', '18', '19']",[],"['9', None]","['6', '8']"
208,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '14', '13', '15', '4', '20', '16', '1', '11', '3', '18', '19']",[],"['9', '17']","['6', '8']"
209,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['12', '14', '13', '15', '4', '20', '16', '1', '11', '3', '18', '19', '9']",[],"[None, '17']","['6', '8']"
209,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['12', '14', '13', '15', '4', '20', '16', '1', '11', '3', '18', '19', '9', '17']",[],"[None, None]","['6', '8']"
209,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '13', '15', '4', '20', '16', '1', '11', '3', '18', '19', '9', '17']",[],"['12', None]","['6', '8']"
209,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '15', '4', '20', '16', '1', '11', '3', '18', '19', '9', '17']",[],"['12', '14']","['6', '8']"
211,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '15', '4', '20', '16', '1', '11', '3', '18', '19', '9', '17', '12']",[],"[None, '14']","['6', '8']"
211,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['13', '15', '4', '20', '16', '1', '11', '3', '18', '19', '9', '17', '12', '14']",[],"[None, None]","['6', '8']"
211,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '4', '20', '16', '1', '11', '3', '18', '19', '9', '17', '12', '14']",[],"['13', None]","['6', '8']"
211,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['4', '20', '16', '1', '11', '3', '18', '19', '9', '17', '12', '14']",[],"['13', '15']","['6', '8']"
213,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '20', '16', '1', '11', '3', '18', '19', '9', '17', '12', '14', '13']",[],"[None, '15']","['6', '8']"
213,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['4', '20', '16', '1', '11', '3', '18', '19', '9', '17', '12', '14', '13', '15']",[],"[None, None]","['6', '8']"
213,8 finished I/O → ready queue,io_to_ready,8,IO1,"['4', '20', '16', '1', '11', '3', '18', '19', '9', '17', '12', '14', '13', '15', '8']",[],"[None, None]","['6', None]"
213,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['20', '16', '1', '11', '3', '18', '19', '9', '17', '12', '14', '13', '15', '8']",[],"['4', None]","['6', None]"
213,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '1', '11', '3', '18', '19', '9', '17', '12', '14', '13', '15', '8']",[],"['4', '20']","['6', None]"
214,4 finished all bursts,finished,4,CPU0,"['16', '1', '11', '3', '18', '19', '9', '17', '12', '14', '13', '15', '8']",[],"[None, '20']","['6', None]"
214,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '11', '3', '18', '19', '9', '17', '12', '14', '13', '15', '8']",[],"['16', '20']","['6', None]"
215,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['1', '11', '3', '18', '19', '9', '17', '12', '14', '13', '15', '8', '20']",[],"['16', None]","['6', None]"
215,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['11', '3', '18', '19', '9', '17', '12', '14', '13', '15', '8', '20']",[],"['16', '1']","['6', None]"
216,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['11', '3', '18', '19', '9', '17', '12', '14', '13', '15', '8', '20']",['16'],"[None, '1']","['6', None]"
216,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['3', '18', '19', '9', '17', '12', '14', '13', '15', '8', '20']",['16'],"['11', '1']","['6', None]"
216,16 dispatched to IO1,dispatch_io,16,IO1,"['3', '18', '19', '9', '17', '12', '14', '13', '15', '8', '20']",[],"['11', '1']","['6', '16']"
217,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['3', '18', '19', '9', '17', '12', '14', '13', '15', '8', '20']",['11'],"[None, '1']","['6', '16']"
217,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '18', '19', '9', '17', '12', '14', '13', '15', '8', '20', '1']",['11'],"[None, None]","['6', '16']"
217,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['18', '19', '9', '17', '12', '14', '13', '15', '8', '20', '1']",['11'],"['3', None]","['6', '16']"
217,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '9', '17', '12', '14', '13', '15', '8', '20', '1']",['11'],"['3', '18']","['6', '16']"
218,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['19', '9', '17', '12', '14', '13', '15', '8', '20', '1', '18']",['11'],"['3', None]","['6', '16']"
218,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '17', '12', '14', '13', '15', '8', '20', '1', '18']",['11'],"['3', '19']","['6', '16']"
219,21 added to ready queue,enqueue,21,,"['9', '17', '12', '14', '13', '15', '8', '20', '1', '18', '21']",['11'],"['3', '19']","['6', '16']"
219,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '17', '12', '14', '13', '15', '8', '20', '1', '18', '21', '3']",['11'],"[None, '19']","['6', '16']"
219,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '12', '14', '13', '15', '8', '20', '1', '18', '21', '3']",['11'],"['9', '19']","['6', '16']"
220,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['17', '12', '14', '13', '15', '8', '20', '1', '18', '21', '3', '9']",['11'],"[None, '19']","['6', '16']"
220,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '12', '14', '13', '15', '8', '20', '1', '18', '21', '3', '9', '19']",['11'],"[None, None]","['6', '16']"
220,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['12', '14', '13', '15', '8', '20', '1', '18', '21', '3', '9', '19']",['11'],"['17', None]","['6', '16']"
220,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '13', '15', '8', '20', '1', '18', '21', '3', '9', '19']",['11'],"['17', '12']","['6', '16']"
222,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['14', '13', '15', '8', '20', '1', '18', '21', '3', '9', '19', '17']",['11'],"[None, '12']","['6', '16']"
222,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['14', '13', '15', '8', '20', '1', '18', '21', '3', '9', '19', '17', '12']",['11'],"[None, None]","['6', '16']"
222,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '15', '8', '20', '1', '18', '21', '3', '9', '19', '17', '12']",['11'],"['14', None]","['6', '16']"
222,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '8', '20', '1', '18', '21', '3', '9', '19', '17', '12']",['11'],"['14', '13']","['6', '16']"
224,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['15', '8', '20', '1', '18', '21', '3', '9', '19', '17', '12', '14']",['11'],"[None, '13']","['6', '16']"
224,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['15', '8', '20', '1', '18', '21', '3', '9', '19', '17', '12', '14', '13']",['11'],"[None, None]","['6', '16']"
224,6 finished I/O → ready queue,io_to_ready,6,IO0,"['15', '8', '20', '1', '18', '21', '3', '9', '19', '17', '12', '14', '13', '6']",['11'],"[None, None]","[None, '16']"
224,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '20', '1', '18', '21', '3', '9', '19', '17', '12', '14', '13', '6']",['11'],"['15', None]","[None, '16']"
224,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '1', '18', '21', '3', '9', '19', '17', '12', '14', '13', '6']",['11'],"['15', '8']","[None, '16']"
224,11 dispatched to IO0,dispatch_io,11,IO0,"['20', '1', '18', '21', '3', '9', '19', '17', '12', '14', '13', '6']",[],"['15', '8']","['11', '16']"
226,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['20', '1', '18', '21', '3', '9', '19', '17', '12', '14', '13', '6', '15']",[],"[None, '8']","['11', '16']"
226,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['20', '1', '18', '21', '3', '9', '19', '17', '12', '14', '13', '6', '15', '8']",[],"[None, None]","['11', '16']"
226,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['1', '18', '21', '3', '9', '19', '17', '12', '14', '13', '6', '15', '8']",[],"['20', None]","['11', '16']"
226,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '21', '3', '9', '19', '17', '12', '14', '13', '6', '15', '8']",[],"['20', '1']","['11', '16']"
228,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['18', '21', '3', '9', '19', '17', '12', '14', '13', '6', '15', '8']",['20'],"[None, '1']","['11', '16']"
228,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['18', '21', '3', '9', '19', '17', '12', '14', '13', '6', '15', '8']","['20', '1']","[None, None]","['11', '16']"
228,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['21', '3', '9', '19', '17', '12', '14', '13', '6', '15', '8']","['20', '1']","['18', None]","['11', '16']"
228,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['3', '9', '19', '17', '12', '14', '13', '6', '15', '8']","['20', '1']","['18', '21']","['11', '16']"
230,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['3', '9', '19', '17', '12', '14', '13', '6', '15', '8', '18']","['20', '1']","[None, '21']","['11', '16']"
230,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['3', '9', '19', '17', '12', '14', '13', '6', '15', '8', '18', '21']","['20', '1']","[None, None]","['11', '16']"
230,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '19', '17', '12', '14', '13', '6', '15', '8', '18', '21']","['20', '1']","['3', None]","['11', '16']"
230,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['19', '17', '12', '14', '13', '6', '15', '8', '18', '21']","['20', '1']","['3', '9']","['11', '16']"
231,22 added to ready queue,enqueue,22,,"['19', '17', '12', '14', '13', '6', '15', '8', '18', '21', '22']","['20', '1']","['3', '9']","['11', '16']"
231,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['19', '17', '12', '14', '13', '6', '15', '8', '18', '21', '22']","['20', '1', '3']","[None, '9']","['11', '16']"
231,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['17', '12', '14', '13', '6', '15', '8', '18', '21', '22']","['20', '1', '3']","['19', '9']","['11', '16']"
232,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['17', '12', '14', '13', '6', '15', '8', '18', '21', '22', '9']","['20', '1', '3']","['19', None]","['11', '16']"
232,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '14', '13', '6', '15', '8', '18', '21', '22', '9']","['20', '1', '3']","['19', '17']","['11', '16']"
233,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['12', '14', '13', '6', '15', '8', '18', '21', '22', '9', '19']","['20', '1', '3']","[None, '17']","['11', '16']"
233,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '13', '6', '15', '8', '18', '21', '22', '9', '19']","['20', '1', '3']","['12', '17']","['11', '16']"
234,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['14', '13', '6', '15', '8', '18', '21', '22', '9', '19']","['20', '1', '3', '17']","['12', None]","['11', '16']"
234,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '6', '15', '8', '18', '21', '22', '9', '19']","['20', '1', '3', '17']","['12', '14']","['11', '16']"
235,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '6', '15', '8', '18', '21', '22', '9', '19', '12']","['20', '1', '3', '17']","[None, '14']","['11', '16']"
235,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '15', '8', '18', '21', '22', '9', '19', '12']","['20', '1', '3', '17']","['13', '14']","['11', '16']"
236,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['6', '15', '8', '18', '21', '22', '9', '19', '12', '14']","['20', '1', '3', '17']","['13', None]","['11', '16']"
236,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['15', '8', '18', '21', '22', '9', '19', '12', '14']","['20', '1', '3', '17']","['13', '6']","['11', '16']"
237,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['15', '8', '18', '21', '22', '9', '19', '12', '14', '13']","['20', '1', '3', '17']","[None, '6']","['11', '16']"
237,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '18', '21', '22', '9', '19', '12', '14', '13']","['20', '1', '3', '17']","['15', '6']","['11', '16']"
238,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['8', '18', '21', '22', '9', '19', '12', '14', '13']","['20', '1', '3', '17', '15']","[None, '6']","['11', '16']"
238,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '18', '21', '22', '9', '19', '12', '14', '13', '6']","['20', '1', '3', '17', '15']","[None, None]","['11', '16']"
238,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '21', '22', '9', '19', '12', '14', '13', '6']","['20', '1', '3', '17', '15']","['8', None]","['11', '16']"
238,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['21', '22', '9', '19', '12', '14', '13', '6']","['20', '1', '3', '17', '15']","['8', '18']","['11', '16']"
240,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['21', '22', '9', '19', '12', '14', '13', '6', '8']","['20', '1', '3', '17', '15']","[None, '18']","['11', '16']"
240,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['21', '22', '9', '19', '12', '14', '13', '6', '8', '18']","['20', '1', '3', '17', '15']","[None, None]","['11', '16']"
240,16 finished I/O → ready queue,io_to_ready,16,IO1,"['21', '22', '9', '19', '12', '14', '13', '6', '8', '18', '16']","['20', '1', '3', '17', '15']","[None, None]","['11', None]"
240,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '9', '19', '12', '14', '13', '6', '8', '18', '16']","['20', '1', '3', '17', '15']","['21', None]","['11', None]"
240,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['9', '19', '12', '14', '13', '6', '8', '18', '16']","['20', '1', '3', '17', '15']","['21', '22']","['11', None]"
240,20 dispatched to IO1,dispatch_io,20,IO1,"['9', '19', '12', '14', '13', '6', '8', '18', '16']","['1', '3', '17', '15']","['21', '22']","['11', '20']"
241,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['9', '19', '12', '14', '13', '6', '8', '18', '16', '21']","['1', '3', '17', '15']","[None, '22']","['11', '20']"
241,11 finished I/O → ready queue,io_to_ready,11,IO0,"['9', '19', '12', '14', '13', '6', '8', '18', '16', '21', '11']","['1', '3', '17', '15']","[None, '22']","[None, '20']"
241,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['19', '12', '14', '13', '6', '8', '18', '16', '21', '11']","['1', '3', '17', '15']","['9', '22']","[None, '20']"
241,1 dispatched to IO0,dispatch_io,1,IO0,"['19', '12', '14', '13', '6', '8', '18', '16', '21', '11']","['3', '17', '15']","['9', '22']","['1', '20']"
242,23 added to ready queue,enqueue,23,,"['19', '12', '14', '13', '6', '8', '18', '16', '21', '11', '23']","['3', '17', '15']","['9', '22']","['1', '20']"
242,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['19', '12', '14', '13', '6', '8', '18', '16', '21', '11', '23', '22']","['3', '17', '15']","['9', None]","['1', '20']"
242,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['12', '14', '13', '6', '8', '18', '16', '21', '11', '23', '22']","['3', '17', '15']","['9', '19']","['1', '20']"
243,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['12', '14', '13', '6', '8', '18', '16', '21', '11', '23', '22', '9']","['3', '17', '15']","[None, '19']","['1', '20']"
243,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['12', '14', '13', '6', '8', '18', '16', '21', '11', '23', '22', '9']","['3', '17', '15', '19']","[None, None]","['1', '20']"
243,20 finished I/O → ready queue,io_to_ready,20,IO1,"['12', '14', '13', '6', '8', '18', '16', '21', '11', '23', '22', '9', '20']","['3', '17', '15', '19']","[None, None]","['1', None]"
243,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '13', '6', '8', '18', '16', '21', '11', '23', '22', '9', '20']","['3', '17', '15', '19']","['12', None]","['1', None]"
243,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '6', '8', '18', '16', '21', '11', '23', '22', '9', '20']","['3', '17', '15', '19']","['12', '14']","['1', None]"
243,3 dispatched to IO1,dispatch_io,3,IO1,"['13', '6', '8', '18', '16', '21', '11', '23', '22', '9', '20']","['17', '15', '19']","['12', '14']","['1', '3']"
245,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '6', '8', '18', '16', '21', '11', '23', '22', '9', '20', '12']","['17', '15', '19']","[None, '14']","['1', '3']"
245,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['13', '6', '8', '18', '16', '21', '11', '23', '22', '9', '20', '12']","['17', '15', '19', '14']","[None, None]","['1', '3']"
245,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '8', '18', '16', '21', '11', '23', '22', '9', '20', '12']","['17', '15', '19', '14']","['13', None]","['1', '3']"
245,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '18', '16', '21', '11', '23', '22', '9', '20', '12']","['17', '15', '19', '14']","['13', '6']","['1', '3']"
247,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['8', '18', '16', '21', '11', '23', '22', '9', '20', '12', '13']","['17', '15', '19', '14']","[None, '6']","['1', '3']"
247,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '18', '16', '21', '11', '23', '22', '9', '20', '12', '13', '6']","['17', '15', '19', '14']","[None, None]","['1', '3']"
247,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '16', '21', '11', '23', '22', '9', '20', '12', '13', '6']","['17', '15', '19', '14']","['8', None]","['1', '3']"
247,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['16', '21', '11', '23', '22', '9', '20', '12', '13', '6']","['17', '15', '19', '14']","['8', '18']","['1', '3']"
248,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['16', '21', '11', '23', '22', '9', '20', '12', '13', '6']","['17', '15', '19', '14', '8']","[None, '18']","['1', '3']"
248,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['21', '11', '23', '22', '9', '20', '12', '13', '6']","['17', '15', '19', '14', '8']","['16', '18']","['1', '3']"
249,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['21', '11', '23', '22', '9', '20', '12', '13', '6', '18']","['17', '15', '19', '14', '8']","['16', None]","['1', '3']"
249,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['11', '23', '22', '9', '20', '12', '13', '6', '18']","['17', '15', '19', '14', '8']","['16', '21']","['1', '3']"
250,24 added to ready queue,enqueue,24,,"['11', '23', '22', '9', '20', '12', '13', '6', '18', '24']","['17', '15', '19', '14', '8']","['16', '21']","['1', '3']"
250,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['11', '23', '22', '9', '20', '12', '13', '6', '18', '24', '16']","['17', '15', '19', '14', '8']","[None, '21']","['1', '3']"
250,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '22', '9', '20', '12', '13', '6', '18', '24', '16']","['17', '15', '19', '14', '8']","['11', '21']","['1', '3']"
251,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['23', '22', '9', '20', '12', '13', '6', '18', '24', '16', '21']","['17', '15', '19', '14', '8']","['11', None]","['1', '3']"
251,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '9', '20', '12', '13', '6', '18', '24', '16', '21']","['17', '15', '19', '14', '8']","['11', '23']","['1', '3']"
252,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['22', '9', '20', '12', '13', '6', '18', '24', '16', '21', '11']","['17', '15', '19', '14', '8']","[None, '23']","['1', '3']"
252,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['9', '20', '12', '13', '6', '18', '24', '16', '21', '11']","['17', '15', '19', '14', '8']","['22', '23']","['1', '3']"
253,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['9', '20', '12', '13', '6', '18', '24', '16', '21', '11']","['17', '15', '19', '14', '8', '22']","[None, '23']","['1', '3']"
253,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['9', '20', '12', '13', '6', '18', '24', '16', '21', '11', '23']","['17', '15', '19', '14', '8', '22']","[None, None]","['1', '3']"
253,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['20', '12', '13', '6', '18', '24', '16', '21', '11', '23']","['17', '15', '19', '14', '8', '22']","['9', None]","['1', '3']"
253,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['12', '13', '6', '18', '24', '16', '21', '11', '23']","['17', '15', '19', '14', '8', '22']","['9', '20']","['1', '3']"
255,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['12', '13', '6', '18', '24', '16', '21', '11', '23', '9']","['17', '15', '19', '14', '8', '22']","[None, '20']","['1', '3']"
255,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['12', '13', '6', '18', '24', '16', '21', '11', '23', '9']","['17', '15', '19', '14', '8', '22', '20']","[None, None]","['1', '3']"
255,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '6', '18', '24', '16', '21', '11', '23', '9']","['17', '15', '19', '14', '8', '22', '20']","['12', None]","['1', '3']"
255,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '18', '24', '16', '21', '11', '23', '9']","['17', '15', '19', '14', '8', '22', '20']","['12', '13']","['1', '3']"
257,25 added to ready queue,enqueue,25,,"['6', '18', '24', '16', '21', '11', '23', '9', '25']","['17', '15', '19', '14', '8', '22', '20']","['12', '13']","['1', '3']"
257,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['6', '18', '24', '16', '21', '11', '23', '9', '25', '12']","['17', '15', '19', '14', '8', '22', '20']","[None, '13']","['1', '3']"
257,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['6', '18', '24', '16', '21', '11', '23', '9', '25', '12', '13']","['17', '15', '19', '14', '8', '22', '20']","[None, None]","['1', '3']"
257,1 finished I/O → ready queue,io_to_ready,1,IO0,"['6', '18', '24', '16', '21', '11', '23', '9', '25', '12', '13', '1']","['17', '15', '19', '14', '8', '22', '20']","[None, None]","[None, '3']"
257,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['18', '24', '16', '21', '11', '23', '9', '25', '12', '13', '1']","['17', '15', '19', '14', '8', '22', '20']","['6', None]","[None, '3']"
257,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '16', '21', '11', '23', '9', '25', '12', '13', '1']","['17', '15', '19', '14', '8', '22', '20']","['6', '18']","[None, '3']"
257,17 dispatched to IO0,dispatch_io,17,IO0,"['24', '16', '21', '11', '23', '9', '25', '12', '13', '1']","['15', '19', '14', '8', '22', '20']","['6', '18']","['17', '3']"
259,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['24', '16', '21', '11', '23', '9', '25', '12', '13', '1', '6']","['15', '19', '14', '8', '22', '20']","[None, '18']","['17', '3']"
259,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '16', '21', '11', '23', '9', '25', '12', '13', '1', '6', '18']","['15', '19', '14', '8', '22', '20']","[None, None]","['17', '3']"
259,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '21', '11', '23', '9', '25', '12', '13', '1', '6', '18']","['15', '19', '14', '8', '22', '20']","['24', None]","['17', '3']"
259,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '11', '23', '9', '25', '12', '13', '1', '6', '18']","['15', '19', '14', '8', '22', '20']","['24', '16']","['17', '3']"
260,17 finished I/O → ready queue,io_to_ready,17,IO0,"['21', '11', '23', '9', '25', '12', '13', '1', '6', '18', '17']","['15', '19', '14', '8', '22', '20']","['24', '16']","[None, '3']"
260,15 dispatched to IO0,dispatch_io,15,IO0,"['21', '11', '23', '9', '25', '12', '13', '1', '6', '18', '17']","['19', '14', '8', '22', '20']","['24', '16']","['15', '3']"
261,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['21', '11', '23', '9', '25', '12', '13', '1', '6', '18', '17']","['19', '14', '8', '22', '20', '24']","[None, '16']","['15', '3']"
261,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '11', '23', '9', '25', '12', '13', '1', '6', '18', '17', '16']","['19', '14', '8', '22', '20', '24']","[None, None]","['15', '3']"
261,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['11', '23', '9', '25', '12', '13', '1', '6', '18', '17', '16']","['19', '14', '8', '22', '20', '24']","['21', None]","['15', '3']"
261,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['23', '9', '25', '12', '13', '1', '6', '18', '17', '16']","['19', '14', '8', '22', '20', '24']","['21', '11']","['15', '3']"
263,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['23', '9', '25', '12', '13', '1', '6', '18', '17', '16', '21']","['19', '14', '8', '22', '20', '24']","[None, '11']","['15', '3']"
263,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['23', '9', '25', '12', '13', '1', '6', '18', '17', '16', '21', '11']","['19', '14', '8', '22', '20', '24']","[None, None]","['15', '3']"
263,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['9', '25', '12', '13', '1', '6', '18', '17', '16', '21', '11']","['19', '14', '8', '22', '20', '24']","['23', None]","['15', '3']"
263,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '12', '13', '1', '6', '18', '17', '16', '21', '11']","['19', '14', '8', '22', '20', '24']","['23', '9']","['15', '3']"
264,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['25', '12', '13', '1', '6', '18', '17', '16', '21', '11']","['19', '14', '8', '22', '20', '24', '23']","[None, '9']","['15', '3']"
264,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '13', '1', '6', '18', '17', '16', '21', '11']","['19', '14', '8', '22', '20', '24', '23']","['25', '9']","['15', '3']"
265,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['12', '13', '1', '6', '18', '17', '16', '21', '11', '9']","['19', '14', '8', '22', '20', '24', '23']","['25', None]","['15', '3']"
265,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '1', '6', '18', '17', '16', '21', '11', '9']","['19', '14', '8', '22', '20', '24', '23']","['25', '12']","['15', '3']"
266,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['13', '1', '6', '18', '17', '16', '21', '11', '9', '25']","['19', '14', '8', '22', '20', '24', '23']","[None, '12']","['15', '3']"
266,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '6', '18', '17', '16', '21', '11', '9', '25']","['19', '14', '8', '22', '20', '24', '23']","['13', '12']","['15', '3']"
267,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['1', '6', '18', '17', '16', '21', '11', '9', '25', '12']","['19', '14', '8', '22', '20', '24', '23']","['13', None]","['15', '3']"
267,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '18', '17', '16', '21', '11', '9', '25', '12']","['19', '14', '8', '22', '20', '24', '23']","['13', '1']","['15', '3']"
268,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['6', '18', '17', '16', '21', '11', '9', '25', '12', '13']","['19', '14', '8', '22', '20', '24', '23']","[None, '1']","['15', '3']"
268,3 finished I/O → ready queue,io_to_ready,3,IO1,"['6', '18', '17', '16', '21', '11', '9', '25', '12', '13', '3']","['19', '14', '8', '22', '20', '24', '23']","[None, '1']","['15', None]"
268,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['18', '17', '16', '21', '11', '9', '25', '12', '13', '3']","['19', '14', '8', '22', '20', '24', '23']","['6', '1']","['15', None]"
268,19 dispatched to IO1,dispatch_io,19,IO1,"['18', '17', '16', '21', '11', '9', '25', '12', '13', '3']","['14', '8', '22', '20', '24', '23']","['6', '1']","['15', '19']"
269,26 added to ready queue,enqueue,26,,"['18', '17', '16', '21', '11', '9', '25', '12', '13', '3', '26']","['14', '8', '22', '20', '24', '23']","['6', '1']","['15', '19']"
269,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['18', '17', '16', '21', '11', '9', '25', '12', '13', '3', '26', '1']","['14', '8', '22', '20', '24', '23']","['6', None]","['15', '19']"
269,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '16', '21', '11', '9', '25', '12', '13', '3', '26', '1']","['14', '8', '22', '20', '24', '23']","['6', '18']","['15', '19']"
270,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['17', '16', '21', '11', '9', '25', '12', '13', '3', '26', '1', '6']","['14', '8', '22', '20', '24', '23']","[None, '18']","['15', '19']"
270,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['17', '16', '21', '11', '9', '25', '12', '13', '3', '26', '1', '6']","['14', '8', '22', '20', '24', '23', '18']","[None, None]","['15', '19']"
270,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['16', '21', '11', '9', '25', '12', '13', '3', '26', '1', '6']","['14', '8', '22', '20', '24', '23', '18']","['17', None]","['15', '19']"
270,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '11', '9', '25', '12', '13', '3', '26', '1', '6']","['14', '8', '22', '20', '24', '23', '18']","['17', '16']","['15', '19']"
272,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['21', '11', '9', '25', '12', '13', '3', '26', '1', '6', '17']","['14', '8', '22', '20', '24', '23', '18']","[None, '16']","['15', '19']"
272,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '11', '9', '25', '12', '13', '3', '26', '1', '6', '17', '16']","['14', '8', '22', '20', '24', '23', '18']","[None, None]","['15', '19']"
272,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['11', '9', '25', '12', '13', '3', '26', '1', '6', '17', '16']","['14', '8', '22', '20', '24', '23', '18']","['21', None]","['15', '19']"
272,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '25', '12', '13', '3', '26', '1', '6', '17', '16']","['14', '8', '22', '20', '24', '23', '18']","['21', '11']","['15', '19']"
274,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['9', '25', '12', '13', '3', '26', '1', '6', '17', '16']","['14', '8', '22', '20', '24', '23', '18', '21']","[None, '11']","['15', '19']"
274,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['9', '25', '12', '13', '3', '26', '1', '6', '17', '16', '11']","['14', '8', '22', '20', '24', '23', '18', '21']","[None, None]","['15', '19']"
274,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['25', '12', '13', '3', '26', '1', '6', '17', '16', '11']","['14', '8', '22', '20', '24', '23', '18', '21']","['9', None]","['15', '19']"
274,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '13', '3', '26', '1', '6', '17', '16', '11']","['14', '8', '22', '20', '24', '23', '18', '21']","['9', '25']","['15', '19']"
275,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['12', '13', '3', '26', '1', '6', '17', '16', '11', '25']","['14', '8', '22', '20', '24', '23', '18', '21']","['9', None]","['15', '19']"
275,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '3', '26', '1', '6', '17', '16', '11', '25']","['14', '8', '22', '20', '24', '23', '18', '21']","['9', '12']","['15', '19']"
276,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['13', '3', '26', '1', '6', '17', '16', '11', '25', '9']","['14', '8', '22', '20', '24', '23', '18', '21']","[None, '12']","['15', '19']"
276,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['13', '3', '26', '1', '6', '17', '16', '11', '25', '9']","['14', '8', '22', '20', '24', '23', '18', '21', '12']","[None, None]","['15', '19']"
276,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['3', '26', '1', '6', '17', '16', '11', '25', '9']","['14', '8', '22', '20', '24', '23', '18', '21', '12']","['13', None]","['15', '19']"
276,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['26', '1', '6', '17', '16', '11', '25', '9']","['14', '8', '22', '20', '24', '23', '18', '21', '12']","['13', '3']","['15', '19']"
278,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['26', '1', '6', '17', '16', '11', '25', '9', '13']","['14', '8', '22', '20', '24', '23', '18', '21', '12']","[None, '3']","['15', '19']"
278,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['26', '1', '6', '17', '16', '11', '25', '9', '13', '3']","['14', '8', '22', '20', '24', '23', '18', '21', '12']","[None, None]","['15', '19']"
278,15 finished I/O → ready queue,io_to_ready,15,IO0,"['26', '1', '6', '17', '16', '11', '25', '9', '13', '3', '15']","['14', '8', '22', '20', '24', '23', '18', '21', '12']","[None, None]","[None, '19']"
278,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['1', '6', '17', '16', '11', '25', '9', '13', '3', '15']","['14', '8', '22', '20', '24', '23', '18', '21', '12']","['26', None]","[None, '19']"
278,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '17', '16', '11', '25', '9', '13', '3', '15']","['14', '8', '22', '20', '24', '23', '18', '21', '12']","['26', '1']","[None, '19']"
278,14 dispatched to IO0,dispatch_io,14,IO0,"['6', '17', '16', '11', '25', '9', '13', '3', '15']","['8', '22', '20', '24', '23', '18', '21', '12']","['26', '1']","['14', '19']"
280,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['6', '17', '16', '11', '25', '9', '13', '3', '15', '26']","['8', '22', '20', '24', '23', '18', '21', '12']","[None, '1']","['14', '19']"
280,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '17', '16', '11', '25', '9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12']","[None, None]","['14', '19']"
280,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['17', '16', '11', '25', '9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12']","['6', None]","['14', '19']"
280,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['16', '11', '25', '9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12']","['6', '17']","['14', '19']"
281,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['16', '11', '25', '9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12', '6']","[None, '17']","['14', '19']"
281,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['16', '11', '25', '9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17']","[None, None]","['14', '19']"
281,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['11', '25', '9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17']","['16', None]","['14', '19']"
281,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['25', '9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17']","['16', '11']","['14', '19']"
282,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['25', '9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","[None, '11']","['14', '19']"
282,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['25', '11']","['14', '19']"
283,27 added to ready queue,enqueue,27,,"['9', '13', '3', '15', '26', '1', '27']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['25', '11']","['14', '19']"
283,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['9', '13', '3', '15', '26', '1', '27', '11']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['25', None]","['14', '19']"
283,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '3', '15', '26', '1', '27', '11']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['25', '9']","['14', '19']"
284,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['13', '3', '15', '26', '1', '27', '11', '25']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","[None, '9']","['14', '19']"
284,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['3', '15', '26', '1', '27', '11', '25']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['13', '9']","['14', '19']"
285,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '15', '26', '1', '27', '11', '25', '9']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['13', None]","['14', '19']"
285,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['15', '26', '1', '27', '11', '25', '9']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['13', '3']","['14', '19']"
286,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['15', '26', '1', '27', '11', '25', '9', '13']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","[None, '3']","['14', '19']"
286,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['26', '1', '27', '11', '25', '9', '13']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['15', '3']","['14', '19']"
287,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['26', '1', '27', '11', '25', '9', '13', '3']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['15', None]","['14', '19']"
287,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['1', '27', '11', '25', '9', '13', '3']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['15', '26']","['14', '19']"
288,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['1', '27', '11', '25', '9', '13', '3', '15']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","[None, '26']","['14', '19']"
288,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['27', '11', '25', '9', '13', '3', '15']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['1', '26']","['14', '19']"
289,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['27', '11', '25', '9', '13', '3', '15', '26']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['1', None]","['14', '19']"
289,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['11', '25', '9', '13', '3', '15', '26']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['1', '27']","['14', '19']"
290,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['11', '25', '9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","[None, '27']","['14', '19']"
290,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['25', '9', '13', '3', '15', '26', '1']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['11', '27']","['14', '19']"
291,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['25', '9', '13', '3', '15', '26', '1', '27']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['11', None]","['14', '19']"
291,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['9', '13', '3', '15', '26', '1', '27']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['11', '25']","['14', '19']"
292,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['9', '13', '3', '15', '26', '1', '27', '11']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","[None, '25']","['14', '19']"
292,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['9', '13', '3', '15', '26', '1', '27', '11', '25']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","[None, None]","['14', '19']"
292,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['13', '3', '15', '26', '1', '27', '11', '25']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['9', None]","['14', '19']"
292,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['3', '15', '26', '1', '27', '11', '25']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['9', '13']","['14', '19']"
293,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['3', '15', '26', '1', '27', '11', '25', '13']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['9', None]","['14', '19']"
293,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['15', '26', '1', '27', '11', '25', '13']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['9', '3']","['14', '19']"
294,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['15', '26', '1', '27', '11', '25', '13', '9']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","[None, '3']","['14', '19']"
294,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['26', '1', '27', '11', '25', '13', '9']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16']","['15', '3']","['14', '19']"
295,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['26', '1', '27', '11', '25', '13', '9']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['15', None]","['14', '19']"
295,14 finished I/O → ready queue,io_to_ready,14,IO0,"['26', '1', '27', '11', '25', '13', '9', '14']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['15', None]","[None, '19']"
295,19 finished I/O → ready queue,io_to_ready,19,IO1,"['26', '1', '27', '11', '25', '13', '9', '14', '19']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['15', None]","[None, None]"
295,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['1', '27', '11', '25', '13', '9', '14', '19']","['8', '22', '20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['15', '26']","[None, None]"
295,8 dispatched to IO0,dispatch_io,8,IO0,"['1', '27', '11', '25', '13', '9', '14', '19']","['22', '20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['15', '26']","['8', None]"
295,22 dispatched to IO1,dispatch_io,22,IO1,"['1', '27', '11', '25', '13', '9', '14', '19']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['15', '26']","['8', '22']"
296,28 added to ready queue,enqueue,28,,"['1', '27', '11', '25', '13', '9', '14', '19', '28']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['15', '26']","['8', '22']"
296,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['1', '27', '11', '25', '13', '9', '14', '19', '28', '15']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","[None, '26']","['8', '22']"
296,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['27', '11', '25', '13', '9', '14', '19', '28', '15']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['1', '26']","['8', '22']"
297,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['27', '11', '25', '13', '9', '14', '19', '28', '15', '26']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['1', None]","['8', '22']"
297,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['11', '25', '13', '9', '14', '19', '28', '15', '26']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['1', '27']","['8', '22']"
298,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['11', '25', '13', '9', '14', '19', '28', '15', '26', '1']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","[None, '27']","['8', '22']"
298,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['25', '13', '9', '14', '19', '28', '15', '26', '1']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['11', '27']","['8', '22']"
299,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['25', '13', '9', '14', '19', '28', '15', '26', '1', '27']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['11', None]","['8', '22']"
299,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['13', '9', '14', '19', '28', '15', '26', '1', '27']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['11', '25']","['8', '22']"
300,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['13', '9', '14', '19', '28', '15', '26', '1', '27', '11']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","[None, '25']","['8', '22']"
300,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['13', '9', '14', '19', '28', '15', '26', '1', '27', '11', '25']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","[None, None]","['8', '22']"
300,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['9', '14', '19', '28', '15', '26', '1', '27', '11', '25']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['13', None]","['8', '22']"
300,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['14', '19', '28', '15', '26', '1', '27', '11', '25']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['13', '9']","['8', '22']"
301,29 added to ready queue,enqueue,29,,"['14', '19', '28', '15', '26', '1', '27', '11', '25', '29']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['13', '9']","['8', '22']"
301,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['14', '19', '28', '15', '26', '1', '27', '11', '25', '29', '9']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['13', None]","['8', '22']"
301,22 finished I/O → ready queue,io_to_ready,22,IO1,"['14', '19', '28', '15', '26', '1', '27', '11', '25', '29', '9', '22']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['13', None]","['8', None]"
301,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['19', '28', '15', '26', '1', '27', '11', '25', '29', '9', '22']","['20', '24', '23', '18', '21', '12', '6', '17', '16', '3']","['13', '14']","['8', None]"
301,20 dispatched to IO1,dispatch_io,20,IO1,"['19', '28', '15', '26', '1', '27', '11', '25', '29', '9', '22']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['13', '14']","['8', '20']"
302,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['19', '28', '15', '26', '1', '27', '11', '25', '29', '9', '22', '13']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","[None, '14']","['8', '20']"
302,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['28', '15', '26', '1', '27', '11', '25', '29', '9', '22', '13']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['19', '14']","['8', '20']"
303,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['28', '15', '26', '1', '27', '11', '25', '29', '9', '22', '13', '14']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['19', None]","['8', '20']"
303,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['15', '26', '1', '27', '11', '25', '29', '9', '22', '13', '14']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['19', '28']","['8', '20']"
304,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['15', '26', '1', '27', '11', '25', '29', '9', '22', '13', '14', '19']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","[None, '28']","['8', '20']"
304,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['26', '1', '27', '11', '25', '29', '9', '22', '13', '14', '19']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['15', '28']","['8', '20']"
305,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['26', '1', '27', '11', '25', '29', '9', '22', '13', '14', '19', '28']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['15', None]","['8', '20']"
305,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['1', '27', '11', '25', '29', '9', '22', '13', '14', '19', '28']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['15', '26']","['8', '20']"
306,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['1', '27', '11', '25', '29', '9', '22', '13', '14', '19', '28', '15']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","[None, '26']","['8', '20']"
306,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['27', '11', '25', '29', '9', '22', '13', '14', '19', '28', '15']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['1', '26']","['8', '20']"
307,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['27', '11', '25', '29', '9', '22', '13', '14', '19', '28', '15', '26']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['1', None]","['8', '20']"
307,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['11', '25', '29', '9', '22', '13', '14', '19', '28', '15', '26']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['1', '27']","['8', '20']"
308,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['11', '25', '29', '9', '22', '13', '14', '19', '28', '15', '26', '1']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","[None, '27']","['8', '20']"
308,20 finished I/O → ready queue,io_to_ready,20,IO1,"['11', '25', '29', '9', '22', '13', '14', '19', '28', '15', '26', '1', '20']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","[None, '27']","['8', None]"
308,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['25', '29', '9', '22', '13', '14', '19', '28', '15', '26', '1', '20']","['24', '23', '18', '21', '12', '6', '17', '16', '3']","['11', '27']","['8', None]"
308,24 dispatched to IO1,dispatch_io,24,IO1,"['25', '29', '9', '22', '13', '14', '19', '28', '15', '26', '1', '20']","['23', '18', '21', '12', '6', '17', '16', '3']","['11', '27']","['8', '24']"
309,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['25', '29', '9', '22', '13', '14', '19', '28', '15', '26', '1', '20', '27']","['23', '18', '21', '12', '6', '17', '16', '3']","['11', None]","['8', '24']"
309,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['29', '9', '22', '13', '14', '19', '28', '15', '26', '1', '20', '27']","['23', '18', '21', '12', '6', '17', '16', '3']","['11', '25']","['8', '24']"
310,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['29', '9', '22', '13', '14', '19', '28', '15', '26', '1', '20', '27', '11']","['23', '18', '21', '12', '6', '17', '16', '3']","[None, '25']","['8', '24']"
310,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['9', '22', '13', '14', '19', '28', '15', '26', '1', '20', '27', '11']","['23', '18', '21', '12', '6', '17', '16', '3']","['29', '25']","['8', '24']"
311,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['9', '22', '13', '14', '19', '28', '15', '26', '1', '20', '27', '11', '25']","['23', '18', '21', '12', '6', '17', '16', '3']","['29', None]","['8', '24']"
311,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['22', '13', '14', '19', '28', '15', '26', '1', '20', '27', '11', '25']","['23', '18', '21', '12', '6', '17', '16', '3']","['29', '9']","['8', '24']"
312,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['22', '13', '14', '19', '28', '15', '26', '1', '20', '27', '11', '25', '29']","['23', '18', '21', '12', '6', '17', '16', '3']","[None, '9']","['8', '24']"
312,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['13', '14', '19', '28', '15', '26', '1', '20', '27', '11', '25', '29']","['23', '18', '21', '12', '6', '17', '16', '3']","['22', '9']","['8', '24']"
313,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['13', '14', '19', '28', '15', '26', '1', '20', '27', '11', '25', '29', '9']","['23', '18', '21', '12', '6', '17', '16', '3']","['22', None]","['8', '24']"
313,8 finished I/O → ready queue,io_to_ready,8,IO0,"['13', '14', '19', '28', '15', '26', '1', '20', '27', '11', '25', '29', '9', '8']","['23', '18', '21', '12', '6', '17', '16', '3']","['22', None]","[None, '24']"
313,24 finished I/O → ready queue,io_to_ready,24,IO1,"['13', '14', '19', '28', '15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24']","['23', '18', '21', '12', '6', '17', '16', '3']","['22', None]","[None, None]"
313,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '19', '28', '15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24']","['23', '18', '21', '12', '6', '17', '16', '3']","['22', '13']","[None, None]"
313,23 dispatched to IO0,dispatch_io,23,IO0,"['14', '19', '28', '15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24']","['18', '21', '12', '6', '17', '16', '3']","['22', '13']","['23', None]"
313,18 dispatched to IO1,dispatch_io,18,IO1,"['14', '19', '28', '15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24']","['21', '12', '6', '17', '16', '3']","['22', '13']","['23', '18']"
314,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['14', '19', '28', '15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22']","['21', '12', '6', '17', '16', '3']","[None, '13']","['23', '18']"
314,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['19', '28', '15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22']","['21', '12', '6', '17', '16', '3']","['14', '13']","['23', '18']"
315,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['19', '28', '15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13']","['21', '12', '6', '17', '16', '3']","['14', None]","['23', '18']"
315,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['28', '15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13']","['21', '12', '6', '17', '16', '3']","['14', '19']","['23', '18']"
316,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['28', '15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14']","['21', '12', '6', '17', '16', '3']","[None, '19']","['23', '18']"
316,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14']","['21', '12', '6', '17', '16', '3']","['28', '19']","['23', '18']"
317,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['15', '26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19']","['21', '12', '6', '17', '16', '3']","['28', None]","['23', '18']"
317,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19']","['21', '12', '6', '17', '16', '3']","['28', '15']","['23', '18']"
318,30 added to ready queue,enqueue,30,,"['26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30']","['21', '12', '6', '17', '16', '3']","['28', '15']","['23', '18']"
318,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28']","['21', '12', '6', '17', '16', '3']","[None, '15']","['23', '18']"
318,23 finished I/O → ready queue,io_to_ready,23,IO0,"['26', '1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23']","['21', '12', '6', '17', '16', '3']","[None, '15']","[None, '18']"
318,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23']","['21', '12', '6', '17', '16', '3']","['26', '15']","[None, '18']"
318,21 dispatched to IO0,dispatch_io,21,IO0,"['1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23']","['12', '6', '17', '16', '3']","['26', '15']","['21', '18']"
319,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['1', '20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23']","['12', '6', '17', '16', '3', '15']","['26', None]","['21', '18']"
319,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23']","['12', '6', '17', '16', '3', '15']","['26', '1']","['21', '18']"
320,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['20', '27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26']","['12', '6', '17', '16', '3', '15']","[None, '1']","['21', '18']"
320,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26']","['12', '6', '17', '16', '3', '15']","['20', '1']","['21', '18']"
321,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['27', '11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1']","['12', '6', '17', '16', '3', '15']","['20', None]","['21', '18']"
321,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1']","['12', '6', '17', '16', '3', '15']","['20', '27']","['21', '18']"
322,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['11', '25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20']","['12', '6', '17', '16', '3', '15']","[None, '27']","['21', '18']"
322,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20']","['12', '6', '17', '16', '3', '15']","['11', '27']","['21', '18']"
323,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20']","['12', '6', '17', '16', '3', '15', '11']","[None, '27']","['21', '18']"
323,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['25', '29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20', '27']","['12', '6', '17', '16', '3', '15', '11']","[None, None]","['21', '18']"
323,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['29', '9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20', '27']","['12', '6', '17', '16', '3', '15', '11']","['25', None]","['21', '18']"
323,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20', '27']","['12', '6', '17', '16', '3', '15', '11']","['25', '29']","['21', '18']"
324,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['9', '8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20', '27']","['12', '6', '17', '16', '3', '15', '11', '25']","[None, '29']","['21', '18']"
324,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20', '27']","['12', '6', '17', '16', '3', '15', '11', '25']","['9', '29']","['21', '18']"
325,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['8', '24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20', '27', '29']","['12', '6', '17', '16', '3', '15', '11', '25']","['9', None]","['21', '18']"
325,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20', '27', '29']","['12', '6', '17', '16', '3', '15', '11', '25']","['9', '8']","['21', '18']"
326,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['24', '22', '13', '14', '19', '30', '28', '23', '26', '1', '20', '27', '29', '9']","['12', '6', '17', '16', '3', '15', '11', '25']","[None, '8']","['21', '18']"
326,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['22', '13', '14', '19', '30', '28', '23', '26', '1', '20', '27', '29', '9']","['12', '6', '17', '16', '3', '15', '11', '25']","['24', '8']","['21', '18']"
327,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['22', '13', '14', '19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8']","['12', '6', '17', '16', '3', '15', '11', '25']","['24', None]","['21', '18']"
327,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['13', '14', '19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8']","['12', '6', '17', '16', '3', '15', '11', '25']","['24', '22']","['21', '18']"
328,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['13', '14', '19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24']","['12', '6', '17', '16', '3', '15', '11', '25']","[None, '22']","['21', '18']"
328,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24']","['12', '6', '17', '16', '3', '15', '11', '25']","['13', '22']","['21', '18']"
329,31 added to ready queue,enqueue,31,,"['14', '19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31']","['12', '6', '17', '16', '3', '15', '11', '25']","['13', '22']","['21', '18']"
329,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['14', '19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22']","['12', '6', '17', '16', '3', '15', '11', '25']","['13', None]","['21', '18']"
329,18 finished I/O → ready queue,io_to_ready,18,IO1,"['14', '19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18']","['12', '6', '17', '16', '3', '15', '11', '25']","['13', None]","['21', None]"
329,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18']","['12', '6', '17', '16', '3', '15', '11', '25']","['13', '14']","['21', None]"
329,12 dispatched to IO1,dispatch_io,12,IO1,"['19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18']","['6', '17', '16', '3', '15', '11', '25']","['13', '14']","['21', '12']"
330,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13']","['6', '17', '16', '3', '15', '11', '25']","[None, '14']","['21', '12']"
330,21 finished I/O → ready queue,io_to_ready,21,IO0,"['19', '30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21']","['6', '17', '16', '3', '15', '11', '25']","[None, '14']","[None, '12']"
330,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21']","['6', '17', '16', '3', '15', '11', '25']","['19', '14']","[None, '12']"
330,6 dispatched to IO0,dispatch_io,6,IO0,"['30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21']","['17', '16', '3', '15', '11', '25']","['19', '14']","['6', '12']"
331,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['30', '28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14']","['17', '16', '3', '15', '11', '25']","['19', None]","['6', '12']"
331,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14']","['17', '16', '3', '15', '11', '25']","['19', '30']","['6', '12']"
332,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['28', '23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19']","['17', '16', '3', '15', '11', '25']","[None, '30']","['6', '12']"
332,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19']","['17', '16', '3', '15', '11', '25']","['28', '30']","['6', '12']"
333,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['23', '26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30']","['17', '16', '3', '15', '11', '25']","['28', None]","['6', '12']"
333,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30']","['17', '16', '3', '15', '11', '25']","['28', '23']","['6', '12']"
334,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['26', '1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28']","['17', '16', '3', '15', '11', '25']","[None, '23']","['6', '12']"
334,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28']","['17', '16', '3', '15', '11', '25']","['26', '23']","['6', '12']"
335,26 finished CPU → ready queue,cpu_to_ready,26,CPU0,"['1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26']","['17', '16', '3', '15', '11', '25']","[None, '23']","['6', '12']"
335,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['1', '20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23']","['17', '16', '3', '15', '11', '25']","[None, None]","['6', '12']"
335,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['20', '27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23']","['17', '16', '3', '15', '11', '25']","['1', None]","['6', '12']"
335,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23']","['17', '16', '3', '15', '11', '25']","['1', '20']","['6', '12']"
336,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['27', '29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23']","['17', '16', '3', '15', '11', '25', '20']","['1', None]","['6', '12']"
336,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23']","['17', '16', '3', '15', '11', '25', '20']","['1', '27']","['6', '12']"
337,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1']","['17', '16', '3', '15', '11', '25', '20']","[None, '27']","['6', '12']"
337,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['29', '9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27']","['17', '16', '3', '15', '11', '25', '20']","[None, None]","['6', '12']"
337,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['9', '8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27']","['17', '16', '3', '15', '11', '25', '20']","['29', None]","['6', '12']"
337,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27']","['17', '16', '3', '15', '11', '25', '20']","['29', '9']","['6', '12']"
339,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29']","['17', '16', '3', '15', '11', '25', '20']","[None, '9']","['6', '12']"
339,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9']","['17', '16', '3', '15', '11', '25', '20']","[None, None]","['6', '12']"
339,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['24', '31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9']","['17', '16', '3', '15', '11', '25', '20']","['8', None]","['6', '12']"
339,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9']","['17', '16', '3', '15', '11', '25', '20']","['8', '24']","['6', '12']"
340,12 finished I/O → ready queue,io_to_ready,12,IO1,"['31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12']","['17', '16', '3', '15', '11', '25', '20']","['8', '24']","['6', None]"
340,17 dispatched to IO1,dispatch_io,17,IO1,"['31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12']","['16', '3', '15', '11', '25', '20']","['8', '24']","['6', '17']"
341,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8']","['16', '3', '15', '11', '25', '20']","[None, '24']","['6', '17']"
341,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['31', '22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8']","['16', '3', '15', '11', '25', '20', '24']","[None, None]","['6', '17']"
341,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['22', '18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8']","['16', '3', '15', '11', '25', '20', '24']","['31', None]","['6', '17']"
341,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8']","['16', '3', '15', '11', '25', '20', '24']","['31', '22']","['6', '17']"
343,32 added to ready queue,enqueue,32,,"['18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32']","['16', '3', '15', '11', '25', '20', '24']","['31', '22']","['6', '17']"
343,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31']","['16', '3', '15', '11', '25', '20', '24']","[None, '22']","['6', '17']"
343,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['18', '13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22']","['16', '3', '15', '11', '25', '20', '24']","[None, None]","['6', '17']"
343,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22']","['16', '3', '15', '11', '25', '20', '24']","['18', None]","['6', '17']"
343,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22']","['16', '3', '15', '11', '25', '20', '24']","['18', '13']","['6', '17']"
345,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18']","['16', '3', '15', '11', '25', '20', '24']","[None, '13']","['6', '17']"
345,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13']","['16', '3', '15', '11', '25', '20', '24']","[None, None]","['6', '17']"
345,17 finished I/O → ready queue,io_to_ready,17,IO1,"['21', '14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17']","['16', '3', '15', '11', '25', '20', '24']","[None, None]","['6', None]"
345,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17']","['16', '3', '15', '11', '25', '20', '24']","['21', None]","['6', None]"
345,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17']","['16', '3', '15', '11', '25', '20', '24']","['21', '14']","['6', None]"
345,16 dispatched to IO1,dispatch_io,16,IO1,"['19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17']","['3', '15', '11', '25', '20', '24']","['21', '14']","['6', '16']"
347,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21']","['3', '15', '11', '25', '20', '24']","[None, '14']","['6', '16']"
347,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['19', '30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14']","['3', '15', '11', '25', '20', '24']","[None, None]","['6', '16']"
347,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['30', '28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14']","['3', '15', '11', '25', '20', '24']","['19', None]","['6', '16']"
347,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14']","['3', '15', '11', '25', '20', '24']","['19', '30']","['6', '16']"
349,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19']","['3', '15', '11', '25', '20', '24']","[None, '30']","['6', '16']"
349,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['28', '26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30']","['3', '15', '11', '25', '20', '24']","[None, None]","['6', '16']"
349,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['26', '23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30']","['3', '15', '11', '25', '20', '24']","['28', None]","['6', '16']"
349,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30']","['3', '15', '11', '25', '20', '24']","['28', '26']","['6', '16']"
350,33 added to ready queue,enqueue,33,,"['23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33']","['3', '15', '11', '25', '20', '24']","['28', '26']","['6', '16']"
350,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['23', '1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28']","['3', '15', '11', '25', '20', '24']","[None, '26']","['6', '16']"
350,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28']","['3', '15', '11', '25', '20', '24']","['23', '26']","['6', '16']"
351,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26']","['3', '15', '11', '25', '20', '24']","['23', None]","['6', '16']"
351,6 finished I/O → ready queue,io_to_ready,6,IO0,"['1', '27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6']","['3', '15', '11', '25', '20', '24']","['23', None]","[None, '16']"
351,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6']","['3', '15', '11', '25', '20', '24']","['23', '1']","[None, '16']"
351,3 dispatched to IO0,dispatch_io,3,IO0,"['27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6']","['15', '11', '25', '20', '24']","['23', '1']","['3', '16']"
352,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['27', '29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23']","['15', '11', '25', '20', '24']","[None, '1']","['3', '16']"
352,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23']","['15', '11', '25', '20', '24']","['27', '1']","['3', '16']"
353,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['29', '9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1']","['15', '11', '25', '20', '24']","['27', None]","['3', '16']"
353,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1']","['15', '11', '25', '20', '24']","['27', '29']","['3', '16']"
354,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['9', '12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27']","['15', '11', '25', '20', '24']","[None, '29']","['3', '16']"
354,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27']","['15', '11', '25', '20', '24']","['9', '29']","['3', '16']"
355,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['12', '8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29']","['15', '11', '25', '20', '24']","['9', None]","['3', '16']"
355,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29']","['15', '11', '25', '20', '24']","['9', '12']","['3', '16']"
356,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9']","['15', '11', '25', '20', '24']","[None, '12']","['3', '16']"
356,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9']","['15', '11', '25', '20', '24']","['8', '12']","['3', '16']"
357,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8']","['15', '11', '25', '20', '24']","[None, '12']","['3', '16']"
357,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['32', '31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12']","['15', '11', '25', '20', '24']","[None, None]","['3', '16']"
357,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['31', '22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12']","['15', '11', '25', '20', '24']","['32', None]","['3', '16']"
357,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12']","['15', '11', '25', '20', '24']","['32', '31']","['3', '16']"
358,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['22', '18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32']","['15', '11', '25', '20', '24']","[None, '31']","['3', '16']"
358,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32']","['15', '11', '25', '20', '24']","['22', '31']","['3', '16']"
359,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['18', '13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31']","['15', '11', '25', '20', '24']","['22', None]","['3', '16']"
359,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31']","['15', '11', '25', '20', '24']","['22', '18']","['3', '16']"
360,34 added to ready queue,enqueue,34,,"['13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34']","['15', '11', '25', '20', '24']","['22', '18']","['3', '16']"
360,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['13', '17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34']","['15', '11', '25', '20', '24', '22']","[None, '18']","['3', '16']"
360,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34']","['15', '11', '25', '20', '24', '22']","['13', '18']","['3', '16']"
361,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34']","['15', '11', '25', '20', '24', '22', '13']","[None, '18']","['3', '16']"
361,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18']","['15', '11', '25', '20', '24', '22', '13']","[None, None]","['3', '16']"
361,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18']","['15', '11', '25', '20', '24', '22', '13']","['17', None]","['3', '16']"
361,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18']","['15', '11', '25', '20', '24', '22', '13']","['17', '21']","['3', '16']"
363,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17']","['15', '11', '25', '20', '24', '22', '13']","[None, '21']","['3', '16']"
363,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21']","['15', '11', '25', '20', '24', '22', '13']","[None, None]","['3', '16']"
363,16 finished I/O → ready queue,io_to_ready,16,IO1,"['14', '19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16']","['15', '11', '25', '20', '24', '22', '13']","[None, None]","['3', None]"
363,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['19', '30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16']","['15', '11', '25', '20', '24', '22', '13']","['14', None]","['3', None]"
363,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16']","['15', '11', '25', '20', '24', '22', '13']","['14', '19']","['3', None]"
363,15 dispatched to IO1,dispatch_io,15,IO1,"['30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16']","['11', '25', '20', '24', '22', '13']","['14', '19']","['3', '15']"
364,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['30', '33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19']","['11', '25', '20', '24', '22', '13']","['14', None]","['3', '15']"
364,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19']","['11', '25', '20', '24', '22', '13']","['14', '30']","['3', '15']"
365,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14']","['11', '25', '20', '24', '22', '13']","[None, '30']","['3', '15']"
365,3 finished I/O → ready queue,io_to_ready,3,IO0,"['33', '28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3']","['11', '25', '20', '24', '22', '13']","[None, '30']","[None, '15']"
365,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3']","['11', '25', '20', '24', '22', '13']","['33', '30']","[None, '15']"
365,11 dispatched to IO0,dispatch_io,11,IO0,"['28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3']","['25', '20', '24', '22', '13']","['33', '30']","['11', '15']"
366,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['28', '26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30']","['25', '20', '24', '22', '13']","['33', None]","['11', '15']"
366,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30']","['25', '20', '24', '22', '13']","['33', '28']","['11', '15']"
367,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['26', '6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33']","['25', '20', '24', '22', '13']","[None, '28']","['11', '15']"
367,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33']","['25', '20', '24', '22', '13']","['26', '28']","['11', '15']"
368,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['6', '23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28']","['25', '20', '24', '22', '13']","['26', None]","['11', '15']"
368,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28']","['25', '20', '24', '22', '13']","['26', '6']","['11', '15']"
369,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['23', '1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26']","['25', '20', '24', '22', '13']","[None, '6']","['11', '15']"
369,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26']","['25', '20', '24', '22', '13']","['23', '6']","['11', '15']"
370,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26']","['25', '20', '24', '22', '13', '23']","[None, '6']","['11', '15']"
370,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6']","['25', '20', '24', '22', '13', '23']","[None, None]","['11', '15']"
370,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['27', '29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6']","['25', '20', '24', '22', '13', '23']","['1', None]","['11', '15']"
370,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6']","['25', '20', '24', '22', '13', '23']","['1', '27']","['11', '15']"
372,1 finished all bursts,finished,1,CPU0,"['29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6']","['25', '20', '24', '22', '13', '23']","[None, '27']","['11', '15']"
372,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['29', '9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27']","['25', '20', '24', '22', '13', '23']","[None, None]","['11', '15']"
372,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['9', '8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27']","['25', '20', '24', '22', '13', '23']","['29', None]","['11', '15']"
372,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27']","['25', '20', '24', '22', '13', '23']","['29', '9']","['11', '15']"
373,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['8', '12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29']","['25', '20', '24', '22', '13', '23']","[None, '9']","['11', '15']"
373,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29']","['25', '20', '24', '22', '13', '23']","['8', '9']","['11', '15']"
374,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['12', '32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29']","['25', '20', '24', '22', '13', '23', '9']","['8', None]","['11', '15']"
374,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29']","['25', '20', '24', '22', '13', '23', '9']","['8', '12']","['11', '15']"
375,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['32', '31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8']","['25', '20', '24', '22', '13', '23', '9']","[None, '12']","['11', '15']"
375,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8']","['25', '20', '24', '22', '13', '23', '9']","['32', '12']","['11', '15']"
376,35 added to ready queue,enqueue,35,,"['31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35']","['25', '20', '24', '22', '13', '23', '9']","['32', '12']","['11', '15']"
376,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['31', '34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12']","['25', '20', '24', '22', '13', '23', '9']","['32', None]","['11', '15']"
376,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12']","['25', '20', '24', '22', '13', '23', '9']","['32', '31']","['11', '15']"
377,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['34', '18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32']","['25', '20', '24', '22', '13', '23', '9']","[None, '31']","['11', '15']"
377,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32']","['25', '20', '24', '22', '13', '23', '9']","['34', '31']","['11', '15']"
378,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['18', '17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31']","['25', '20', '24', '22', '13', '23', '9']","['34', None]","['11', '15']"
378,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31']","['25', '20', '24', '22', '13', '23', '9']","['34', '18']","['11', '15']"
379,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34']","['25', '20', '24', '22', '13', '23', '9']","[None, '18']","['11', '15']"
379,11 finished I/O → ready queue,io_to_ready,11,IO0,"['17', '21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11']","['25', '20', '24', '22', '13', '23', '9']","[None, '18']","[None, '15']"
379,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11']","['25', '20', '24', '22', '13', '23', '9']","['17', '18']","[None, '15']"
379,25 dispatched to IO0,dispatch_io,25,IO0,"['21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11']","['20', '24', '22', '13', '23', '9']","['17', '18']","['25', '15']"
380,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11']","['20', '24', '22', '13', '23', '9', '17']","[None, '18']","['25', '15']"
380,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['21', '16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11']","['20', '24', '22', '13', '23', '9', '17', '18']","[None, None]","['25', '15']"
380,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11']","['20', '24', '22', '13', '23', '9', '17', '18']","['21', None]","['25', '15']"
380,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11']","['20', '24', '22', '13', '23', '9', '17', '18']","['21', '16']","['25', '15']"
382,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21']","['20', '24', '22', '13', '23', '9', '17', '18']","[None, '16']","['25', '15']"
382,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16']","['20', '24', '22', '13', '23', '9', '17', '18']","[None, None]","['25', '15']"
382,15 finished I/O → ready queue,io_to_ready,15,IO1,"['19', '14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15']","['20', '24', '22', '13', '23', '9', '17', '18']","[None, None]","['25', None]"
382,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15']","['20', '24', '22', '13', '23', '9', '17', '18']","['19', None]","['25', None]"
382,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15']","['20', '24', '22', '13', '23', '9', '17', '18']","['19', '14']","['25', None]"
382,20 dispatched to IO1,dispatch_io,20,IO1,"['3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15']","['24', '22', '13', '23', '9', '17', '18']","['19', '14']","['25', '20']"
383,36 added to ready queue,enqueue,36,,"['3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36']","['24', '22', '13', '23', '9', '17', '18']","['19', '14']","['25', '20']"
383,20 finished I/O → ready queue,io_to_ready,20,IO1,"['3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20']","['24', '22', '13', '23', '9', '17', '18']","['19', '14']","['25', None]"
383,24 dispatched to IO1,dispatch_io,24,IO1,"['3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20']","['22', '13', '23', '9', '17', '18']","['19', '14']","['25', '24']"
384,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19']","['22', '13', '23', '9', '17', '18']","[None, '14']","['25', '24']"
384,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['3', '30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14']","['22', '13', '23', '9', '17', '18']","[None, None]","['25', '24']"
384,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['30', '33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14']","['22', '13', '23', '9', '17', '18']","['3', None]","['25', '24']"
384,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14']","['22', '13', '23', '9', '17', '18']","['3', '30']","['25', '24']"
386,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3']","['22', '13', '23', '9', '17', '18']","[None, '30']","['25', '24']"
386,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['33', '28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30']","['22', '13', '23', '9', '17', '18']","[None, None]","['25', '24']"
386,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['28', '26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30']","['22', '13', '23', '9', '17', '18']","['33', None]","['25', '24']"
386,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30']","['22', '13', '23', '9', '17', '18']","['33', '28']","['25', '24']"
388,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33']","['22', '13', '23', '9', '17', '18']","[None, '28']","['25', '24']"
388,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['26', '6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28']","['22', '13', '23', '9', '17', '18']","[None, None]","['25', '24']"
388,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['6', '27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28']","['22', '13', '23', '9', '17', '18']","['26', None]","['25', '24']"
388,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28']","['22', '13', '23', '9', '17', '18']","['26', '6']","['25', '24']"
389,24 finished I/O → ready queue,io_to_ready,24,IO1,"['27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24']","['22', '13', '23', '9', '17', '18']","['26', '6']","['25', None]"
389,22 dispatched to IO1,dispatch_io,22,IO1,"['27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24']","['13', '23', '9', '17', '18']","['26', '6']","['25', '22']"
390,26 finished CPU → ready queue,cpu_to_ready,26,CPU0,"['27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26']","['13', '23', '9', '17', '18']","[None, '6']","['25', '22']"
390,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6']","['13', '23', '9', '17', '18']","[None, None]","['25', '22']"
390,22 finished I/O → ready queue,io_to_ready,22,IO1,"['27', '29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22']","['13', '23', '9', '17', '18']","[None, None]","['25', None]"
390,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['29', '8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22']","['13', '23', '9', '17', '18']","['27', None]","['25', None]"
390,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22']","['13', '23', '9', '17', '18']","['27', '29']","['25', None]"
390,13 dispatched to IO1,dispatch_io,13,IO1,"['8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22']","['23', '9', '17', '18']","['27', '29']","['25', '13']"
391,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['8', '35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27']","['23', '9', '17', '18']","[None, '29']","['25', '13']"
391,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27']","['23', '9', '17', '18']","['8', '29']","['25', '13']"
392,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['35', '12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29']","['23', '9', '17', '18']","['8', None]","['25', '13']"
392,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29']","['23', '9', '17', '18']","['8', '35']","['25', '13']"
393,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['12', '32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8']","['23', '9', '17', '18']","[None, '35']","['25', '13']"
393,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8']","['23', '9', '17', '18']","['12', '35']","['25', '13']"
394,37 added to ready queue,enqueue,37,,"['32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37']","['23', '9', '17', '18']","['12', '35']","['25', '13']"
394,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35']","['23', '9', '17', '18']","['12', None]","['25', '13']"
394,25 finished I/O → ready queue,io_to_ready,25,IO0,"['32', '31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25']","['23', '9', '17', '18']","['12', None]","[None, '13']"
394,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25']","['23', '9', '17', '18']","['12', '32']","[None, '13']"
394,23 dispatched to IO0,dispatch_io,23,IO0,"['31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25']","['9', '17', '18']","['12', '32']","['23', '13']"
395,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12']","['9', '17', '18']","[None, '32']","['23', '13']"
395,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['31', '34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12']","['9', '17', '18', '32']","[None, None]","['23', '13']"
395,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['34', '11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12']","['9', '17', '18', '32']","['31', None]","['23', '13']"
395,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12']","['9', '17', '18', '32']","['31', '34']","['23', '13']"
397,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31']","['9', '17', '18', '32']","[None, '34']","['23', '13']"
397,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34']","['9', '17', '18', '32']","[None, None]","['23', '13']"
397,23 finished I/O → ready queue,io_to_ready,23,IO0,"['11', '21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23']","['9', '17', '18', '32']","[None, None]","[None, '13']"
397,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['21', '16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23']","['9', '17', '18', '32']","['11', None]","[None, '13']"
397,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23']","['9', '17', '18', '32']","['11', '21']","[None, '13']"
397,9 dispatched to IO0,dispatch_io,9,IO0,"['16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23']","['17', '18', '32']","['11', '21']","['9', '13']"
399,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11']","['17', '18', '32']","[None, '21']","['9', '13']"
399,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21']","['17', '18', '32']","[None, None]","['9', '13']"
399,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21']","['17', '18', '32']","['16', None]","['9', '13']"
399,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21']","['17', '18', '32']","['16', '15']","['9', '13']"
401,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16']","['17', '18', '32']","[None, '15']","['9', '13']"
401,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['36', '20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15']","['17', '18', '32']","[None, None]","['9', '13']"
401,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['20', '19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15']","['17', '18', '32']","['36', None]","['9', '13']"
401,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15']","['17', '18', '32']","['36', '20']","['9', '13']"
402,13 finished I/O → ready queue,io_to_ready,13,IO1,"['19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13']","['17', '18', '32']","['36', '20']","['9', None]"
402,17 dispatched to IO1,dispatch_io,17,IO1,"['19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13']","['18', '32']","['36', '20']","['9', '17']"
403,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36']","['18', '32']","[None, '20']","['9', '17']"
403,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['19', '14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20']","['18', '32']","[None, None]","['9', '17']"
403,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20']","['18', '32']","['19', None]","['9', '17']"
403,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20']","['18', '32']","['19', '14']","['9', '17']"
404,38 added to ready queue,enqueue,38,,"['3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38']","['18', '32']","['19', '14']","['9', '17']"
405,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19']","['18', '32']","[None, '14']","['9', '17']"
405,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['3', '30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14']","['18', '32']","[None, None]","['9', '17']"
405,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['30', '33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14']","['18', '32']","['3', None]","['9', '17']"
405,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14']","['18', '32']","['3', '30']","['9', '17']"
407,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3']","['18', '32']","[None, '30']","['9', '17']"
407,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['33', '28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30']","['18', '32']","[None, None]","['9', '17']"
407,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['28', '24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30']","['18', '32']","['33', None]","['9', '17']"
407,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30']","['18', '32']","['33', '28']","['9', '17']"
408,39 added to ready queue,enqueue,39,,"['24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39']","['18', '32']","['33', '28']","['9', '17']"
408,17 finished I/O → ready queue,io_to_ready,17,IO1,"['24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17']","['18', '32']","['33', '28']","['9', None]"
408,18 dispatched to IO1,dispatch_io,18,IO1,"['24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17']",['32'],"['33', '28']","['9', '18']"
409,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33']",['32'],"[None, '28']","['9', '18']"
409,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['24', '26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28']",['32'],"[None, None]","['9', '18']"
409,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['26', '6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28']",['32'],"['24', None]","['9', '18']"
409,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28']",['32'],"['24', '26']","['9', '18']"
411,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24']",['32'],"[None, '26']","['9', '18']"
411,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['6', '22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26']",['32'],"[None, None]","['9', '18']"
411,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['22', '27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26']",['32'],"['6', None]","['9', '18']"
411,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26']",['32'],"['6', '22']","['9', '18']"
413,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26']","['32', '6']","[None, '22']","['9', '18']"
413,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['27', '29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22']","['32', '6']","[None, None]","['9', '18']"
413,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['29', '8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22']","['32', '6']","['27', None]","['9', '18']"
413,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22']","['32', '6']","['27', '29']","['9', '18']"
414,9 finished I/O → ready queue,io_to_ready,9,IO0,"['8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9']","['32', '6']","['27', '29']","[None, '18']"
414,32 dispatched to IO0,dispatch_io,32,IO0,"['8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9']",['6'],"['27', '29']","['32', '18']"
415,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27']",['6'],"[None, '29']","['32', '18']"
415,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['8', '37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29']",['6'],"[None, None]","['32', '18']"
415,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['37', '35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29']",['6'],"['8', None]","['32', '18']"
415,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29']",['6'],"['8', '37']","['32', '18']"
416,40 added to ready queue,enqueue,40,,"['35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40']",['6'],"['8', '37']","['32', '18']"
416,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['35', '25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8']",['6'],"[None, '37']","['32', '18']"
416,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8']",['6'],"['35', '37']","['32', '18']"
417,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['25', '12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37']",['6'],"['35', None]","['32', '18']"
417,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37']",['6'],"['35', '25']","['32', '18']"
418,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['12', '31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35']",['6'],"[None, '25']","['32', '18']"
418,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35']",['6'],"['12', '25']","['32', '18']"
419,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['31', '34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25']",['6'],"['12', None]","['32', '18']"
419,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25']",['6'],"['12', '31']","['32', '18']"
420,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['34', '23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12']",['6'],"[None, '31']","['32', '18']"
420,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12']",['6'],"['34', '31']","['32', '18']"
421,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['23', '11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31']",['6'],"['34', None]","['32', '18']"
421,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31']",['6'],"['34', '23']","['32', '18']"
422,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['11', '21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34']",['6'],"[None, '23']","['32', '18']"
422,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34']",['6'],"['11', '23']","['32', '18']"
423,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['21', '16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23']",['6'],"['11', None]","['32', '18']"
423,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23']",['6'],"['11', '21']","['32', '18']"
424,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['16', '15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11']",['6'],"[None, '21']","['32', '18']"
424,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11']",['6'],"['16', '21']","['32', '18']"
425,41 added to ready queue,enqueue,41,,"['15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41']",['6'],"['16', '21']","['32', '18']"
425,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['15', '13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21']",['6'],"['16', None]","['32', '18']"
425,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21']",['6'],"['16', '15']","['32', '18']"
426,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['13', '36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16']",['6'],"[None, '15']","['32', '18']"
426,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16']",['6'],"['13', '15']","['32', '18']"
427,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['36', '20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16']","['6', '15']","['13', None]","['32', '18']"
427,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16']","['6', '15']","['13', '36']","['32', '18']"
428,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13']","['6', '15']","[None, '36']","['32', '18']"
428,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13']","['6', '15']","['20', '36']","['32', '18']"
429,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['38', '19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36']","['6', '15']","['20', None]","['32', '18']"
429,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36']","['6', '15']","['20', '38']","['32', '18']"
430,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20']","['6', '15']","[None, '38']","['32', '18']"
430,18 finished I/O → ready queue,io_to_ready,18,IO1,"['19', '14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18']","['6', '15']","[None, '38']","['32', None]"
430,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18']","['6', '15']","['19', '38']","['32', None]"
430,6 dispatched to IO1,dispatch_io,6,IO1,"['14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18']",['15'],"['19', '38']","['32', '6']"
431,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38']",['15'],"['19', None]","['32', '6']"
431,32 finished I/O → ready queue,io_to_ready,32,IO0,"['14', '3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32']",['15'],"['19', None]","[None, '6']"
431,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32']",['15'],"['19', '14']","[None, '6']"
431,15 dispatched to IO0,dispatch_io,15,IO0,"['3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32']",[],"['19', '14']","['15', '6']"
432,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['3', '30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19']",[],"[None, '14']","['15', '6']"
432,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19']",[],"['3', '14']","['15', '6']"
433,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['30', '39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14']",[],"['3', None]","['15', '6']"
433,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14']",[],"['3', '30']","['15', '6']"
434,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['39', '17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3']",[],"[None, '30']","['15', '6']"
434,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3']",[],"['39', '30']","['15', '6']"
435,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['17', '33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30']",[],"['39', None]","['15', '6']"
435,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30']",[],"['39', '17']","['15', '6']"
436,42 added to ready queue,enqueue,42,,"['33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42']",[],"['39', '17']","['15', '6']"
436,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['33', '28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39']",[],"[None, '17']","['15', '6']"
436,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39']",[],"['33', '17']","['15', '6']"
437,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['28', '24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17']",[],"['33', None]","['15', '6']"
437,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17']",[],"['33', '28']","['15', '6']"
438,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33']",[],"[None, '28']","['15', '6']"
438,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['24', '26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33']",['28'],"[None, None]","['15', '6']"
438,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['26', '22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33']",['28'],"['24', None]","['15', '6']"
438,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33']",['28'],"['24', '26']","['15', '6']"
439,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['22', '9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33']","['28', '24']","[None, '26']","['15', '6']"
439,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33']","['28', '24']","['22', '26']","['15', '6']"
440,43 added to ready queue,enqueue,43,,"['9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43']","['28', '24']","['22', '26']","['15', '6']"
440,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43']","['28', '24', '22']","[None, '26']","['15', '6']"
440,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['9', '27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26']","['28', '24', '22']","[None, None]","['15', '6']"
440,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['27', '29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26']","['28', '24', '22']","['9', None]","['15', '6']"
440,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26']","['28', '24', '22']","['9', '27']","['15', '6']"
442,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9']","['28', '24', '22']","[None, '27']","['15', '6']"
442,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['29', '40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27']","['28', '24', '22']","[None, None]","['15', '6']"
442,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['40', '8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27']","['28', '24', '22']","['29', None]","['15', '6']"
442,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27']","['28', '24', '22']","['29', '40']","['15', '6']"
444,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29']","['28', '24', '22']","[None, '40']","['15', '6']"
444,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['8', '37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29']","['28', '24', '22', '40']","[None, None]","['15', '6']"
444,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['37', '35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29']","['28', '24', '22', '40']","['8', None]","['15', '6']"
444,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29']","['28', '24', '22', '40']","['8', '37']","['15', '6']"
446,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8']","['28', '24', '22', '40']","[None, '37']","['15', '6']"
446,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['35', '25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37']","['28', '24', '22', '40']","[None, None]","['15', '6']"
446,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['25', '12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37']","['28', '24', '22', '40']","['35', None]","['15', '6']"
446,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37']","['28', '24', '22', '40']","['35', '25']","['15', '6']"
447,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,"['12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35']","['28', '24', '22', '40']","[None, '25']","['15', '6']"
447,6 finished I/O → ready queue,io_to_ready,6,IO1,"['12', '31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6']","['28', '24', '22', '40']","[None, '25']","['15', None]"
447,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6']","['28', '24', '22', '40']","['12', '25']","['15', None]"
447,28 dispatched to IO1,dispatch_io,28,IO1,"['31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6']","['24', '22', '40']","['12', '25']","['15', '28']"
448,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6']","['24', '22', '40', '12']","[None, '25']","['15', '28']"
448,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['31', '34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25']","['24', '22', '40', '12']","[None, None]","['15', '28']"
448,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['34', '23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25']","['24', '22', '40', '12']","['31', None]","['15', '28']"
448,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25']","['24', '22', '40', '12']","['31', '34']","['15', '28']"
449,44 added to ready queue,enqueue,44,,"['23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44']","['24', '22', '40', '12']","['31', '34']","['15', '28']"
449,34 finished CPU → ready queue,cpu_to_ready,34,CPU1,"['23', '11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34']","['24', '22', '40', '12']","['31', None]","['15', '28']"
449,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34']","['24', '22', '40', '12']","['31', '23']","['15', '28']"
450,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['11', '41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31']","['24', '22', '40', '12']","[None, '23']","['15', '28']"
450,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31']","['24', '22', '40', '12']","['11', '23']","['15', '28']"
451,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['41', '21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31']","['24', '22', '40', '12', '23']","['11', None]","['15', '28']"
451,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31']","['24', '22', '40', '12', '23']","['11', '41']","['15', '28']"
452,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11']","['24', '22', '40', '12', '23']","[None, '41']","['15', '28']"
452,15 finished I/O → ready queue,io_to_ready,15,IO0,"['21', '16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15']","['24', '22', '40', '12', '23']","[None, '41']","[None, '28']"
452,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15']","['24', '22', '40', '12', '23']","['21', '41']","[None, '28']"
452,24 dispatched to IO0,dispatch_io,24,IO0,"['16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15']","['22', '40', '12', '23']","['21', '41']","['24', '28']"
453,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['16', '13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41']","['22', '40', '12', '23']","['21', None]","['24', '28']"
453,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41']","['22', '40', '12', '23']","['21', '16']","['24', '28']"
454,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21']","['22', '40', '12', '23']","[None, '16']","['24', '28']"
454,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['13', '36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21']","['22', '40', '12', '23', '16']","[None, None]","['24', '28']"
454,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['36', '20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21']","['22', '40', '12', '23', '16']","['13', None]","['24', '28']"
454,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21']","['22', '40', '12', '23', '16']","['13', '36']","['24', '28']"
456,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13']","['22', '40', '12', '23', '16']","[None, '36']","['24', '28']"
456,36 finished CPU → ready queue,cpu_to_ready,36,CPU1,"['20', '18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36']","['22', '40', '12', '23', '16']","[None, None]","['24', '28']"
456,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['18', '38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36']","['22', '40', '12', '23', '16']","['20', None]","['24', '28']"
456,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36']","['22', '40', '12', '23', '16']","['20', '18']","['24', '28']"
457,24 finished I/O → ready queue,io_to_ready,24,IO0,"['38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24']","['22', '40', '12', '23', '16']","['20', '18']","[None, '28']"
457,22 dispatched to IO0,dispatch_io,22,IO0,"['38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24']","['40', '12', '23', '16']","['20', '18']","['22', '28']"
458,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24']","['40', '12', '23', '16', '20']","[None, '18']","['22', '28']"
458,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['38', '32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18']","['40', '12', '23', '16', '20']","[None, None]","['22', '28']"
458,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['32', '19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18']","['40', '12', '23', '16', '20']","['38', None]","['22', '28']"
458,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18']","['40', '12', '23', '16', '20']","['38', '32']","['22', '28']"
460,45 added to ready queue,enqueue,45,,"['19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45']","['40', '12', '23', '16', '20']","['38', '32']","['22', '28']"
460,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38']","['40', '12', '23', '16', '20']","[None, '32']","['22', '28']"
460,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32']","['40', '12', '23', '16', '20']","[None, None]","['22', '28']"
460,22 finished I/O → ready queue,io_to_ready,22,IO0,"['19', '14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22']","['40', '12', '23', '16', '20']","[None, None]","[None, '28']"
460,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22']","['40', '12', '23', '16', '20']","['19', None]","[None, '28']"
460,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22']","['40', '12', '23', '16', '20']","['19', '14']","[None, '28']"
460,40 dispatched to IO0,dispatch_io,40,IO0,"['3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22']","['12', '23', '16', '20']","['19', '14']","['40', '28']"
461,28 finished I/O → ready queue,io_to_ready,28,IO1,"['3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28']","['12', '23', '16', '20']","['19', '14']","['40', None]"
461,12 dispatched to IO1,dispatch_io,12,IO1,"['3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28']","['23', '16', '20']","['19', '14']","['40', '12']"
462,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19']","['23', '16', '20']","[None, '14']","['40', '12']"
462,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['3', '30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14']","['23', '16', '20']","[None, None]","['40', '12']"
462,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['30', '42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14']","['23', '16', '20']","['3', None]","['40', '12']"
462,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14']","['23', '16', '20']","['3', '30']","['40', '12']"
463,40 finished I/O → ready queue,io_to_ready,40,IO0,"['42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40']","['23', '16', '20']","['3', '30']","[None, '12']"
463,23 dispatched to IO0,dispatch_io,23,IO0,"['42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40']","['16', '20']","['3', '30']","['23', '12']"
464,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3']","['16', '20']","[None, '30']","['23', '12']"
464,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['42', '39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30']","['16', '20']","[None, None]","['23', '12']"
464,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['39', '17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30']","['16', '20']","['42', None]","['23', '12']"
464,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30']","['16', '20']","['42', '39']","['23', '12']"
466,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42']","['16', '20']","[None, '39']","['23', '12']"
466,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['17', '33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39']","['16', '20']","[None, None]","['23', '12']"
466,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['33', '43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39']","['16', '20']","['17', None]","['23', '12']"
466,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39']","['16', '20']","['17', '33']","['23', '12']"
467,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17']","['16', '20']","[None, '33']","['23', '12']"
467,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['43', '26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33']","['16', '20']","[None, None]","['23', '12']"
467,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['26', '9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33']","['16', '20']","['43', None]","['23', '12']"
467,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33']","['16', '20']","['43', '26']","['23', '12']"
468,23 finished I/O → ready queue,io_to_ready,23,IO0,"['9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23']","['16', '20']","['43', '26']","[None, '12']"
468,16 dispatched to IO0,dispatch_io,16,IO0,"['9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23']",['20'],"['43', '26']","['16', '12']"
469,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43']",['20'],"[None, '26']","['16', '12']"
469,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['9', '27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26']",['20'],"[None, None]","['16', '12']"
469,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['27', '29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26']",['20'],"['9', None]","['16', '12']"
469,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26']",['20'],"['9', '27']","['16', '12']"
470,46 added to ready queue,enqueue,46,,"['29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46']",['20'],"['9', '27']","['16', '12']"
471,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9']",['20'],"[None, '27']","['16', '12']"
471,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27']",['20'],"[None, None]","['16', '12']"
471,16 finished I/O → ready queue,io_to_ready,16,IO0,"['29', '8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16']",['20'],"[None, None]","[None, '12']"
471,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['8', '37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16']",['20'],"['29', None]","[None, '12']"
471,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16']",['20'],"['29', '8']","[None, '12']"
471,20 dispatched to IO0,dispatch_io,20,IO0,"['37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16']",[],"['29', '8']","['20', '12']"
472,8 finished all bursts,finished,8,CPU1,"['37', '35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16']",[],"['29', None]","['20', '12']"
472,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16']",[],"['29', '37']","['20', '12']"
473,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29']",[],"[None, '37']","['20', '12']"
473,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29']",['37'],"[None, None]","['20', '12']"
473,12 finished I/O → ready queue,io_to_ready,12,IO1,"['35', '6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12']",['37'],"[None, None]","['20', None]"
473,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['6', '25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12']",['37'],"['35', None]","['20', None]"
473,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12']",['37'],"['35', '6']","['20', None]"
473,37 dispatched to IO1,dispatch_io,37,IO1,"['25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12']",[],"['35', '6']","['20', '37']"
475,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35']",[],"[None, '6']","['20', '37']"
475,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['25', '44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6']",[],"[None, None]","['20', '37']"
475,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['44', '34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6']",[],"['25', None]","['20', '37']"
475,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6']",[],"['25', '44']","['20', '37']"
477,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6']",['25'],"[None, '44']","['20', '37']"
477,44 finished CPU → ready queue,cpu_to_ready,44,CPU1,"['34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44']",['25'],"[None, None]","['20', '37']"
477,20 finished I/O → ready queue,io_to_ready,20,IO0,"['34', '31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20']",['25'],"[None, None]","[None, '37']"
477,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['31', '11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20']",['25'],"['34', None]","[None, '37']"
477,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20']",['25'],"['34', '31']","[None, '37']"
477,25 dispatched to IO0,dispatch_io,25,IO0,"['11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20']",[],"['34', '31']","['25', '37']"
478,34 finished CPU → ready queue,cpu_to_ready,34,CPU0,"['11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34']",[],"[None, '31']","['25', '37']"
478,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['11', '15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31']",[],"[None, None]","['25', '37']"
478,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31']",[],"['11', None]","['25', '37']"
478,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31']",[],"['11', '15']","['25', '37']"
480,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11']",[],"[None, '15']","['25', '37']"
480,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['41', '21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15']",[],"[None, None]","['25', '37']"
480,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['21', '13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15']",[],"['41', None]","['25', '37']"
480,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15']",[],"['41', '21']","['25', '37']"
481,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['13', '36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21']",[],"['41', None]","['25', '37']"
481,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21']",[],"['41', '13']","['25', '37']"
482,47 added to ready queue,enqueue,47,,"['36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47']",[],"['41', '13']","['25', '37']"
482,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['36', '24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41']",[],"[None, '13']","['25', '37']"
482,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41']",[],"['36', '13']","['25', '37']"
483,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['24', '18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41']",['13'],"['36', None]","['25', '37']"
483,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41']",['13'],"['36', '24']","['25', '37']"
484,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['18', '45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36']",['13'],"[None, '24']","['25', '37']"
484,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36']",['13'],"['18', '24']","['25', '37']"
485,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18']",['13'],"[None, '24']","['25', '37']"
485,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['45', '38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24']",['13'],"[None, None]","['25', '37']"
485,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['38', '32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24']",['13'],"['45', None]","['25', '37']"
485,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24']",['13'],"['45', '38']","['25', '37']"
487,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45']",['13'],"[None, '38']","['25', '37']"
487,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['32', '22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38']",['13'],"[None, None]","['25', '37']"
487,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['22', '28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38']",['13'],"['32', None]","['25', '37']"
487,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38']",['13'],"['32', '22']","['25', '37']"
489,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32']",['13'],"[None, '22']","['25', '37']"
489,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22']",['13'],"[None, None]","['25', '37']"
489,37 finished I/O → ready queue,io_to_ready,37,IO1,"['28', '19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37']",['13'],"[None, None]","['25', None]"
489,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['19', '14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37']",['13'],"['28', None]","['25', None]"
489,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37']",['13'],"['28', '19']","['25', None]"
489,13 dispatched to IO1,dispatch_io,13,IO1,"['14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37']",[],"['28', '19']","['25', '13']"
491,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28']",[],"[None, '19']","['25', '13']"
491,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['14', '40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28']",['19'],"[None, None]","['25', '13']"
491,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['40', '3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28']",['19'],"['14', None]","['25', '13']"
491,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28']",['19'],"['14', '40']","['25', '13']"
493,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14']",['19'],"[None, '40']","['25', '13']"
493,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['3', '30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40']",['19'],"[None, None]","['25', '13']"
493,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['30', '42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40']",['19'],"['3', None]","['25', '13']"
493,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40']",['19'],"['3', '30']","['25', '13']"
494,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30']",['19'],"['3', None]","['25', '13']"
494,25 finished I/O → ready queue,io_to_ready,25,IO0,"['42', '39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25']",['19'],"['3', None]","[None, '13']"
494,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25']",['19'],"['3', '42']","[None, '13']"
494,19 dispatched to IO0,dispatch_io,19,IO0,"['39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25']",[],"['3', '42']","['19', '13']"
495,48 added to ready queue,enqueue,48,,"['39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48']",[],"['3', '42']","['19', '13']"
495,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['39', '17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3']",[],"[None, '42']","['19', '13']"
495,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3']",[],"['39', '42']","['19', '13']"
496,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39']",[],"[None, '42']","['19', '13']"
496,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['17', '33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42']",[],"[None, None]","['19', '13']"
496,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['33', '23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42']",[],"['17', None]","['19', '13']"
496,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42']",[],"['17', '33']","['19', '13']"
498,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42']",['17'],"[None, '33']","['19', '13']"
498,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['23', '43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33']",['17'],"[None, None]","['19', '13']"
498,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['43', '26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33']",['17'],"['23', None]","['19', '13']"
498,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33']",['17'],"['23', '43']","['19', '13']"
500,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23']",['17'],"[None, '43']","['19', '13']"
500,43 finished CPU → ready queue,cpu_to_ready,43,CPU1,"['26', '46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43']",['17'],"[None, None]","['19', '13']"
500,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['46', '9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43']",['17'],"['26', None]","['19', '13']"
500,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43']",['17'],"['26', '46']","['19', '13']"
502,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26']",['17'],"[None, '46']","['19', '13']"
502,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['9', '27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46']",['17'],"[None, None]","['19', '13']"
502,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['27', '16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46']",['17'],"['9', None]","['19', '13']"
502,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46']",['17'],"['9', '27']","['19', '13']"
504,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9']",['17'],"[None, '27']","['19', '13']"
504,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['16', '29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27']",['17'],"[None, None]","['19', '13']"
504,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['29', '12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27']",['17'],"['16', None]","['19', '13']"
504,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27']",['17'],"['16', '29']","['19', '13']"
506,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16']",['17'],"[None, '29']","['19', '13']"
506,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['12', '35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29']",['17'],"[None, None]","['19', '13']"
506,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['35', '6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29']",['17'],"['12', None]","['19', '13']"
506,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29']",['17'],"['12', '35']","['19', '13']"
507,49 added to ready queue,enqueue,49,,"['6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49']",['17'],"['12', '35']","['19', '13']"
508,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12']",['17'],"[None, '35']","['19', '13']"
508,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['6', '44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35']",['17'],"[None, None]","['19', '13']"
508,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['44', '20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35']",['17'],"['6', None]","['19', '13']"
508,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35']",['17'],"['6', '44']","['19', '13']"
510,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6']",['17'],"[None, '44']","['19', '13']"
510,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['20', '34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44']",['17'],"[None, None]","['19', '13']"
510,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['34', '31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44']",['17'],"['20', None]","['19', '13']"
510,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44']",['17'],"['20', '34']","['19', '13']"
512,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44']","['17', '20']","[None, '34']","['19', '13']"
512,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['31', '11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34']","['17', '20']","[None, None]","['19', '13']"
512,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['11', '15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34']","['17', '20']","['31', None]","['19', '13']"
512,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34']","['17', '20']","['31', '11']","['19', '13']"
513,19 finished I/O → ready queue,io_to_ready,19,IO0,"['15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19']","['17', '20']","['31', '11']","[None, '13']"
513,13 finished I/O → ready queue,io_to_ready,13,IO1,"['15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13']","['17', '20']","['31', '11']","[None, None]"
513,17 dispatched to IO0,dispatch_io,17,IO0,"['15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13']",['20'],"['31', '11']","['17', None]"
513,20 dispatched to IO1,dispatch_io,20,IO1,"['15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13']",[],"['31', '11']","['17', '20']"
514,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31']",[],"[None, '11']","['17', '20']"
514,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['15', '21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11']",[],"[None, None]","['17', '20']"
514,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['21', '47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11']",[],"['15', None]","['17', '20']"
514,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11']",[],"['15', '21']","['17', '20']"
515,50 added to ready queue,enqueue,50,,"['47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50']",[],"['15', '21']","['17', '20']"
516,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15']",[],"[None, '21']","['17', '20']"
516,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['47', '41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21']",[],"[None, None]","['17', '20']"
516,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['41', '36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21']",[],"['47', None]","['17', '20']"
516,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21']",[],"['47', '41']","['17', '20']"
518,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47']",[],"[None, '41']","['17', '20']"
518,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41']",[],"[None, None]","['17', '20']"
518,17 finished I/O → ready queue,io_to_ready,17,IO0,"['36', '18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17']",[],"[None, None]","[None, '20']"
518,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['18', '24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17']",[],"['36', None]","[None, '20']"
518,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17']",[],"['36', '18']","[None, '20']"
519,20 finished I/O → ready queue,io_to_ready,20,IO1,"['24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20']",[],"['36', '18']","[None, None]"
520,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36']",[],"[None, '18']","[None, None]"
520,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18']",[],"[None, None]","[None, None]"
520,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['45', '38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18']",[],"['24', None]","[None, None]"
520,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18']",[],"['24', '45']","[None, None]"
522,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24']",[],"[None, '45']","[None, None]"
522,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['38', '32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45']",[],"[None, None]","[None, None]"
522,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['32', '22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45']",[],"['38', None]","[None, None]"
522,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45']",[],"['38', '32']","[None, None]"
523,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['22', '37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32']",[],"['38', None]","[None, None]"
523,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32']",[],"['38', '22']","[None, None]"
524,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38']",[],"[None, '22']","[None, None]"
524,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['37', '28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38']",['22'],"[None, None]","[None, None]"
524,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['28', '14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38']",['22'],"['37', None]","[None, None]"
524,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38']",['22'],"['37', '28']","[None, None]"
524,22 dispatched to IO0,dispatch_io,22,IO0,"['14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38']",[],"['37', '28']","['22', None]"
526,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37']",[],"[None, '28']","['22', None]"
526,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['14', '40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28']",[],"[None, None]","['22', None]"
526,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['40', '30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28']",[],"['14', None]","['22', None]"
526,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28']",[],"['14', '40']","['22', None]"
528,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14']",[],"[None, '40']","['22', None]"
528,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['30', '25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40']",[],"[None, None]","['22', None]"
528,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['25', '48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40']",[],"['30', None]","['22', None]"
528,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40']",[],"['30', '25']","['22', None]"
530,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30']",[],"[None, '25']","['22', None]"
530,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25']",[],"[None, None]","['22', None]"
530,22 finished I/O → ready queue,io_to_ready,22,IO0,"['48', '3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22']",[],"[None, None]","[None, None]"
530,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['3', '39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22']",[],"['48', None]","[None, None]"
530,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22']",[],"['48', '3']","[None, None]"
531,3 finished all bursts,finished,3,CPU1,"['39', '42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22']",[],"['48', None]","[None, None]"
531,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22']",[],"['48', '39']","[None, None]"
532,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['42', '33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48']",[],"[None, '39']","[None, None]"
532,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48']",[],"['42', '39']","[None, None]"
533,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['33', '23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39']",[],"['42', None]","[None, None]"
533,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39']",[],"['42', '33']","[None, None]"
534,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['23', '43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42']",[],"[None, '33']","[None, None]"
534,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42']",[],"['23', '33']","[None, None]"
535,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['43', '26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33']",[],"['23', None]","[None, None]"
535,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33']",[],"['23', '43']","[None, None]"
536,23 finished all bursts,finished,23,CPU0,"['26', '46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33']",[],"[None, '43']","[None, None]"
536,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33']",[],"['26', '43']","[None, None]"
537,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['46', '9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43']",[],"['26', None]","[None, None]"
537,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43']",[],"['26', '46']","[None, None]"
538,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['9', '27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26']",[],"[None, '46']","[None, None]"
538,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26']",[],"['9', '46']","[None, None]"
539,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['27', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46']",[],"['9', None]","[None, None]"
539,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46']",[],"['9', '27']","[None, None]"
540,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9']",[],"[None, '27']","[None, None]"
540,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9']",['27'],"[None, None]","[None, None]"
540,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9']",['27'],"['16', None]","[None, None]"
540,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9']",['27'],"['16', '29']","[None, None]"
540,27 dispatched to IO0,dispatch_io,27,IO0,"['49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9']",[],"['16', '29']","['27', None]"
542,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16']",[],"[None, '29']","['27', None]"
542,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29']",[],"[None, None]","['27', None]"
542,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29']",[],"['49', None]","['27', None]"
542,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29']",[],"['49', '12']","['27', None]"
544,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49']",[],"[None, '12']","['27', None]"
544,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12']",[],"[None, None]","['27', None]"
544,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12']",[],"['35', None]","['27', None]"
544,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12']",[],"['35', '6']","['27', None]"
546,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35']",[],"[None, '6']","['27', None]"
546,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['44', '34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6']",[],"[None, None]","['27', None]"
546,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['34', '19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6']",[],"['44', None]","['27', None]"
546,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6']",[],"['44', '34']","['27', None]"
548,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44']",[],"[None, '34']","['27', None]"
548,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['19', '13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34']",[],"[None, None]","['27', None]"
548,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34']",[],"['19', None]","['27', None]"
548,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34']",[],"['19', '13']","['27', None]"
550,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19']",[],"[None, '13']","['27', None]"
550,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['31', '11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13']",[],"[None, None]","['27', None]"
550,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['11', '50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13']",[],"['31', None]","['27', None]"
550,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13']",[],"['31', '11']","['27', None]"
552,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31']",[],"[None, '11']","['27', None]"
552,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['50', '15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11']",[],"[None, None]","['27', None]"
552,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['15', '21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11']",[],"['50', None]","['27', None]"
552,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11']",[],"['50', '15']","['27', None]"
554,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50']",[],"[None, '15']","['27', None]"
554,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['21', '47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15']",[],"[None, None]","['27', None]"
554,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['47', '41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15']",[],"['21', None]","['27', None]"
554,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15']",[],"['21', '47']","['27', None]"
556,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21']",[],"[None, '47']","['27', None]"
556,47 finished CPU → wait queue,cpu_to_io,47,CPU1,"['41', '17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21']",['47'],"[None, None]","['27', None]"
556,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['17', '20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21']",['47'],"['41', None]","['27', None]"
556,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21']",['47'],"['41', '17']","['27', None]"
556,47 dispatched to IO1,dispatch_io,47,IO1,"['20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21']",[],"['41', '17']","['27', '47']"
558,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41']",[],"[None, '17']","['27', '47']"
558,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17']",[],"[None, None]","['27', '47']"
558,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['36', '18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17']",[],"['20', None]","['27', '47']"
558,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17']",[],"['20', '36']","['27', '47']"
559,27 finished I/O → ready queue,io_to_ready,27,IO0,"['18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27']",[],"['20', '36']","[None, '47']"
560,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20']",[],"[None, '36']","[None, '47']"
560,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['18', '24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20']",['36'],"[None, None]","[None, '47']"
560,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20']",['36'],"['18', None]","[None, '47']"
560,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20']",['36'],"['18', '24']","[None, '47']"
560,36 dispatched to IO0,dispatch_io,36,IO0,"['45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20']",[],"['18', '24']","['36', '47']"
561,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['45', '32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20']",['24'],"['18', None]","['36', '47']"
561,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20']",['24'],"['18', '45']","['36', '47']"
562,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['32', '38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18']",['24'],"[None, '45']","['36', '47']"
562,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18']",['24'],"['32', '45']","['36', '47']"
563,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['38', '37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45']",['24'],"['32', None]","['36', '47']"
563,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45']",['24'],"['32', '38']","['36', '47']"
564,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['37', '28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32']",['24'],"[None, '38']","['36', '47']"
564,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32']",['24'],"['37', '38']","['36', '47']"
565,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['28', '14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38']",['24'],"['37', None]","['36', '47']"
565,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38']",['24'],"['37', '28']","['36', '47']"
566,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['14', '40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37']",['24'],"[None, '28']","['36', '47']"
566,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37']",['24'],"['14', '28']","['36', '47']"
567,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37']","['24', '14']","[None, '28']","['36', '47']"
567,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['40', '30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28']","['24', '14']","[None, None]","['36', '47']"
567,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['30', '25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28']","['24', '14']","['40', None]","['36', '47']"
567,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28']","['24', '14']","['40', '30']","['36', '47']"
569,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40']","['24', '14']","[None, '30']","['36', '47']"
569,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['25', '22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30']","['24', '14']","[None, None]","['36', '47']"
569,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['22', '48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30']","['24', '14']","['25', None]","['36', '47']"
569,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30']","['24', '14']","['25', '22']","['36', '47']"
571,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25']","['24', '14']","[None, '22']","['36', '47']"
571,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['48', '39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25']","['24', '14', '22']","[None, None]","['36', '47']"
571,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['39', '42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25']","['24', '14', '22']","['48', None]","['36', '47']"
571,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25']","['24', '14', '22']","['48', '39']","['36', '47']"
573,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25']","['24', '14', '22', '48']","[None, '39']","['36', '47']"
573,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['42', '33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39']","['24', '14', '22', '48']","[None, None]","['36', '47']"
573,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['33', '43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39']","['24', '14', '22', '48']","['42', None]","['36', '47']"
573,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39']","['24', '14', '22', '48']","['42', '33']","['36', '47']"
575,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39']","['24', '14', '22', '48', '42']","[None, '33']","['36', '47']"
575,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['43', '26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33']","['24', '14', '22', '48', '42']","[None, None]","['36', '47']"
575,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['26', '46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33']","['24', '14', '22', '48', '42']","['43', None]","['36', '47']"
575,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33']","['24', '14', '22', '48', '42']","['43', '26']","['36', '47']"
577,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43']","['24', '14', '22', '48', '42']","[None, '26']","['36', '47']"
577,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['46', '9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26']","['24', '14', '22', '48', '42']","[None, None]","['36', '47']"
577,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['9', '16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26']","['24', '14', '22', '48', '42']","['46', None]","['36', '47']"
577,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26']","['24', '14', '22', '48', '42']","['46', '9']","['36', '47']"
578,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['16', '29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26']","['24', '14', '22', '48', '42', '9']","['46', None]","['36', '47']"
578,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26']","['24', '14', '22', '48', '42', '9']","['46', '16']","['36', '47']"
579,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['29', '49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46']","['24', '14', '22', '48', '42', '9']","[None, '16']","['36', '47']"
579,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46']","['24', '14', '22', '48', '42', '9']","['29', '16']","['36', '47']"
580,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['49', '12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16']","['24', '14', '22', '48', '42', '9']","['29', None]","['36', '47']"
580,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16']","['24', '14', '22', '48', '42', '9']","['29', '49']","['36', '47']"
581,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['12', '35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29']","['24', '14', '22', '48', '42', '9']","[None, '49']","['36', '47']"
581,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29']","['24', '14', '22', '48', '42', '9']","['12', '49']","['36', '47']"
582,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49']","['24', '14', '22', '48', '42', '9']","['12', None]","['36', '47']"
582,47 finished I/O → ready queue,io_to_ready,47,IO1,"['35', '6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47']","['24', '14', '22', '48', '42', '9']","['12', None]","['36', None]"
582,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47']","['24', '14', '22', '48', '42', '9']","['12', '35']","['36', None]"
582,24 dispatched to IO1,dispatch_io,24,IO1,"['6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47']","['14', '22', '48', '42', '9']","['12', '35']","['36', '24']"
583,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['6', '44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12']","['14', '22', '48', '42', '9']","[None, '35']","['36', '24']"
583,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12']","['14', '22', '48', '42', '9']","['6', '35']","['36', '24']"
584,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['44', '34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35']","['14', '22', '48', '42', '9']","['6', None]","['36', '24']"
584,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35']","['14', '22', '48', '42', '9']","['6', '44']","['36', '24']"
585,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['34', '19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6']","['14', '22', '48', '42', '9']","[None, '44']","['36', '24']"
585,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6']","['14', '22', '48', '42', '9']","['34', '44']","['36', '24']"
586,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44']","['14', '22', '48', '42', '9']","['34', None]","['36', '24']"
586,36 finished I/O → ready queue,io_to_ready,36,IO0,"['19', '13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36']","['14', '22', '48', '42', '9']","['34', None]","[None, '24']"
586,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36']","['14', '22', '48', '42', '9']","['34', '19']","[None, '24']"
586,14 dispatched to IO0,dispatch_io,14,IO0,"['13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36']","['22', '48', '42', '9']","['34', '19']","['14', '24']"
587,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34']","['22', '48', '42', '9']","[None, '19']","['14', '24']"
587,24 finished I/O → ready queue,io_to_ready,24,IO1,"['13', '31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24']","['22', '48', '42', '9']","[None, '19']","['14', None]"
587,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24']","['22', '48', '42', '9']","['13', '19']","['14', None]"
587,22 dispatched to IO1,dispatch_io,22,IO1,"['31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24']","['48', '42', '9']","['13', '19']","['14', '22']"
588,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['31', '11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19']","['48', '42', '9']","['13', None]","['14', '22']"
588,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19']","['48', '42', '9']","['13', '31']","['14', '22']"
589,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13']","['48', '42', '9']","[None, '31']","['14', '22']"
589,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13']","['48', '42', '9']","['11', '31']","['14', '22']"
590,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['50', '15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31']","['48', '42', '9']","['11', None]","['14', '22']"
590,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31']","['48', '42', '9']","['11', '50']","['14', '22']"
591,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11']","['48', '42', '9']","[None, '50']","['14', '22']"
591,22 finished I/O → ready queue,io_to_ready,22,IO1,"['15', '21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22']","['48', '42', '9']","[None, '50']","['14', None]"
591,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22']","['48', '42', '9']","['15', '50']","['14', None]"
591,48 dispatched to IO1,dispatch_io,48,IO1,"['21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22']","['42', '9']","['15', '50']","['14', '48']"
592,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['21', '41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50']","['42', '9']","['15', None]","['14', '48']"
592,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50']","['42', '9']","['15', '21']","['14', '48']"
593,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['41', '17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50']","['42', '9', '15']","[None, '21']","['14', '48']"
593,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50']","['42', '9', '15']","['41', '21']","['14', '48']"
594,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['17', '27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21']","['42', '9', '15']","['41', None]","['14', '48']"
594,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21']","['42', '9', '15']","['41', '17']","['14', '48']"
595,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41']","['42', '9', '15']","[None, '17']","['14', '48']"
595,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['27', '20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17']","['42', '9', '15']","[None, None]","['14', '48']"
595,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['20', '18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17']","['42', '9', '15']","['27', None]","['14', '48']"
595,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17']","['42', '9', '15']","['27', '20']","['14', '48']"
597,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27']","['42', '9', '15']","[None, '20']","['14', '48']"
597,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['18', '45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20']","['42', '9', '15']","[None, None]","['14', '48']"
597,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['45', '32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20']","['42', '9', '15']","['18', None]","['14', '48']"
597,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20']","['42', '9', '15']","['18', '45']","['14', '48']"
598,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['32', '38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20']","['42', '9', '15', '18']","[None, '45']","['14', '48']"
598,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20']","['42', '9', '15', '18']","['32', '45']","['14', '48']"
599,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['38', '37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45']","['42', '9', '15', '18']","['32', None]","['14', '48']"
599,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45']","['42', '9', '15', '18']","['32', '38']","['14', '48']"
600,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['37', '28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32']","['42', '9', '15', '18']","[None, '38']","['14', '48']"
600,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32']","['42', '9', '15', '18']","['37', '38']","['14', '48']"
601,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['28', '40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38']","['42', '9', '15', '18']","['37', None]","['14', '48']"
601,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38']","['42', '9', '15', '18']","['37', '28']","['14', '48']"
602,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37']","['42', '9', '15', '18']","[None, '28']","['14', '48']"
602,14 finished I/O → ready queue,io_to_ready,14,IO0,"['40', '30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14']","['42', '9', '15', '18']","[None, '28']","[None, '48']"
602,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14']","['42', '9', '15', '18']","['40', '28']","[None, '48']"
602,42 dispatched to IO0,dispatch_io,42,IO0,"['30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14']","['9', '15', '18']","['40', '28']","['42', '48']"
603,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,"['30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40']","['9', '15', '18']","[None, '28']","['42', '48']"
603,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,"['30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28']","['9', '15', '18']","[None, None]","['42', '48']"
603,48 finished I/O → ready queue,io_to_ready,48,IO1,"['30', '25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48']","['9', '15', '18']","[None, None]","['42', None]"
603,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['25', '39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48']","['9', '15', '18']","['30', None]","['42', None]"
603,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48']","['9', '15', '18']","['30', '25']","['42', None]"
603,9 dispatched to IO1,dispatch_io,9,IO1,"['39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48']","['15', '18']","['30', '25']","['42', '9']"
604,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48']","['15', '18', '30']","[None, '25']","['42', '9']"
604,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['39', '33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48']","['15', '18', '30', '25']","[None, None]","['42', '9']"
604,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['33', '43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48']","['15', '18', '30', '25']","['39', None]","['42', '9']"
604,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48']","['15', '18', '30', '25']","['39', '33']","['42', '9']"
605,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['43', '26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48']","['15', '18', '30', '25', '39']","[None, '33']","['42', '9']"
605,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48']","['15', '18', '30', '25', '39']","['43', '33']","['42', '9']"
606,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['26', '46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33']","['15', '18', '30', '25', '39']","['43', None]","['42', '9']"
606,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33']","['15', '18', '30', '25', '39']","['43', '26']","['42', '9']"
607,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['46', '16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43']","['15', '18', '30', '25', '39']","[None, '26']","['42', '9']"
607,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43']","['15', '18', '30', '25', '39']","['46', '26']","['42', '9']"
608,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['16', '29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26']","['15', '18', '30', '25', '39']","['46', None]","['42', '9']"
608,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26']","['15', '18', '30', '25', '39']","['46', '16']","['42', '9']"
609,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46']","['15', '18', '30', '25', '39']","[None, '16']","['42', '9']"
609,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['29', '49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16']","['15', '18', '30', '25', '39']","[None, None]","['42', '9']"
609,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['49', '47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16']","['15', '18', '30', '25', '39']","['29', None]","['42', '9']"
609,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16']","['15', '18', '30', '25', '39']","['29', '49']","['42', '9']"
611,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29']","['15', '18', '30', '25', '39']","[None, '49']","['42', '9']"
611,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['47', '12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49']","['15', '18', '30', '25', '39']","[None, None]","['42', '9']"
611,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['12', '35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49']","['15', '18', '30', '25', '39']","['47', None]","['42', '9']"
611,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49']","['15', '18', '30', '25', '39']","['47', '12']","['42', '9']"
613,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47']","['15', '18', '30', '25', '39']","[None, '12']","['42', '9']"
613,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['35', '6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12']","['15', '18', '30', '25', '39']","[None, None]","['42', '9']"
613,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['6', '44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12']","['15', '18', '30', '25', '39']","['35', None]","['42', '9']"
613,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12']","['15', '18', '30', '25', '39']","['35', '6']","['42', '9']"
614,9 finished I/O → ready queue,io_to_ready,9,IO1,"['44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9']","['15', '18', '30', '25', '39']","['35', '6']","['42', None]"
614,15 dispatched to IO1,dispatch_io,15,IO1,"['44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9']","['18', '30', '25', '39']","['35', '6']","['42', '15']"
615,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35']","['18', '30', '25', '39']","[None, '6']","['42', '15']"
615,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['44', '36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6']","['18', '30', '25', '39']","[None, None]","['42', '15']"
615,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['36', '34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6']","['18', '30', '25', '39']","['44', None]","['42', '15']"
615,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6']","['18', '30', '25', '39']","['44', '36']","['42', '15']"
617,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44']","['18', '30', '25', '39']","[None, '36']","['42', '15']"
617,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['34', '24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36']","['18', '30', '25', '39']","[None, None]","['42', '15']"
617,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['24', '19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36']","['18', '30', '25', '39']","['34', None]","['42', '15']"
617,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36']","['18', '30', '25', '39']","['34', '24']","['42', '15']"
619,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36']","['18', '30', '25', '39', '34']","[None, '24']","['42', '15']"
619,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['19', '13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36']","['18', '30', '25', '39', '34', '24']","[None, None]","['42', '15']"
619,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36']","['18', '30', '25', '39', '34', '24']","['19', None]","['42', '15']"
619,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36']","['18', '30', '25', '39', '34', '24']","['19', '13']","['42', '15']"
621,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19']","['18', '30', '25', '39', '34', '24']","[None, '13']","['42', '15']"
621,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13']","['18', '30', '25', '39', '34', '24']","[None, None]","['42', '15']"
621,42 finished I/O → ready queue,io_to_ready,42,IO0,"['31', '11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42']","['18', '30', '25', '39', '34', '24']","[None, None]","[None, '15']"
621,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['11', '22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42']","['18', '30', '25', '39', '34', '24']","['31', None]","[None, '15']"
621,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42']","['18', '30', '25', '39', '34', '24']","['31', '11']","[None, '15']"
621,18 dispatched to IO0,dispatch_io,18,IO0,"['22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42']","['30', '25', '39', '34', '24']","['31', '11']","['18', '15']"
623,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31']","['30', '25', '39', '34', '24']","[None, '11']","['18', '15']"
623,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['22', '50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11']","['30', '25', '39', '34', '24']","[None, None]","['18', '15']"
623,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['50', '21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11']","['30', '25', '39', '34', '24']","['22', None]","['18', '15']"
623,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11']","['30', '25', '39', '34', '24']","['22', '50']","['18', '15']"
625,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22']","['30', '25', '39', '34', '24']","[None, '50']","['18', '15']"
625,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['21', '41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50']","['30', '25', '39', '34', '24']","[None, None]","['18', '15']"
625,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['41', '17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50']","['30', '25', '39', '34', '24']","['21', None]","['18', '15']"
625,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50']","['30', '25', '39', '34', '24']","['21', '41']","['18', '15']"
626,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50']","['30', '25', '39', '34', '24', '21']","[None, '41']","['18', '15']"
626,41 finished CPU → ready queue,cpu_to_ready,41,CPU1,"['17', '27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41']","['30', '25', '39', '34', '24', '21']","[None, None]","['18', '15']"
626,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['27', '20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41']","['30', '25', '39', '34', '24', '21']","['17', None]","['18', '15']"
626,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41']","['30', '25', '39', '34', '24', '21']","['17', '27']","['18', '15']"
628,17 finished all bursts,finished,17,CPU0,"['20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41']","['30', '25', '39', '34', '24', '21']","[None, '27']","['18', '15']"
628,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['20', '45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27']","['30', '25', '39', '34', '24', '21']","[None, None]","['18', '15']"
628,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['45', '32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27']","['30', '25', '39', '34', '24', '21']","['20', None]","['18', '15']"
628,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27']","['30', '25', '39', '34', '24', '21']","['20', '45']","['18', '15']"
629,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27']","['30', '25', '39', '34', '24', '21', '20']","[None, '45']","['18', '15']"
629,45 finished CPU → wait queue,cpu_to_io,45,CPU1,"['32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27']","['30', '25', '39', '34', '24', '21', '20', '45']","[None, None]","['18', '15']"
629,18 finished I/O → ready queue,io_to_ready,18,IO0,"['32', '38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18']","['30', '25', '39', '34', '24', '21', '20', '45']","[None, None]","[None, '15']"
629,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['38', '37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18']","['30', '25', '39', '34', '24', '21', '20', '45']","['32', None]","[None, '15']"
629,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18']","['30', '25', '39', '34', '24', '21', '20', '45']","['32', '38']","[None, '15']"
629,30 dispatched to IO0,dispatch_io,30,IO0,"['37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18']","['25', '39', '34', '24', '21', '20', '45']","['32', '38']","['30', '15']"
630,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['37', '14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18']","['25', '39', '34', '24', '21', '20', '45', '32']","[None, '38']","['30', '15']"
630,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18']","['25', '39', '34', '24', '21', '20', '45', '32']","['37', '38']","['30', '15']"
631,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['14', '40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38']","['25', '39', '34', '24', '21', '20', '45', '32']","['37', None]","['30', '15']"
631,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38']","['25', '39', '34', '24', '21', '20', '45', '32']","['37', '14']","['30', '15']"
632,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['40', '28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37']","['25', '39', '34', '24', '21', '20', '45', '32']","[None, '14']","['30', '15']"
632,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37']","['25', '39', '34', '24', '21', '20', '45', '32']","['40', '14']","['30', '15']"
633,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['28', '48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14']","['25', '39', '34', '24', '21', '20', '45', '32']","['40', None]","['30', '15']"
633,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14']","['25', '39', '34', '24', '21', '20', '45', '32']","['40', '28']","['30', '15']"
634,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['48', '33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40']","['25', '39', '34', '24', '21', '20', '45', '32']","[None, '28']","['30', '15']"
634,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40']","['25', '39', '34', '24', '21', '20', '45', '32']","['48', '28']","['30', '15']"
635,28 finished all bursts,finished,28,CPU1,"['33', '43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40']","['25', '39', '34', '24', '21', '20', '45', '32']","['48', None]","['30', '15']"
635,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40']","['25', '39', '34', '24', '21', '20', '45', '32']","['48', '33']","['30', '15']"
636,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['43', '26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48']","['25', '39', '34', '24', '21', '20', '45', '32']","[None, '33']","['30', '15']"
636,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48']","['25', '39', '34', '24', '21', '20', '45', '32']","['43', '33']","['30', '15']"
637,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,"['26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43']","['25', '39', '34', '24', '21', '20', '45', '32']","[None, '33']","['30', '15']"
637,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['26', '46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33']","['25', '39', '34', '24', '21', '20', '45', '32']","[None, None]","['30', '15']"
637,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['46', '16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33']","['25', '39', '34', '24', '21', '20', '45', '32']","['26', None]","['30', '15']"
637,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33']","['25', '39', '34', '24', '21', '20', '45', '32']","['26', '46']","['30', '15']"
639,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26']","['25', '39', '34', '24', '21', '20', '45', '32']","[None, '46']","['30', '15']"
639,46 finished CPU → wait queue,cpu_to_io,46,CPU1,"['16', '29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26']","['25', '39', '34', '24', '21', '20', '45', '32', '46']","[None, None]","['30', '15']"
639,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['29', '49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26']","['25', '39', '34', '24', '21', '20', '45', '32', '46']","['16', None]","['30', '15']"
639,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26']","['25', '39', '34', '24', '21', '20', '45', '32', '46']","['16', '29']","['30', '15']"
641,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16']","['25', '39', '34', '24', '21', '20', '45', '32', '46']","[None, '29']","['30', '15']"
641,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['49', '47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29']","['25', '39', '34', '24', '21', '20', '45', '32', '46']","[None, None]","['30', '15']"
641,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['47', '12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29']","['25', '39', '34', '24', '21', '20', '45', '32', '46']","['49', None]","['30', '15']"
641,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29']","['25', '39', '34', '24', '21', '20', '45', '32', '46']","['49', '47']","['30', '15']"
643,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29']","['25', '39', '34', '24', '21', '20', '45', '32', '46', '49']","[None, '47']","['30', '15']"
643,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47']","['25', '39', '34', '24', '21', '20', '45', '32', '46', '49']","[None, None]","['30', '15']"
643,30 finished I/O → ready queue,io_to_ready,30,IO0,"['12', '9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30']","['25', '39', '34', '24', '21', '20', '45', '32', '46', '49']","[None, None]","[None, '15']"
643,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30']","['25', '39', '34', '24', '21', '20', '45', '32', '46', '49']","['12', None]","[None, '15']"
643,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30']","['25', '39', '34', '24', '21', '20', '45', '32', '46', '49']","['12', '9']","[None, '15']"
643,25 dispatched to IO0,dispatch_io,25,IO0,"['35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30']","['39', '34', '24', '21', '20', '45', '32', '46', '49']","['12', '9']","['25', '15']"
644,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30']","['39', '34', '24', '21', '20', '45', '32', '46', '49', '12']","[None, '9']","['25', '15']"
644,15 finished I/O → ready queue,io_to_ready,15,IO1,"['35', '6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15']","['39', '34', '24', '21', '20', '45', '32', '46', '49', '12']","[None, '9']","['25', None]"
644,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15']","['39', '34', '24', '21', '20', '45', '32', '46', '49', '12']","['35', '9']","['25', None]"
644,39 dispatched to IO1,dispatch_io,39,IO1,"['6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15']","['34', '24', '21', '20', '45', '32', '46', '49', '12']","['35', '9']","['25', '39']"
645,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9']","['34', '24', '21', '20', '45', '32', '46', '49', '12']","['35', None]","['25', '39']"
645,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9']","['34', '24', '21', '20', '45', '32', '46', '49', '12']","['35', '6']","['25', '39']"
646,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,"['44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35']","['34', '24', '21', '20', '45', '32', '46', '49', '12']","[None, '6']","['25', '39']"
646,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['44', '36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6']","['34', '24', '21', '20', '45', '32', '46', '49', '12']","[None, None]","['25', '39']"
646,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['36', '19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6']","['34', '24', '21', '20', '45', '32', '46', '49', '12']","['44', None]","['25', '39']"
646,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6']","['34', '24', '21', '20', '45', '32', '46', '49', '12']","['44', '36']","['25', '39']"
647,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['19', '13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44']","[None, '36']","['25', '39']"
647,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44']","['19', '36']","['25', '39']"
648,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['13', '42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44']","['19', None]","['25', '39']"
648,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44']","['19', '13']","['25', '39']"
649,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['42', '31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44']","[None, '13']","['25', '39']"
649,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44']","['42', '13']","['25', '39']"
650,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42']","[None, '13']","['25', '39']"
650,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['31', '11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42']","[None, None]","['25', '39']"
650,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['11', '22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42']","['31', None]","['25', '39']"
650,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42']","['31', '11']","['25', '39']"
652,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42']","[None, '11']","['25', '39']"
652,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['22', '50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42']","[None, None]","['25', '39']"
652,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['50', '41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42']","['22', None]","['25', '39']"
652,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42']","['22', '50']","['25', '39']"
653,22 finished all bursts,finished,22,CPU0,"['41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42']","[None, '50']","['25', '39']"
653,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['41', '27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","[None, None]","['25', '39']"
653,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['27', '18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['41', None]","['25', '39']"
653,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['41', '27']","['25', '39']"
655,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","[None, '27']","['25', '39']"
655,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['18', '38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","[None, None]","['25', '39']"
655,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['38', '37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['18', None]","['25', '39']"
655,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['18', '38']","['25', '39']"
657,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","[None, '38']","['25', '39']"
657,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['37', '14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","[None, None]","['25', '39']"
657,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['14', '40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['37', None]","['25', '39']"
657,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['37', '14']","['25', '39']"
658,39 finished I/O → ready queue,io_to_ready,39,IO1,"['40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39']","['34', '24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['37', '14']","['25', None]"
658,34 dispatched to IO1,dispatch_io,34,IO1,"['40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39']","['24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['37', '14']","['25', '34']"
659,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37']","['24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","[None, '14']","['25', '34']"
659,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14']","['24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","[None, None]","['25', '34']"
659,25 finished I/O → ready queue,io_to_ready,25,IO0,"['40', '48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25']","['24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","[None, None]","[None, '34']"
659,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['48', '43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25']","['24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['40', None]","[None, '34']"
659,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25']","['24', '21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['40', '48']","[None, '34']"
659,24 dispatched to IO0,dispatch_io,24,IO0,"['43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['40', '48']","['24', '34']"
660,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,"['43', '33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","[None, '48']","['24', '34']"
660,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['43', '48']","['24', '34']"
661,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['33', '26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['43', None]","['24', '34']"
661,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","['43', '33']","['24', '34']"
662,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50']","[None, '33']","['24', '34']"
662,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['26', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50', '33']","[None, None]","['24', '34']"
662,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50', '33']","['26', None]","['24', '34']"
662,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50', '33']","['26', '16']","['24', '34']"
663,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","[None, '16']","['24', '34']"
663,24 finished I/O → ready queue,io_to_ready,24,IO0,"['29', '47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","[None, '16']","[None, '34']"
663,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24']","['21', '20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['29', '16']","[None, '34']"
663,21 dispatched to IO0,dispatch_io,21,IO0,"['47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['29', '16']","['21', '34']"
664,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['47', '30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['29', None]","['21', '34']"
664,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['29', '47']","['21', '34']"
665,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['30', '15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","[None, '47']","['21', '34']"
665,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['30', '47']","['21', '34']"
666,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['15', '9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['30', None]","['21', '34']"
666,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['30', '15']","['21', '34']"
667,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['9', '35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","[None, '15']","['21', '34']"
667,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['9', '15']","['21', '34']"
668,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['35', '6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['9', None]","['21', '34']"
668,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['9', '35']","['21', '34']"
669,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","[None, '35']","['21', '34']"
669,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['6', '35']","['21', '34']"
670,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['36', '19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['6', None]","['21', '34']"
670,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['6', '36']","['21', '34']"
671,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['19', '13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","[None, '36']","['21', '34']"
671,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['19', '36']","['21', '34']"
672,36 finished CPU → ready queue,cpu_to_ready,36,CPU1,"['13', '31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['19', None]","['21', '34']"
672,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['19', '13']","['21', '34']"
673,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","[None, '13']","['21', '34']"
673,21 finished I/O → ready queue,io_to_ready,21,IO0,"['31', '11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","[None, '13']","[None, '34']"
673,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21']","['20', '45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['31', '13']","[None, '34']"
673,20 dispatched to IO0,dispatch_io,20,IO0,"['11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21']","['45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['31', '13']","['20', '34']"
674,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['11', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13']","['45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['31', None]","['20', '34']"
674,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13']","['45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['31', '11']","['20', '34']"
675,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31']","['45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","[None, '11']","['20', '34']"
675,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31']","['45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['41', '11']","['20', '34']"
676,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11']","['45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['41', None]","['20', '34']"
676,20 finished I/O → ready queue,io_to_ready,20,IO0,"['27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20']","['45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['41', None]","[None, '34']"
676,34 finished I/O → ready queue,io_to_ready,34,IO1,"['27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34']","['45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['41', None]","[None, None]"
676,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34']","['45', '32', '46', '49', '12', '44', '42', '50', '33', '26']","['41', '27']","[None, None]"
676,45 dispatched to IO0,dispatch_io,45,IO0,"['18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34']","['32', '46', '49', '12', '44', '42', '50', '33', '26']","['41', '27']","['45', None]"
676,32 dispatched to IO1,dispatch_io,32,IO1,"['18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34']","['46', '49', '12', '44', '42', '50', '33', '26']","['41', '27']","['45', '32']"
677,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41']","['46', '49', '12', '44', '42', '50', '33', '26']","[None, '27']","['45', '32']"
677,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41']","['46', '49', '12', '44', '42', '50', '33', '26']","['18', '27']","['45', '32']"
678,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['38', '39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27']","['46', '49', '12', '44', '42', '50', '33', '26']","['18', None]","['45', '32']"
678,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27']","['46', '49', '12', '44', '42', '50', '33', '26']","['18', '38']","['45', '32']"
679,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['39', '37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18']","['46', '49', '12', '44', '42', '50', '33', '26']","[None, '38']","['45', '32']"
679,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18']","['46', '49', '12', '44', '42', '50', '33', '26']","['39', '38']","['45', '32']"
680,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['37', '14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38']","['46', '49', '12', '44', '42', '50', '33', '26']","['39', None]","['45', '32']"
680,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38']","['46', '49', '12', '44', '42', '50', '33', '26']","['39', '37']","['45', '32']"
681,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39']","['46', '49', '12', '44', '42', '50', '33', '26']","[None, '37']","['45', '32']"
681,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['14', '25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37']","['46', '49', '12', '44', '42', '50', '33', '26']","[None, None]","['45', '32']"
681,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37']","['46', '49', '12', '44', '42', '50', '33', '26']","['14', None]","['45', '32']"
681,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37']","['46', '49', '12', '44', '42', '50', '33', '26']","['14', '25']","['45', '32']"
683,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14']","['46', '49', '12', '44', '42', '50', '33', '26']","[None, '25']","['45', '32']"
683,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['40', '48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25']","['46', '49', '12', '44', '42', '50', '33', '26']","[None, None]","['45', '32']"
683,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['48', '43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25']","['46', '49', '12', '44', '42', '50', '33', '26']","['40', None]","['45', '32']"
683,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25']","['46', '49', '12', '44', '42', '50', '33', '26']","['40', '48']","['45', '32']"
685,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40']","['46', '49', '12', '44', '42', '50', '33', '26']","[None, '48']","['45', '32']"
685,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['43', '24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48']","['46', '49', '12', '44', '42', '50', '33', '26']","[None, None]","['45', '32']"
685,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['24', '16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48']","['46', '49', '12', '44', '42', '50', '33', '26']","['43', None]","['45', '32']"
685,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48']","['46', '49', '12', '44', '42', '50', '33', '26']","['43', '24']","['45', '32']"
687,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43']","['46', '49', '12', '44', '42', '50', '33', '26']","[None, '24']","['45', '32']"
687,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24']","['46', '49', '12', '44', '42', '50', '33', '26']","[None, None]","['45', '32']"
687,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['29', '47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24']","['46', '49', '12', '44', '42', '50', '33', '26']","['16', None]","['45', '32']"
687,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24']","['46', '49', '12', '44', '42', '50', '33', '26']","['16', '29']","['45', '32']"
688,32 finished I/O → ready queue,io_to_ready,32,IO1,"['47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32']","['46', '49', '12', '44', '42', '50', '33', '26']","['16', '29']","['45', None]"
688,46 dispatched to IO1,dispatch_io,46,IO1,"['47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32']","['49', '12', '44', '42', '50', '33', '26']","['16', '29']","['45', '46']"
689,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16']","['49', '12', '44', '42', '50', '33', '26']","[None, '29']","['45', '46']"
689,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['47', '30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29']","['49', '12', '44', '42', '50', '33', '26']","[None, None]","['45', '46']"
689,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['30', '15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29']","['49', '12', '44', '42', '50', '33', '26']","['47', None]","['45', '46']"
689,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29']","['49', '12', '44', '42', '50', '33', '26']","['47', '30']","['45', '46']"
691,47 finished CPU → ready queue,cpu_to_ready,47,CPU0,"['15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47']","['49', '12', '44', '42', '50', '33', '26']","[None, '30']","['45', '46']"
691,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['15', '9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30']","['49', '12', '44', '42', '50', '33', '26']","[None, None]","['45', '46']"
691,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30']","['49', '12', '44', '42', '50', '33', '26']","['15', None]","['45', '46']"
691,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30']","['49', '12', '44', '42', '50', '33', '26']","['15', '9']","['45', '46']"
693,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15']","['49', '12', '44', '42', '50', '33', '26']","[None, '9']","['45', '46']"
693,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9']","['49', '12', '44', '42', '50', '33', '26']","[None, None]","['45', '46']"
693,45 finished I/O → ready queue,io_to_ready,45,IO0,"['35', '6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45']","['49', '12', '44', '42', '50', '33', '26']","[None, None]","[None, '46']"
693,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['6', '36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45']","['49', '12', '44', '42', '50', '33', '26']","['35', None]","[None, '46']"
693,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45']","['49', '12', '44', '42', '50', '33', '26']","['35', '6']","[None, '46']"
693,49 dispatched to IO0,dispatch_io,49,IO0,"['36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45']","['12', '44', '42', '50', '33', '26']","['35', '6']","['49', '46']"
695,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35']","['12', '44', '42', '50', '33', '26']","[None, '6']","['49', '46']"
695,6 finished all bursts,finished,6,CPU1,"['36', '19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35']","['12', '44', '42', '50', '33', '26']","[None, None]","['49', '46']"
695,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['19', '21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35']","['12', '44', '42', '50', '33', '26']","['36', None]","['49', '46']"
695,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35']","['12', '44', '42', '50', '33', '26']","['36', '19']","['49', '46']"
697,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36']","['12', '44', '42', '50', '33', '26']","[None, '19']","['49', '46']"
697,19 finished all bursts,finished,19,CPU1,"['21', '13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36']","['12', '44', '42', '50', '33', '26']","[None, None]","['49', '46']"
697,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['13', '31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36']","['12', '44', '42', '50', '33', '26']","['21', None]","['49', '46']"
697,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36']","['12', '44', '42', '50', '33', '26']","['21', '13']","['49', '46']"
699,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21']","['12', '44', '42', '50', '33', '26']","[None, '13']","['49', '46']"
699,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['31', '11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13']","['12', '44', '42', '50', '33', '26']","[None, None]","['49', '46']"
699,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['11', '20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13']","['12', '44', '42', '50', '33', '26']","['31', None]","['49', '46']"
699,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13']","['12', '44', '42', '50', '33', '26']","['31', '11']","['49', '46']"
700,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['20', '34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31']","['12', '44', '42', '50', '33', '26']","[None, '11']","['49', '46']"
700,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31']","['12', '44', '42', '50', '33', '26']","['20', '11']","['49', '46']"
701,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['34', '41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11']","['12', '44', '42', '50', '33', '26']","['20', None]","['49', '46']"
701,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11']","['12', '44', '42', '50', '33', '26']","['20', '34']","['49', '46']"
702,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['41', '27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20']","['12', '44', '42', '50', '33', '26']","[None, '34']","['49', '46']"
702,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20']","['12', '44', '42', '50', '33', '26']","['41', '34']","['49', '46']"
703,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['27', '18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34']","['12', '44', '42', '50', '33', '26']","['41', None]","['49', '46']"
703,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34']","['12', '44', '42', '50', '33', '26']","['41', '27']","['49', '46']"
704,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['18', '38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41']","['12', '44', '42', '50', '33', '26']","[None, '27']","['49', '46']"
704,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41']","['12', '44', '42', '50', '33', '26']","['18', '27']","['49', '46']"
705,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['38', '39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27']","['12', '44', '42', '50', '33', '26']","['18', None]","['49', '46']"
705,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27']","['12', '44', '42', '50', '33', '26']","['18', '38']","['49', '46']"
706,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18']","['12', '44', '42', '50', '33', '26']","[None, '38']","['49', '46']"
706,46 finished I/O → ready queue,io_to_ready,46,IO1,"['39', '37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46']","['12', '44', '42', '50', '33', '26']","[None, '38']","['49', None]"
706,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46']","['12', '44', '42', '50', '33', '26']","['39', '38']","['49', None]"
706,12 dispatched to IO1,dispatch_io,12,IO1,"['37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46']","['44', '42', '50', '33', '26']","['39', '38']","['49', '12']"
707,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['37', '14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38']","['44', '42', '50', '33', '26']","['39', None]","['49', '12']"
707,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38']","['44', '42', '50', '33', '26']","['39', '37']","['49', '12']"
708,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['14', '25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39']","['44', '42', '50', '33', '26']","[None, '37']","['49', '12']"
708,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39']","['44', '42', '50', '33', '26']","['14', '37']","['49', '12']"
709,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['25', '40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37']","['44', '42', '50', '33', '26']","['14', None]","['49', '12']"
709,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37']","['44', '42', '50', '33', '26']","['14', '25']","['49', '12']"
710,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['40', '48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14']","['44', '42', '50', '33', '26']","[None, '25']","['49', '12']"
710,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14']","['44', '42', '50', '33', '26']","['40', '25']","['49', '12']"
711,40 finished all bursts,finished,40,CPU0,"['48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14']","['44', '42', '50', '33', '26']","[None, '25']","['49', '12']"
711,25 finished all bursts,finished,25,CPU1,"['48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14']","['44', '42', '50', '33', '26']","[None, None]","['49', '12']"
711,49 finished I/O → ready queue,io_to_ready,49,IO0,"['48', '43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49']","['44', '42', '50', '33', '26']","[None, None]","[None, '12']"
711,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['43', '24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49']","['44', '42', '50', '33', '26']","['48', None]","[None, '12']"
711,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49']","['44', '42', '50', '33', '26']","['48', '43']","[None, '12']"
711,44 dispatched to IO0,dispatch_io,44,IO0,"['24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49']","['42', '50', '33', '26']","['48', '43']","['44', '12']"
713,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,"['24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48']","['42', '50', '33', '26']","[None, '43']","['44', '12']"
713,43 finished CPU → wait queue,cpu_to_io,43,CPU1,"['24', '32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48']","['42', '50', '33', '26', '43']","[None, None]","['44', '12']"
713,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['32', '16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48']","['42', '50', '33', '26', '43']","['24', None]","['44', '12']"
713,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48']","['42', '50', '33', '26', '43']","['24', '32']","['44', '12']"
715,24 finished all bursts,finished,24,CPU0,"['16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48']","['42', '50', '33', '26', '43']","[None, '32']","['44', '12']"
715,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['16', '29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32']","['42', '50', '33', '26', '43']","[None, None]","['44', '12']"
715,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['29', '47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32']","['42', '50', '33', '26', '43']","['16', None]","['44', '12']"
715,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32']","['42', '50', '33', '26', '43']","['16', '29']","['44', '12']"
717,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16']","['42', '50', '33', '26', '43']","[None, '29']","['44', '12']"
717,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['47', '30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29']","['42', '50', '33', '26', '43']","[None, None]","['44', '12']"
717,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['30', '15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29']","['42', '50', '33', '26', '43']","['47', None]","['44', '12']"
717,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29']","['42', '50', '33', '26', '43']","['47', '30']","['44', '12']"
719,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47']","['42', '50', '33', '26', '43']","[None, '30']","['44', '12']"
719,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['15', '9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30']","['42', '50', '33', '26', '43']","[None, None]","['44', '12']"
719,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30']","['42', '50', '33', '26', '43']","['15', None]","['44', '12']"
719,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30']","['42', '50', '33', '26', '43']","['15', '9']","['44', '12']"
721,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15']","['42', '50', '33', '26', '43']","[None, '9']","['44', '12']"
721,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9']","['42', '50', '33', '26', '43']","[None, None]","['44', '12']"
721,12 finished I/O → ready queue,io_to_ready,12,IO1,"['45', '35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12']","['42', '50', '33', '26', '43']","[None, None]","['44', None]"
721,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['35', '36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12']","['42', '50', '33', '26', '43']","['45', None]","['44', None]"
721,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12']","['42', '50', '33', '26', '43']","['45', '35']","['44', None]"
721,42 dispatched to IO1,dispatch_io,42,IO1,"['36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12']","['50', '33', '26', '43']","['45', '35']","['44', '42']"
723,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45']","['50', '33', '26', '43']","[None, '35']","['44', '42']"
723,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['36', '21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35']","['50', '33', '26', '43']","[None, None]","['44', '42']"
723,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['21', '13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35']","['50', '33', '26', '43']","['36', None]","['44', '42']"
723,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35']","['50', '33', '26', '43']","['36', '21']","['44', '42']"
725,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36']","['50', '33', '26', '43']","[None, '21']","['44', '42']"
725,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['13', '31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21']","['50', '33', '26', '43']","[None, None]","['44', '42']"
725,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['31', '11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21']","['50', '33', '26', '43']","['13', None]","['44', '42']"
725,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21']","['50', '33', '26', '43']","['13', '31']","['44', '42']"
727,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13']","['50', '33', '26', '43']","[None, '31']","['44', '42']"
727,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['11', '20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31']","['50', '33', '26', '43']","[None, None]","['44', '42']"
727,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['20', '34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31']","['50', '33', '26', '43']","['11', None]","['44', '42']"
727,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31']","['50', '33', '26', '43']","['11', '20']","['44', '42']"
728,20 finished all bursts,finished,20,CPU1,"['34', '41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31']","['50', '33', '26', '43']","['11', None]","['44', '42']"
728,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31']","['50', '33', '26', '43']","['11', '34']","['44', '42']"
729,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31']","['50', '33', '26', '43', '11']","[None, '34']","['44', '42']"
729,44 finished I/O → ready queue,io_to_ready,44,IO0,"['41', '27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44']","['50', '33', '26', '43', '11']","[None, '34']","[None, '42']"
729,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44']","['50', '33', '26', '43', '11']","['41', '34']","[None, '42']"
729,50 dispatched to IO0,dispatch_io,50,IO0,"['27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44']","['33', '26', '43', '11']","['41', '34']","['50', '42']"
730,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['27', '18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34']","['33', '26', '43', '11']","['41', None]","['50', '42']"
730,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34']","['33', '26', '43', '11']","['41', '27']","['50', '42']"
731,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['18', '46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41']","['33', '26', '43', '11']","[None, '27']","['50', '42']"
731,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41']","['33', '26', '43', '11']","['18', '27']","['50', '42']"
732,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['46', '38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41']","['33', '26', '43', '11', '27']","['18', None]","['50', '42']"
732,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41']","['33', '26', '43', '11', '27']","['18', '46']","['50', '42']"
733,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['38', '39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18']","['33', '26', '43', '11', '27']","[None, '46']","['50', '42']"
733,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18']","['33', '26', '43', '11', '27']","['38', '46']","['50', '42']"
734,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38']","['33', '26', '43', '11', '27']","[None, '46']","['50', '42']"
734,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['39', '37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46']","['33', '26', '43', '11', '27']","[None, None]","['50', '42']"
734,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['37', '14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46']","['33', '26', '43', '11', '27']","['39', None]","['50', '42']"
734,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46']","['33', '26', '43', '11', '27']","['39', '37']","['50', '42']"
735,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['14', '49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37']","['33', '26', '43', '11', '27']","['39', None]","['50', '42']"
735,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37']","['33', '26', '43', '11', '27']","['39', '14']","['50', '42']"
736,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['49', '48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39']","['33', '26', '43', '11', '27']","[None, '14']","['50', '42']"
736,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39']","['33', '26', '43', '11', '27']","['49', '14']","['50', '42']"
737,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['48', '32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14']","['33', '26', '43', '11', '27']","['49', None]","['50', '42']"
737,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14']","['33', '26', '43', '11', '27']","['49', '48']","['50', '42']"
738,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['32', '16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49']","['33', '26', '43', '11', '27']","[None, '48']","['50', '42']"
738,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49']","['33', '26', '43', '11', '27']","['32', '48']","['50', '42']"
739,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['16', '29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48']","['33', '26', '43', '11', '27']","['32', None]","['50', '42']"
739,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48']","['33', '26', '43', '11', '27']","['32', '16']","['50', '42']"
740,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['29', '47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32']","['33', '26', '43', '11', '27']","[None, '16']","['50', '42']"
740,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32']","['33', '26', '43', '11', '27']","['29', '16']","['50', '42']"
741,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16']","['33', '26', '43', '11', '27']","['29', None]","['50', '42']"
741,42 finished I/O → ready queue,io_to_ready,42,IO1,"['47', '30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42']","['33', '26', '43', '11', '27']","['29', None]","['50', None]"
741,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42']","['33', '26', '43', '11', '27']","['29', '47']","['50', None]"
741,33 dispatched to IO1,dispatch_io,33,IO1,"['30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42']","['26', '43', '11', '27']","['29', '47']","['50', '33']"
742,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['30', '15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29']","['26', '43', '11', '27']","[None, '47']","['50', '33']"
742,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29']","['26', '43', '11', '27']","['30', '47']","['50', '33']"
743,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['15', '9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47']","['26', '43', '11', '27']","['30', None]","['50', '33']"
743,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47']","['26', '43', '11', '27']","['30', '15']","['50', '33']"
744,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['9', '12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47']","['26', '43', '11', '27', '30']","[None, '15']","['50', '33']"
744,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47']","['26', '43', '11', '27', '30']","['9', '15']","['50', '33']"
745,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15']","['26', '43', '11', '27', '30']","['9', None]","['50', '33']"
745,50 finished I/O → ready queue,io_to_ready,50,IO0,"['12', '45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50']","['26', '43', '11', '27', '30']","['9', None]","[None, '33']"
745,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50']","['26', '43', '11', '27', '30']","['9', '12']","[None, '33']"
745,26 dispatched to IO0,dispatch_io,26,IO0,"['45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50']","['43', '11', '27', '30']","['9', '12']","['26', '33']"
746,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['45', '35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50']","['43', '11', '27', '30', '9']","[None, '12']","['26', '33']"
746,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50']","['43', '11', '27', '30', '9']","['45', '12']","['26', '33']"
747,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['35', '36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12']","['43', '11', '27', '30', '9']","['45', None]","['26', '33']"
747,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12']","['43', '11', '27', '30', '9']","['45', '35']","['26', '33']"
748,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['36', '21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45']","['43', '11', '27', '30', '9']","[None, '35']","['26', '33']"
748,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45']","['43', '11', '27', '30', '9']","['36', '35']","['26', '33']"
749,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36']","['43', '11', '27', '30', '9']","[None, '35']","['26', '33']"
749,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['21', '13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35']","['43', '11', '27', '30', '9']","[None, None]","['26', '33']"
749,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['13', '31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35']","['43', '11', '27', '30', '9']","['21', None]","['26', '33']"
749,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35']","['43', '11', '27', '30', '9']","['21', '13']","['26', '33']"
751,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21']","['43', '11', '27', '30', '9']","[None, '13']","['26', '33']"
751,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['31', '44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13']","['43', '11', '27', '30', '9']","[None, None]","['26', '33']"
751,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['44', '34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13']","['43', '11', '27', '30', '9']","['31', None]","['26', '33']"
751,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13']","['43', '11', '27', '30', '9']","['31', '44']","['26', '33']"
753,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31']","['43', '11', '27', '30', '9']","[None, '44']","['26', '33']"
753,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['34', '41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44']","['43', '11', '27', '30', '9']","[None, None]","['26', '33']"
753,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['41', '18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44']","['43', '11', '27', '30', '9']","['34', None]","['26', '33']"
753,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44']","['43', '11', '27', '30', '9']","['34', '41']","['26', '33']"
754,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44']","['43', '11', '27', '30', '9', '41']","['34', None]","['26', '33']"
754,26 finished I/O → ready queue,io_to_ready,26,IO0,"['18', '38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26']","['43', '11', '27', '30', '9', '41']","['34', None]","[None, '33']"
754,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26']","['43', '11', '27', '30', '9', '41']","['34', '18']","[None, '33']"
754,43 dispatched to IO0,dispatch_io,43,IO0,"['38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26']","['11', '27', '30', '9', '41']","['34', '18']","['43', '33']"
755,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34']","['11', '27', '30', '9', '41']","[None, '18']","['43', '33']"
755,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['38', '46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34']","['11', '27', '30', '9', '41', '18']","[None, None]","['43', '33']"
755,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['46', '37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34']","['11', '27', '30', '9', '41', '18']","['38', None]","['43', '33']"
755,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34']","['11', '27', '30', '9', '41', '18']","['38', '46']","['43', '33']"
757,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38']","['11', '27', '30', '9', '41', '18']","[None, '46']","['43', '33']"
757,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['37', '39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46']","['11', '27', '30', '9', '41', '18']","[None, None]","['43', '33']"
757,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['39', '14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46']","['11', '27', '30', '9', '41', '18']","['37', None]","['43', '33']"
757,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46']","['11', '27', '30', '9', '41', '18']","['37', '39']","['43', '33']"
759,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37']","['11', '27', '30', '9', '41', '18']","[None, '39']","['43', '33']"
759,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['14', '49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39']","['11', '27', '30', '9', '41', '18']","[None, None]","['43', '33']"
759,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['49', '48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39']","['11', '27', '30', '9', '41', '18']","['14', None]","['43', '33']"
759,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39']","['11', '27', '30', '9', '41', '18']","['14', '49']","['43', '33']"
761,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14']","['11', '27', '30', '9', '41', '18']","[None, '49']","['43', '33']"
761,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['48', '32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49']","['11', '27', '30', '9', '41', '18']","[None, None]","['43', '33']"
761,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['32', '16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49']","['11', '27', '30', '9', '41', '18']","['48', None]","['43', '33']"
761,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49']","['11', '27', '30', '9', '41', '18']","['48', '32']","['43', '33']"
762,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['16', '42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49']","['11', '27', '30', '9', '41', '18', '32']","['48', None]","['43', '33']"
762,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49']","['11', '27', '30', '9', '41', '18', '32']","['48', '16']","['43', '33']"
763,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48']","['11', '27', '30', '9', '41', '18', '32']","[None, '16']","['43', '33']"
763,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['42', '29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48']","['11', '27', '30', '9', '41', '18', '32', '16']","[None, None]","['43', '33']"
763,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['29', '47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48']","['11', '27', '30', '9', '41', '18', '32', '16']","['42', None]","['43', '33']"
763,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48']","['11', '27', '30', '9', '41', '18', '32', '16']","['42', '29']","['43', '33']"
765,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42']","['11', '27', '30', '9', '41', '18', '32', '16']","[None, '29']","['43', '33']"
765,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['47', '15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29']","['11', '27', '30', '9', '41', '18', '32', '16']","[None, None]","['43', '33']"
765,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['15', '50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29']","['11', '27', '30', '9', '41', '18', '32', '16']","['47', None]","['43', '33']"
765,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29']","['11', '27', '30', '9', '41', '18', '32', '16']","['47', '15']","['43', '33']"
766,33 finished I/O → ready queue,io_to_ready,33,IO1,"['50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33']","['11', '27', '30', '9', '41', '18', '32', '16']","['47', '15']","['43', None]"
766,11 dispatched to IO1,dispatch_io,11,IO1,"['50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33']","['27', '30', '9', '41', '18', '32', '16']","['47', '15']","['43', '11']"
767,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47']","['27', '30', '9', '41', '18', '32', '16']","[None, '15']","['43', '11']"
767,15 finished all bursts,finished,15,CPU1,"['50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47']","['27', '30', '9', '41', '18', '32', '16']","[None, None]","['43', '11']"
767,43 finished I/O → ready queue,io_to_ready,43,IO0,"['50', '12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43']","['27', '30', '9', '41', '18', '32', '16']","[None, None]","[None, '11']"
767,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['12', '45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43']","['27', '30', '9', '41', '18', '32', '16']","['50', None]","[None, '11']"
767,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43']","['27', '30', '9', '41', '18', '32', '16']","['50', '12']","[None, '11']"
767,27 dispatched to IO0,dispatch_io,27,IO0,"['45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43']","['30', '9', '41', '18', '32', '16']","['50', '12']","['27', '11']"
769,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50']","['30', '9', '41', '18', '32', '16']","[None, '12']","['27', '11']"
769,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['45', '36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12']","['30', '9', '41', '18', '32', '16']","[None, None]","['27', '11']"
769,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['36', '35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12']","['30', '9', '41', '18', '32', '16']","['45', None]","['27', '11']"
769,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12']","['30', '9', '41', '18', '32', '16']","['45', '36']","['27', '11']"
771,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45']","['30', '9', '41', '18', '32', '16']","[None, '36']","['27', '11']"
771,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['35', '21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36']","['30', '9', '41', '18', '32', '16']","[None, None]","['27', '11']"
771,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['21', '13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36']","['30', '9', '41', '18', '32', '16']","['35', None]","['27', '11']"
771,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36']","['30', '9', '41', '18', '32', '16']","['35', '21']","['27', '11']"
772,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36']","['30', '9', '41', '18', '32', '16', '35']","[None, '21']","['27', '11']"
772,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['13', '31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36']","['30', '9', '41', '18', '32', '16', '35', '21']","[None, None]","['27', '11']"
772,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['31', '44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36']","['30', '9', '41', '18', '32', '16', '35', '21']","['13', None]","['27', '11']"
772,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36']","['30', '9', '41', '18', '32', '16', '35', '21']","['13', '31']","['27', '11']"
774,13 finished all bursts,finished,13,CPU0,"['44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36']","['30', '9', '41', '18', '32', '16', '35', '21']","[None, '31']","['27', '11']"
774,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['44', '26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31']","['30', '9', '41', '18', '32', '16', '35', '21']","[None, None]","['27', '11']"
774,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['26', '34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31']","['30', '9', '41', '18', '32', '16', '35', '21']","['44', None]","['27', '11']"
774,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31']","['30', '9', '41', '18', '32', '16', '35', '21']","['44', '26']","['27', '11']"
776,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44']","['30', '9', '41', '18', '32', '16', '35', '21']","[None, '26']","['27', '11']"
776,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['34', '38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26']","['30', '9', '41', '18', '32', '16', '35', '21']","[None, None]","['27', '11']"
776,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['38', '46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26']","['30', '9', '41', '18', '32', '16', '35', '21']","['34', None]","['27', '11']"
776,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26']","['30', '9', '41', '18', '32', '16', '35', '21']","['34', '38']","['27', '11']"
778,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34']","['30', '9', '41', '18', '32', '16', '35', '21']","[None, '38']","['27', '11']"
778,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['46', '37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38']","['30', '9', '41', '18', '32', '16', '35', '21']","[None, None]","['27', '11']"
778,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['37', '39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38']","['30', '9', '41', '18', '32', '16', '35', '21']","['46', None]","['27', '11']"
778,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38']","['30', '9', '41', '18', '32', '16', '35', '21']","['46', '37']","['27', '11']"
780,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46']","['30', '9', '41', '18', '32', '16', '35', '21']","[None, '37']","['27', '11']"
780,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['39', '14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46']","['30', '9', '41', '18', '32', '16', '35', '21', '37']","[None, None]","['27', '11']"
780,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['14', '49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46']","['30', '9', '41', '18', '32', '16', '35', '21', '37']","['39', None]","['27', '11']"
780,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46']","['30', '9', '41', '18', '32', '16', '35', '21', '37']","['39', '14']","['27', '11']"
781,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['49', '48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14']","['30', '9', '41', '18', '32', '16', '35', '21', '37']","['39', None]","['27', '11']"
781,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14']","['30', '9', '41', '18', '32', '16', '35', '21', '37']","['39', '49']","['27', '11']"
782,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39']","['30', '9', '41', '18', '32', '16', '35', '21', '37']","[None, '49']","['27', '11']"
782,11 finished I/O → ready queue,io_to_ready,11,IO1,"['48', '42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11']","['30', '9', '41', '18', '32', '16', '35', '21', '37']","[None, '49']","['27', None]"
782,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11']","['30', '9', '41', '18', '32', '16', '35', '21', '37']","['48', '49']","['27', None]"
782,30 dispatched to IO1,dispatch_io,30,IO1,"['42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11']","['9', '41', '18', '32', '16', '35', '21', '37']","['48', '49']","['27', '30']"
783,49 finished CPU → ready queue,cpu_to_ready,49,CPU1,"['42', '29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49']","['9', '41', '18', '32', '16', '35', '21', '37']","['48', None]","['27', '30']"
783,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49']","['9', '41', '18', '32', '16', '35', '21', '37']","['48', '42']","['27', '30']"
784,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['29', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48']","['9', '41', '18', '32', '16', '35', '21', '37']","[None, '42']","['27', '30']"
784,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48']","['9', '41', '18', '32', '16', '35', '21', '37']","['29', '42']","['27', '30']"
785,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42']","['9', '41', '18', '32', '16', '35', '21', '37']","['29', None]","['27', '30']"
785,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42']","['9', '41', '18', '32', '16', '35', '21', '37']","['29', '33']","['27', '30']"
786,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29']","['9', '41', '18', '32', '16', '35', '21', '37']","[None, '33']","['27', '30']"
786,27 finished I/O → ready queue,io_to_ready,27,IO0,"['47', '43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27']","['9', '41', '18', '32', '16', '35', '21', '37']","[None, '33']","[None, '30']"
786,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27']","['9', '41', '18', '32', '16', '35', '21', '37']","['47', '33']","[None, '30']"
786,9 dispatched to IO0,dispatch_io,9,IO0,"['43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27']","['41', '18', '32', '16', '35', '21', '37']","['47', '33']","['9', '30']"
787,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['43', '50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33']","['41', '18', '32', '16', '35', '21', '37']","['47', None]","['9', '30']"
787,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33']","['41', '18', '32', '16', '35', '21', '37']","['47', '43']","['9', '30']"
788,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['50', '12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47']","['41', '18', '32', '16', '35', '21', '37']","[None, '43']","['9', '30']"
788,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47']","['41', '18', '32', '16', '35', '21', '37']","['50', '43']","['9', '30']"
789,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['12', '45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43']","['41', '18', '32', '16', '35', '21', '37']","['50', None]","['9', '30']"
789,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43']","['41', '18', '32', '16', '35', '21', '37']","['50', '12']","['9', '30']"
790,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['45', '36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50']","['41', '18', '32', '16', '35', '21', '37']","[None, '12']","['9', '30']"
790,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50']","['41', '18', '32', '16', '35', '21', '37']","['45', '12']","['9', '30']"
791,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['36', '31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12']","['41', '18', '32', '16', '35', '21', '37']","['45', None]","['9', '30']"
791,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12']","['41', '18', '32', '16', '35', '21', '37']","['45', '36']","['9', '30']"
792,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['31', '44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45']","['41', '18', '32', '16', '35', '21', '37']","[None, '36']","['9', '30']"
792,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45']","['41', '18', '32', '16', '35', '21', '37']","['31', '36']","['9', '30']"
793,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['44', '26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36']","['41', '18', '32', '16', '35', '21', '37']","['31', None]","['9', '30']"
793,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36']","['41', '18', '32', '16', '35', '21', '37']","['31', '44']","['9', '30']"
794,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['26', '34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31']","['41', '18', '32', '16', '35', '21', '37']","[None, '44']","['9', '30']"
794,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31']","['41', '18', '32', '16', '35', '21', '37']","['26', '44']","['9', '30']"
795,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['34', '38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44']","['41', '18', '32', '16', '35', '21', '37']","['26', None]","['9', '30']"
795,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44']","['41', '18', '32', '16', '35', '21', '37']","['26', '34']","['9', '30']"
796,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26']","['41', '18', '32', '16', '35', '21', '37']","[None, '34']","['9', '30']"
796,34 finished CPU → wait queue,cpu_to_io,34,CPU1,"['38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26']","['41', '18', '32', '16', '35', '21', '37', '34']","[None, None]","['9', '30']"
796,30 finished I/O → ready queue,io_to_ready,30,IO1,"['38', '46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30']","['41', '18', '32', '16', '35', '21', '37', '34']","[None, None]","['9', None]"
796,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['46', '14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30']","['41', '18', '32', '16', '35', '21', '37', '34']","['38', None]","['9', None]"
796,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30']","['41', '18', '32', '16', '35', '21', '37', '34']","['38', '46']","['9', None]"
796,41 dispatched to IO1,dispatch_io,41,IO1,"['14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30']","['18', '32', '16', '35', '21', '37', '34']","['38', '46']","['9', '41']"
797,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['14', '39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46']","['18', '32', '16', '35', '21', '37', '34']","['38', None]","['9', '41']"
797,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46']","['18', '32', '16', '35', '21', '37', '34']","['38', '14']","['9', '41']"
798,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['39', '11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38']","['18', '32', '16', '35', '21', '37', '34']","[None, '14']","['9', '41']"
798,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38']","['18', '32', '16', '35', '21', '37', '34']","['39', '14']","['9', '41']"
799,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39']","['18', '32', '16', '35', '21', '37', '34']","[None, '14']","['9', '41']"
799,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14']","['18', '32', '16', '35', '21', '37', '34']","[None, None]","['9', '41']"
799,9 finished I/O → ready queue,io_to_ready,9,IO0,"['11', '49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9']","['18', '32', '16', '35', '21', '37', '34']","[None, None]","[None, '41']"
799,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['49', '48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9']","['18', '32', '16', '35', '21', '37', '34']","['11', None]","[None, '41']"
799,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9']","['18', '32', '16', '35', '21', '37', '34']","['11', '49']","[None, '41']"
799,18 dispatched to IO0,dispatch_io,18,IO0,"['48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9']","['32', '16', '35', '21', '37', '34']","['11', '49']","['18', '41']"
800,11 finished all bursts,finished,11,CPU0,"['48', '42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9']","['32', '16', '35', '21', '37', '34']","[None, '49']","['18', '41']"
800,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9']","['32', '16', '35', '21', '37', '34']","['48', '49']","['18', '41']"
801,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['42', '29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49']","['32', '16', '35', '21', '37', '34']","['48', None]","['18', '41']"
801,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49']","['32', '16', '35', '21', '37', '34']","['48', '42']","['18', '41']"
802,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48']","['32', '16', '35', '21', '37', '34']","[None, '42']","['18', '41']"
802,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['29', '27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48']","['32', '16', '35', '21', '37', '34', '42']","[None, None]","['18', '41']"
802,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['27', '33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48']","['32', '16', '35', '21', '37', '34', '42']","['29', None]","['18', '41']"
802,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48']","['32', '16', '35', '21', '37', '34', '42']","['29', '27']","['18', '41']"
803,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['33', '47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29']","['32', '16', '35', '21', '37', '34', '42']","[None, '27']","['18', '41']"
803,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29']","['32', '16', '35', '21', '37', '34', '42']","['33', '27']","['18', '41']"
804,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['47', '43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27']","['32', '16', '35', '21', '37', '34', '42']","['33', None]","['18', '41']"
804,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27']","['32', '16', '35', '21', '37', '34', '42']","['33', '47']","['18', '41']"
805,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['43', '50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33']","['32', '16', '35', '21', '37', '34', '42']","[None, '47']","['18', '41']"
805,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33']","['32', '16', '35', '21', '37', '34', '42']","['43', '47']","['18', '41']"
806,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33']","['32', '16', '35', '21', '37', '34', '42', '43']","[None, '47']","['18', '41']"
806,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['50', '12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47']","['32', '16', '35', '21', '37', '34', '42', '43']","[None, None]","['18', '41']"
806,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['12', '45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47']","['32', '16', '35', '21', '37', '34', '42', '43']","['50', None]","['18', '41']"
806,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47']","['32', '16', '35', '21', '37', '34', '42', '43']","['50', '12']","['18', '41']"
808,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50']","['32', '16', '35', '21', '37', '34', '42', '43']","[None, '12']","['18', '41']"
808,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['45', '36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12']","['32', '16', '35', '21', '37', '34', '42', '43']","[None, None]","['18', '41']"
808,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['36', '31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12']","['32', '16', '35', '21', '37', '34', '42', '43']","['45', None]","['18', '41']"
808,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12']","['32', '16', '35', '21', '37', '34', '42', '43']","['45', '36']","['18', '41']"
810,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45']","['32', '16', '35', '21', '37', '34', '42', '43']","[None, '36']","['18', '41']"
810,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['31', '44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36']","['32', '16', '35', '21', '37', '34', '42', '43']","[None, None]","['18', '41']"
810,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['44', '26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36']","['32', '16', '35', '21', '37', '34', '42', '43']","['31', None]","['18', '41']"
810,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36']","['32', '16', '35', '21', '37', '34', '42', '43']","['31', '44']","['18', '41']"
812,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31']","['32', '16', '35', '21', '37', '34', '42', '43']","[None, '44']","['18', '41']"
812,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['26', '30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31']","['32', '16', '35', '21', '37', '34', '42', '43', '44']","[None, None]","['18', '41']"
812,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['30', '46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31']","['32', '16', '35', '21', '37', '34', '42', '43', '44']","['26', None]","['18', '41']"
812,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31']","['32', '16', '35', '21', '37', '34', '42', '43', '44']","['26', '30']","['18', '41']"
814,26 finished CPU → ready queue,cpu_to_ready,26,CPU0,"['46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26']","['32', '16', '35', '21', '37', '34', '42', '43', '44']","[None, '30']","['18', '41']"
814,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['46', '38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30']","['32', '16', '35', '21', '37', '34', '42', '43', '44']","[None, None]","['18', '41']"
814,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['38', '39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30']","['32', '16', '35', '21', '37', '34', '42', '43', '44']","['46', None]","['18', '41']"
814,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30']","['32', '16', '35', '21', '37', '34', '42', '43', '44']","['46', '38']","['18', '41']"
815,18 finished I/O → ready queue,io_to_ready,18,IO0,"['39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18']","['32', '16', '35', '21', '37', '34', '42', '43', '44']","['46', '38']","[None, '41']"
815,32 dispatched to IO0,dispatch_io,32,IO0,"['39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18']","['16', '35', '21', '37', '34', '42', '43', '44']","['46', '38']","['32', '41']"
816,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46']","['16', '35', '21', '37', '34', '42', '43', '44']","[None, '38']","['32', '41']"
816,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['39', '14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38']","['16', '35', '21', '37', '34', '42', '43', '44']","[None, None]","['32', '41']"
816,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['14', '9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38']","['16', '35', '21', '37', '34', '42', '43', '44']","['39', None]","['32', '41']"
816,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38']","['16', '35', '21', '37', '34', '42', '43', '44']","['39', '14']","['32', '41']"
818,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39']","['16', '35', '21', '37', '34', '42', '43', '44']","[None, '14']","['32', '41']"
818,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['9', '49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39']","['16', '35', '21', '37', '34', '42', '43', '44', '14']","[None, None]","['32', '41']"
818,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['49', '48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39']","['16', '35', '21', '37', '34', '42', '43', '44', '14']","['9', None]","['32', '41']"
818,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39']","['16', '35', '21', '37', '34', '42', '43', '44', '14']","['9', '49']","['32', '41']"
820,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9']","['16', '35', '21', '37', '34', '42', '43', '44', '14']","[None, '49']","['32', '41']"
820,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49']","['16', '35', '21', '37', '34', '42', '43', '44', '14']","[None, None]","['32', '41']"
820,41 finished I/O → ready queue,io_to_ready,41,IO1,"['48', '29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41']","['16', '35', '21', '37', '34', '42', '43', '44', '14']","[None, None]","['32', None]"
820,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['29', '27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41']","['16', '35', '21', '37', '34', '42', '43', '44', '14']","['48', None]","['32', None]"
820,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41']","['16', '35', '21', '37', '34', '42', '43', '44', '14']","['48', '29']","['32', None]"
820,16 dispatched to IO1,dispatch_io,16,IO1,"['27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41']","['35', '21', '37', '34', '42', '43', '44', '14']","['48', '29']","['32', '16']"
822,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48']","['35', '21', '37', '34', '42', '43', '44', '14']","[None, '29']","['32', '16']"
822,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['27', '33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29']","['35', '21', '37', '34', '42', '43', '44', '14']","[None, None]","['32', '16']"
822,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['33', '47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29']","['35', '21', '37', '34', '42', '43', '44', '14']","['27', None]","['32', '16']"
822,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29']","['35', '21', '37', '34', '42', '43', '44', '14']","['27', '33']","['32', '16']"
824,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27']","['35', '21', '37', '34', '42', '43', '44', '14']","[None, '33']","['32', '16']"
824,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['47', '50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33']","['35', '21', '37', '34', '42', '43', '44', '14']","[None, None]","['32', '16']"
824,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['50', '12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33']","['35', '21', '37', '34', '42', '43', '44', '14']","['47', None]","['32', '16']"
824,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33']","['35', '21', '37', '34', '42', '43', '44', '14']","['47', '50']","['32', '16']"
825,47 finished CPU → wait queue,cpu_to_io,47,CPU0,"['12', '45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","[None, '50']","['32', '16']"
825,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['12', '50']","['32', '16']"
826,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['45', '36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['12', None]","['32', '16']"
826,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['12', '45']","['32', '16']"
827,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['36', '31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","[None, '45']","['32', '16']"
827,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['36', '45']","['32', '16']"
828,45 finished CPU → ready queue,cpu_to_ready,45,CPU1,"['31', '26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['36', None]","['32', '16']"
828,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['36', '31']","['32', '16']"
829,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['26', '30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","[None, '31']","['32', '16']"
829,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['26', '31']","['32', '16']"
830,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['30', '18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['26', None]","['32', '16']"
830,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['26', '30']","['32', '16']"
831,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['18', '46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","[None, '30']","['32', '16']"
831,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['18', '30']","['32', '16']"
832,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['46', '38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['18', None]","['32', '16']"
832,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['18', '46']","['32', '16']"
833,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['38', '39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","[None, '46']","['32', '16']"
833,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18']","['35', '21', '37', '34', '42', '43', '44', '14', '47']","['38', '46']","['32', '16']"
834,38 finished CPU → wait queue,cpu_to_io,38,CPU0,"['39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","[None, '46']","['32', '16']"
834,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['39', '9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","[None, None]","['32', '16']"
834,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['9', '49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","['39', None]","['32', '16']"
834,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","['39', '9']","['32', '16']"
836,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","[None, '9']","['32', '16']"
836,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['49', '41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","[None, None]","['32', '16']"
836,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['41', '48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","['49', None]","['32', '16']"
836,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","['49', '41']","['32', '16']"
838,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","[None, '41']","['32', '16']"
838,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['48', '29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","[None, None]","['32', '16']"
838,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['29', '27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","['48', None]","['32', '16']"
838,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","['48', '29']","['32', '16']"
839,32 finished I/O → ready queue,io_to_ready,32,IO0,"['27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","['48', '29']","[None, '16']"
839,16 finished I/O → ready queue,io_to_ready,16,IO1,"['27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16']","['35', '21', '37', '34', '42', '43', '44', '14', '47', '38']","['48', '29']","[None, None]"
839,35 dispatched to IO0,dispatch_io,35,IO0,"['27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16']","['21', '37', '34', '42', '43', '44', '14', '47', '38']","['48', '29']","['35', None]"
839,21 dispatched to IO1,dispatch_io,21,IO1,"['27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16']","['37', '34', '42', '43', '44', '14', '47', '38']","['48', '29']","['35', '21']"
840,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48']","['37', '34', '42', '43', '44', '14', '47', '38']","[None, '29']","['35', '21']"
840,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['27', '33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29']","['37', '34', '42', '43', '44', '14', '47', '38']","[None, None]","['35', '21']"
840,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['33', '50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29']","['37', '34', '42', '43', '44', '14', '47', '38']","['27', None]","['35', '21']"
840,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29']","['37', '34', '42', '43', '44', '14', '47', '38']","['27', '33']","['35', '21']"
842,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27']","['37', '34', '42', '43', '44', '14', '47', '38']","[None, '33']","['35', '21']"
842,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['50', '12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33']","['37', '34', '42', '43', '44', '14', '47', '38']","[None, None]","['35', '21']"
842,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['12', '45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33']","['37', '34', '42', '43', '44', '14', '47', '38']","['50', None]","['35', '21']"
842,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33']","['37', '34', '42', '43', '44', '14', '47', '38']","['50', '12']","['35', '21']"
844,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50']","['37', '34', '42', '43', '44', '14', '47', '38']","[None, '12']","['35', '21']"
844,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['45', '36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12']","['37', '34', '42', '43', '44', '14', '47', '38']","[None, None]","['35', '21']"
844,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['36', '31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12']","['37', '34', '42', '43', '44', '14', '47', '38']","['45', None]","['35', '21']"
844,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12']","['37', '34', '42', '43', '44', '14', '47', '38']","['45', '36']","['35', '21']"
846,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45']","['37', '34', '42', '43', '44', '14', '47', '38']","[None, '36']","['35', '21']"
846,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['31', '26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45']","['37', '34', '42', '43', '44', '14', '47', '38', '36']","[None, None]","['35', '21']"
846,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['26', '30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45']","['37', '34', '42', '43', '44', '14', '47', '38', '36']","['31', None]","['35', '21']"
846,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45']","['37', '34', '42', '43', '44', '14', '47', '38', '36']","['31', '26']","['35', '21']"
847,21 finished I/O → ready queue,io_to_ready,21,IO1,"['30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21']","['37', '34', '42', '43', '44', '14', '47', '38', '36']","['31', '26']","['35', None]"
847,37 dispatched to IO1,dispatch_io,37,IO1,"['30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21']","['34', '42', '43', '44', '14', '47', '38', '36']","['31', '26']","['35', '37']"
848,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31']","['34', '42', '43', '44', '14', '47', '38', '36']","[None, '26']","['35', '37']"
848,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['30', '18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26']","['34', '42', '43', '44', '14', '47', '38', '36']","[None, None]","['35', '37']"
848,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['18', '46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26']","['34', '42', '43', '44', '14', '47', '38', '36']","['30', None]","['35', '37']"
848,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26']","['34', '42', '43', '44', '14', '47', '38', '36']","['30', '18']","['35', '37']"
849,35 finished I/O → ready queue,io_to_ready,35,IO0,"['46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35']","['34', '42', '43', '44', '14', '47', '38', '36']","['30', '18']","[None, '37']"
849,34 dispatched to IO0,dispatch_io,34,IO0,"['46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35']","['42', '43', '44', '14', '47', '38', '36']","['30', '18']","['34', '37']"
850,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30']","['42', '43', '44', '14', '47', '38', '36']","[None, '18']","['34', '37']"
850,18 finished all bursts,finished,18,CPU1,"['46', '39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30']","['42', '43', '44', '14', '47', '38', '36']","[None, None]","['34', '37']"
850,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['39', '9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30']","['42', '43', '44', '14', '47', '38', '36']","['46', None]","['34', '37']"
850,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30']","['42', '43', '44', '14', '47', '38', '36']","['46', '39']","['34', '37']"
851,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,"['9', '49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39']","['42', '43', '44', '14', '47', '38', '36']","['46', None]","['34', '37']"
851,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39']","['42', '43', '44', '14', '47', '38', '36']","['46', '9']","['34', '37']"
852,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['49', '41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46']","['42', '43', '44', '14', '47', '38', '36']","[None, '9']","['34', '37']"
852,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46']","['42', '43', '44', '14', '47', '38', '36']","['49', '9']","['34', '37']"
853,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['41', '32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9']","['42', '43', '44', '14', '47', '38', '36']","['49', None]","['34', '37']"
853,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9']","['42', '43', '44', '14', '47', '38', '36']","['49', '41']","['34', '37']"
854,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,"['32', '16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49']","['42', '43', '44', '14', '47', '38', '36']","[None, '41']","['34', '37']"
854,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49']","['42', '43', '44', '14', '47', '38', '36']","['32', '41']","['34', '37']"
855,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['16', '48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41']","['42', '43', '44', '14', '47', '38', '36']","['32', None]","['34', '37']"
855,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41']","['42', '43', '44', '14', '47', '38', '36']","['32', '16']","['34', '37']"
856,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['48', '29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32']","['42', '43', '44', '14', '47', '38', '36']","[None, '16']","['34', '37']"
856,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32']","['42', '43', '44', '14', '47', '38', '36']","['48', '16']","['34', '37']"
857,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,"['29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48']","['42', '43', '44', '14', '47', '38', '36']","[None, '16']","['34', '37']"
857,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['29', '27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16']","['42', '43', '44', '14', '47', '38', '36']","[None, None]","['34', '37']"
857,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['27', '33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16']","['42', '43', '44', '14', '47', '38', '36']","['29', None]","['34', '37']"
857,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16']","['42', '43', '44', '14', '47', '38', '36']","['29', '27']","['34', '37']"
859,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29']","['42', '43', '44', '14', '47', '38', '36']","[None, '27']","['34', '37']"
859,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['33', '50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27']","['42', '43', '44', '14', '47', '38', '36']","[None, None]","['34', '37']"
859,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['50', '12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27']","['42', '43', '44', '14', '47', '38', '36']","['33', None]","['34', '37']"
859,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27']","['42', '43', '44', '14', '47', '38', '36']","['33', '50']","['34', '37']"
861,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33']","['42', '43', '44', '14', '47', '38', '36']","[None, '50']","['34', '37']"
861,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['12', '45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50']","['42', '43', '44', '14', '47', '38', '36']","[None, None]","['34', '37']"
861,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['45', '21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50']","['42', '43', '44', '14', '47', '38', '36']","['12', None]","['34', '37']"
861,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50']","['42', '43', '44', '14', '47', '38', '36']","['12', '45']","['34', '37']"
863,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12']","['42', '43', '44', '14', '47', '38', '36']","[None, '45']","['34', '37']"
863,45 finished CPU → wait queue,cpu_to_io,45,CPU1,"['21', '31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12']","['42', '43', '44', '14', '47', '38', '36', '45']","[None, None]","['34', '37']"
863,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['31', '26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12']","['42', '43', '44', '14', '47', '38', '36', '45']","['21', None]","['34', '37']"
863,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12']","['42', '43', '44', '14', '47', '38', '36', '45']","['21', '31']","['34', '37']"
865,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21']","['42', '43', '44', '14', '47', '38', '36', '45']","[None, '31']","['34', '37']"
865,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31']","['42', '43', '44', '14', '47', '38', '36', '45']","[None, None]","['34', '37']"
865,37 finished I/O → ready queue,io_to_ready,37,IO1,"['26', '35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37']","['42', '43', '44', '14', '47', '38', '36', '45']","[None, None]","['34', None]"
865,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['35', '30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37']","['42', '43', '44', '14', '47', '38', '36', '45']","['26', None]","['34', None]"
865,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37']","['42', '43', '44', '14', '47', '38', '36', '45']","['26', '35']","['34', None]"
865,42 dispatched to IO1,dispatch_io,42,IO1,"['30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37']","['43', '44', '14', '47', '38', '36', '45']","['26', '35']","['34', '42']"
867,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26']","['43', '44', '14', '47', '38', '36', '45']","[None, '35']","['34', '42']"
867,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['30', '39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35']","['43', '44', '14', '47', '38', '36', '45']","[None, None]","['34', '42']"
867,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['39', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35']","['43', '44', '14', '47', '38', '36', '45']","['30', None]","['34', '42']"
867,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35']","['43', '44', '14', '47', '38', '36', '45']","['30', '39']","['34', '42']"
869,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35']","['43', '44', '14', '47', '38', '36', '45', '30']","[None, '39']","['34', '42']"
869,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39']","['43', '44', '14', '47', '38', '36', '45', '30']","[None, None]","['34', '42']"
869,34 finished I/O → ready queue,io_to_ready,34,IO0,"['46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34']","['43', '44', '14', '47', '38', '36', '45', '30']","[None, None]","[None, '42']"
869,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['9', '49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34']","['43', '44', '14', '47', '38', '36', '45', '30']","['46', None]","[None, '42']"
869,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34']","['43', '44', '14', '47', '38', '36', '45', '30']","['46', '9']","[None, '42']"
869,43 dispatched to IO0,dispatch_io,43,IO0,"['49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34']","['44', '14', '47', '38', '36', '45', '30']","['46', '9']","['43', '42']"
871,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46']","['44', '14', '47', '38', '36', '45', '30']","[None, '9']","['43', '42']"
871,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['49', '41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9']","['44', '14', '47', '38', '36', '45', '30']","[None, None]","['43', '42']"
871,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['41', '32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9']","['44', '14', '47', '38', '36', '45', '30']","['49', None]","['43', '42']"
871,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9']","['44', '14', '47', '38', '36', '45', '30']","['49', '41']","['43', '42']"
873,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49']","['44', '14', '47', '38', '36', '45', '30']","[None, '41']","['43', '42']"
873,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['32', '48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41']","['44', '14', '47', '38', '36', '45', '30']","[None, None]","['43', '42']"
873,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['48', '16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41']","['44', '14', '47', '38', '36', '45', '30']","['32', None]","['43', '42']"
873,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41']","['44', '14', '47', '38', '36', '45', '30']","['32', '48']","['43', '42']"
875,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32']","['44', '14', '47', '38', '36', '45', '30']","[None, '48']","['43', '42']"
875,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['16', '29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48']","['44', '14', '47', '38', '36', '45', '30']","[None, None]","['43', '42']"
875,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['29', '27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48']","['44', '14', '47', '38', '36', '45', '30']","['16', None]","['43', '42']"
875,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48']","['44', '14', '47', '38', '36', '45', '30']","['16', '29']","['43', '42']"
877,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16']","['44', '14', '47', '38', '36', '45', '30']","[None, '29']","['43', '42']"
877,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['27', '33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29']","['44', '14', '47', '38', '36', '45', '30']","[None, None]","['43', '42']"
877,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['33', '50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29']","['44', '14', '47', '38', '36', '45', '30']","['27', None]","['43', '42']"
877,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29']","['44', '14', '47', '38', '36', '45', '30']","['27', '33']","['43', '42']"
879,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27']","['44', '14', '47', '38', '36', '45', '30']","[None, '33']","['43', '42']"
879,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['50', '12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33']","['44', '14', '47', '38', '36', '45', '30']","[None, None]","['43', '42']"
879,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['12', '21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33']","['44', '14', '47', '38', '36', '45', '30']","['50', None]","['43', '42']"
879,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33']","['44', '14', '47', '38', '36', '45', '30']","['50', '12']","['43', '42']"
880,42 finished I/O → ready queue,io_to_ready,42,IO1,"['21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42']","['44', '14', '47', '38', '36', '45', '30']","['50', '12']","['43', None]"
880,44 dispatched to IO1,dispatch_io,44,IO1,"['21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42']","['14', '47', '38', '36', '45', '30']","['50', '12']","['43', '44']"
881,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42']","['14', '47', '38', '36', '45', '30', '50']","[None, '12']","['43', '44']"
881,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['21', '31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12']","['14', '47', '38', '36', '45', '30', '50']","[None, None]","['43', '44']"
881,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['31', '37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12']","['14', '47', '38', '36', '45', '30', '50']","['21', None]","['43', '44']"
881,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12']","['14', '47', '38', '36', '45', '30', '50']","['21', '31']","['43', '44']"
883,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21']","['14', '47', '38', '36', '45', '30', '50']","[None, '31']","['43', '44']"
883,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['37', '26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31']","['14', '47', '38', '36', '45', '30', '50']","[None, None]","['43', '44']"
883,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['26', '35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31']","['14', '47', '38', '36', '45', '30', '50']","['37', None]","['43', '44']"
883,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31']","['14', '47', '38', '36', '45', '30', '50']","['37', '26']","['43', '44']"
885,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37']","['14', '47', '38', '36', '45', '30', '50']","[None, '26']","['43', '44']"
885,26 finished CPU → ready queue,cpu_to_ready,26,CPU1,"['35', '39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26']","['14', '47', '38', '36', '45', '30', '50']","[None, None]","['43', '44']"
885,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['39', '34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26']","['14', '47', '38', '36', '45', '30', '50']","['35', None]","['43', '44']"
885,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26']","['14', '47', '38', '36', '45', '30', '50']","['35', '39']","['43', '44']"
887,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35']","['14', '47', '38', '36', '45', '30', '50']","[None, '39']","['43', '44']"
887,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['34', '46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39']","['14', '47', '38', '36', '45', '30', '50']","[None, None]","['43', '44']"
887,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['46', '9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39']","['14', '47', '38', '36', '45', '30', '50']","['34', None]","['43', '44']"
887,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39']","['14', '47', '38', '36', '45', '30', '50']","['34', '46']","['43', '44']"
888,43 finished I/O → ready queue,io_to_ready,43,IO0,"['9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43']","['14', '47', '38', '36', '45', '30', '50']","['34', '46']","[None, '44']"
888,14 dispatched to IO0,dispatch_io,14,IO0,"['9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43']","['47', '38', '36', '45', '30', '50']","['34', '46']","['14', '44']"
889,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34']","['47', '38', '36', '45', '30', '50']","[None, '46']","['14', '44']"
889,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['9', '49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46']","['47', '38', '36', '45', '30', '50']","[None, None]","['14', '44']"
889,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['49', '41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46']","['47', '38', '36', '45', '30', '50']","['9', None]","['14', '44']"
889,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46']","['47', '38', '36', '45', '30', '50']","['9', '49']","['14', '44']"
891,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9']","['47', '38', '36', '45', '30', '50']","[None, '49']","['14', '44']"
891,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['41', '32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49']","['47', '38', '36', '45', '30', '50']","[None, None]","['14', '44']"
891,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['32', '48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49']","['47', '38', '36', '45', '30', '50']","['41', None]","['14', '44']"
891,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49']","['47', '38', '36', '45', '30', '50']","['41', '32']","['14', '44']"
892,41 finished all bursts,finished,41,CPU0,"['48', '16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49']","['47', '38', '36', '45', '30', '50']","[None, '32']","['14', '44']"
892,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49']","['47', '38', '36', '45', '30', '50']","['48', '32']","['14', '44']"
893,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32']","['47', '38', '36', '45', '30', '50']","['48', None]","['14', '44']"
893,44 finished I/O → ready queue,io_to_ready,44,IO1,"['16', '29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44']","['47', '38', '36', '45', '30', '50']","['48', None]","['14', None]"
893,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44']","['47', '38', '36', '45', '30', '50']","['48', '16']","['14', None]"
893,47 dispatched to IO1,dispatch_io,47,IO1,"['29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44']","['38', '36', '45', '30', '50']","['48', '16']","['14', '47']"
894,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['29', '27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48']","['38', '36', '45', '30', '50']","[None, '16']","['14', '47']"
894,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48']","['38', '36', '45', '30', '50']","['29', '16']","['14', '47']"
895,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29']","['38', '36', '45', '30', '50']","[None, '16']","['14', '47']"
895,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['27', '33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16']","['38', '36', '45', '30', '50']","[None, None]","['14', '47']"
895,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['33', '42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16']","['38', '36', '45', '30', '50']","['27', None]","['14', '47']"
895,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16']","['38', '36', '45', '30', '50']","['27', '33']","['14', '47']"
896,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['42', '12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33']","['38', '36', '45', '30', '50']","['27', None]","['14', '47']"
896,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33']","['38', '36', '45', '30', '50']","['27', '42']","['14', '47']"
897,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['12', '21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27']","['38', '36', '45', '30', '50']","[None, '42']","['14', '47']"
897,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27']","['38', '36', '45', '30', '50']","['12', '42']","['14', '47']"
898,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['21', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42']","['38', '36', '45', '30', '50']","['12', None]","['14', '47']"
898,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42']","['38', '36', '45', '30', '50']","['12', '21']","['14', '47']"
899,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12']","['38', '36', '45', '30', '50']","[None, '21']","['14', '47']"
899,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12']","['38', '36', '45', '30', '50', '21']","[None, None]","['14', '47']"
899,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12']","['38', '36', '45', '30', '50', '21']","['31', None]","['14', '47']"
899,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12']","['38', '36', '45', '30', '50', '21']","['31', '37']","['14', '47']"
901,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31']","['38', '36', '45', '30', '50', '21']","[None, '37']","['14', '47']"
901,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37']","['38', '36', '45', '30', '50', '21']","[None, None]","['14', '47']"
901,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37']","['38', '36', '45', '30', '50', '21']","['26', None]","['14', '47']"
901,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37']","['38', '36', '45', '30', '50', '21']","['26', '35']","['14', '47']"
903,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26']","['38', '36', '45', '30', '50', '21']","[None, '35']","['14', '47']"
903,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35']","['38', '36', '45', '30', '50', '21']","[None, None]","['14', '47']"
903,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['43', '34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35']","['38', '36', '45', '30', '50', '21']","['39', None]","['14', '47']"
903,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35']","['38', '36', '45', '30', '50', '21']","['39', '43']","['14', '47']"
904,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['34', '46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39']","['38', '36', '45', '30', '50', '21']","[None, '43']","['14', '47']"
904,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39']","['38', '36', '45', '30', '50', '21']","['34', '43']","['14', '47']"
905,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['46', '9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43']","['38', '36', '45', '30', '50', '21']","['34', None]","['14', '47']"
905,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43']","['38', '36', '45', '30', '50', '21']","['34', '46']","['14', '47']"
906,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['9', '49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34']","['38', '36', '45', '30', '50', '21']","[None, '46']","['14', '47']"
906,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34']","['38', '36', '45', '30', '50', '21']","['9', '46']","['14', '47']"
907,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['49', '32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46']","['38', '36', '45', '30', '50', '21']","['9', None]","['14', '47']"
907,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46']","['38', '36', '45', '30', '50', '21']","['9', '49']","['14', '47']"
908,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['32', '44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9']","['38', '36', '45', '30', '50', '21']","[None, '49']","['14', '47']"
908,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9']","['38', '36', '45', '30', '50', '21']","['32', '49']","['14', '47']"
909,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['44', '48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49']","['38', '36', '45', '30', '50', '21']","['32', None]","['14', '47']"
909,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49']","['38', '36', '45', '30', '50', '21']","['32', '44']","['14', '47']"
910,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['48', '29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32']","['38', '36', '45', '30', '50', '21']","[None, '44']","['14', '47']"
910,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32']","['38', '36', '45', '30', '50', '21']","['48', '44']","['14', '47']"
911,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['29', '16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44']","['38', '36', '45', '30', '50', '21']","['48', None]","['14', '47']"
911,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44']","['38', '36', '45', '30', '50', '21']","['48', '29']","['14', '47']"
912,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['16', '33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48']","['38', '36', '45', '30', '50', '21']","[None, '29']","['14', '47']"
912,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48']","['38', '36', '45', '30', '50', '21']","['16', '29']","['14', '47']"
913,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29']","['38', '36', '45', '30', '50', '21']","['16', None]","['14', '47']"
913,14 finished I/O → ready queue,io_to_ready,14,IO0,"['33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14']","['38', '36', '45', '30', '50', '21']","['16', None]","[None, '47']"
913,47 finished I/O → ready queue,io_to_ready,47,IO1,"['33', '27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47']","['38', '36', '45', '30', '50', '21']","['16', None]","[None, None]"
913,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47']","['38', '36', '45', '30', '50', '21']","['16', '33']","[None, None]"
913,38 dispatched to IO0,dispatch_io,38,IO0,"['27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47']","['36', '45', '30', '50', '21']","['16', '33']","['38', None]"
913,36 dispatched to IO1,dispatch_io,36,IO1,"['27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47']","['45', '30', '50', '21']","['16', '33']","['38', '36']"
914,16 finished all bursts,finished,16,CPU0,"['27', '42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47']","['45', '30', '50', '21']","[None, '33']","['38', '36']"
914,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47']","['45', '30', '50', '21']","['27', '33']","['38', '36']"
915,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['42', '12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33']","['45', '30', '50', '21']","['27', None]","['38', '36']"
915,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33']","['45', '30', '50', '21']","['27', '42']","['38', '36']"
916,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['12', '31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27']","['45', '30', '50', '21']","[None, '42']","['38', '36']"
916,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27']","['45', '30', '50', '21']","['12', '42']","['38', '36']"
917,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['31', '37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42']","['45', '30', '50', '21']","['12', None]","['38', '36']"
917,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42']","['45', '30', '50', '21']","['12', '31']","['38', '36']"
918,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['37', '26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12']","['45', '30', '50', '21']","[None, '31']","['38', '36']"
918,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12']","['45', '30', '50', '21']","['37', '31']","['38', '36']"
919,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['26', '35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31']","['45', '30', '50', '21']","['37', None]","['38', '36']"
919,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31']","['45', '30', '50', '21']","['37', '26']","['38', '36']"
920,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['35', '39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37']","['45', '30', '50', '21']","[None, '26']","['38', '36']"
920,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37']","['45', '30', '50', '21']","['35', '26']","['38', '36']"
921,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37']","['45', '30', '50', '21', '35']","[None, '26']","['38', '36']"
921,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['39', '43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26']","['45', '30', '50', '21', '35']","[None, None]","['38', '36']"
921,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['43', '34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26']","['45', '30', '50', '21', '35']","['39', None]","['38', '36']"
921,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26']","['45', '30', '50', '21', '35']","['39', '43']","['38', '36']"
922,43 finished CPU → ready queue,cpu_to_ready,43,CPU1,"['34', '46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43']","['45', '30', '50', '21', '35']","['39', None]","['38', '36']"
922,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43']","['45', '30', '50', '21', '35']","['39', '34']","['38', '36']"
923,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39']","['45', '30', '50', '21', '35']","[None, '34']","['38', '36']"
923,34 finished CPU → wait queue,cpu_to_io,34,CPU1,"['46', '9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39']","['45', '30', '50', '21', '35', '34']","[None, None]","['38', '36']"
923,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['9', '49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39']","['45', '30', '50', '21', '35', '34']","['46', None]","['38', '36']"
923,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39']","['45', '30', '50', '21', '35', '34']","['46', '9']","['38', '36']"
925,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46']","['45', '30', '50', '21', '35', '34']","[None, '9']","['38', '36']"
925,9 finished all bursts,finished,9,CPU1,"['49', '32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46']","['45', '30', '50', '21', '35', '34']","[None, None]","['38', '36']"
925,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['32', '44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46']","['45', '30', '50', '21', '35', '34']","['49', None]","['38', '36']"
925,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46']","['45', '30', '50', '21', '35', '34']","['49', '32']","['38', '36']"
926,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['44', '48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46']","['45', '30', '50', '21', '35', '34', '49']","[None, '32']","['38', '36']"
926,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46']","['45', '30', '50', '21', '35', '34', '49']","['44', '32']","['38', '36']"
927,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['48', '29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46', '32']","['45', '30', '50', '21', '35', '34', '49']","['44', None]","['38', '36']"
927,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46', '32']","['45', '30', '50', '21', '35', '34', '49']","['44', '48']","['38', '36']"
928,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['29', '14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46', '32', '44']","['45', '30', '50', '21', '35', '34', '49']","[None, '48']","['38', '36']"
928,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46', '32', '44']","['45', '30', '50', '21', '35', '34', '49']","['29', '48']","['38', '36']"
929,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['14', '47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48']","['45', '30', '50', '21', '35', '34', '49']","['29', None]","['38', '36']"
929,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48']","['45', '30', '50', '21', '35', '34', '49']","['29', '14']","['38', '36']"
930,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['47', '33', '27', '42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29']","['45', '30', '50', '21', '35', '34', '49']","[None, '14']","['38', '36']"
930,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['33', '27', '42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29']","['45', '30', '50', '21', '35', '34', '49']","['47', '14']","['38', '36']"
931,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['33', '27', '42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14']","['45', '30', '50', '21', '35', '34', '49']","['47', None]","['38', '36']"
931,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['27', '42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14']","['45', '30', '50', '21', '35', '34', '49']","['47', '33']","['38', '36']"
932,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['27', '42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47']","['45', '30', '50', '21', '35', '34', '49']","[None, '33']","['38', '36']"
932,38 finished I/O → ready queue,io_to_ready,38,IO0,"['27', '42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38']","['45', '30', '50', '21', '35', '34', '49']","[None, '33']","[None, '36']"
932,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38']","['45', '30', '50', '21', '35', '34', '49']","['27', '33']","[None, '36']"
932,45 dispatched to IO0,dispatch_io,45,IO0,"['42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38']","['30', '50', '21', '35', '34', '49']","['27', '33']","['45', '36']"
933,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['42', '12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38']","['30', '50', '21', '35', '34', '49', '33']","['27', None]","['45', '36']"
933,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38']","['30', '50', '21', '35', '34', '49', '33']","['27', '42']","['45', '36']"
934,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['12', '31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38', '27']","['30', '50', '21', '35', '34', '49', '33']","[None, '42']","['45', '36']"
934,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38', '27']","['30', '50', '21', '35', '34', '49', '33']","['12', '42']","['45', '36']"
935,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['31', '37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38', '27', '42']","['30', '50', '21', '35', '34', '49', '33']","['12', None]","['45', '36']"
935,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38', '27', '42']","['30', '50', '21', '35', '34', '49', '33']","['12', '31']","['45', '36']"
936,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['37', '26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38', '27', '42', '12']","['30', '50', '21', '35', '34', '49', '33']","[None, '31']","['45', '36']"
936,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38', '27', '42', '12']","['30', '50', '21', '35', '34', '49', '33']","['37', '31']","['45', '36']"
937,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['26', '43', '39', '46', '32', '44', '48', '29', '14', '47', '38', '27', '42', '12', '31']","['30', '50', '21', '35', '34', '49', '33']","['37', None]","['45', '36']"
937,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['43', '39', '46', '32', '44', '48', '29', '14', '47', '38', '27', '42', '12', '31']","['30', '50', '21', '35', '34', '49', '33']","['37', '26']","['45', '36']"
938,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['43', '39', '46', '32', '44', '48', '29', '14', '47', '38', '27', '42', '12', '31', '37']","['30', '50', '21', '35', '34', '49', '33']","[None, '26']","['45', '36']"
938,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['39', '46', '32', '44', '48', '29', '14', '47', '38', '27', '42', '12', '31', '37']","['30', '50', '21', '35', '34', '49', '33']","['43', '26']","['45', '36']"
939,26 finished all bursts,finished,26,CPU1,"['39', '46', '32', '44', '48', '29', '14', '47', '38', '27', '42', '12', '31', '37']","['30', '50', '21', '35', '34', '49', '33']","['43', None]","['45', '36']"
939,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['46', '32', '44', '48', '29', '14', '47', '38', '27', '42', '12', '31', '37']","['30', '50', '21', '35', '34', '49', '33']","['43', '39']","['45', '36']"
940,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['46', '32', '44', '48', '29', '14', '47', '38', '27', '42', '12', '31', '37', '43']","['30', '50', '21', '35', '34', '49', '33']","[None, '39']","['45', '36']"
940,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['32', '44', '48', '29', '14', '47', '38', '27', '42', '12', '31', '37', '43']","['30', '50', '21', '35', '34', '49', '33']","['46', '39']","['45', '36']"
941,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['32', '44', '48', '29', '14', '47', '38', '27', '42', '12', '31', '37', '43', '39']","['30', '50', '21', '35', '34', '49', '33']","['46', None]","['45', '36']"
941,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['44', '48', '29', '14', '47', '38', '27', '42', '12', '31', '37', '43', '39']","['30', '50', '21', '35', '34', '49', '33']","['46', '32']","['45', '36']"
942,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['44', '48', '29', '14', '47', '38', '27', '42', '12', '31', '37', '43', '39', '46']","['30', '50', '21', '35', '34', '49', '33']","[None, '32']","['45', '36']"
942,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['44', '48', '29', '14', '47', '38', '27', '42', '12', '31', '37', '43', '39', '46', '32']","['30', '50', '21', '35', '34', '49', '33']","[None, None]","['45', '36']"
942,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['48', '29', '14', '47', '38', '27', '42', '12', '31', '37', '43', '39', '46', '32']","['30', '50', '21', '35', '34', '49', '33']","['44', None]","['45', '36']"
942,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['29', '14', '47', '38', '27', '42', '12', '31', '37', '43', '39', '46', '32']","['30', '50', '21', '35', '34', '49', '33']","['44', '48']","['45', '36']"
943,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['29', '14', '47', '38', '27', '42', '12', '31', '37', '43', '39', '46', '32', '44']","['30', '50', '21', '35', '34', '49', '33']","[None, '48']","['45', '36']"
943,36 finished I/O → ready queue,io_to_ready,36,IO1,"['29', '14', '47', '38', '27', '42', '12', '31', '37', '43', '39', '46', '32', '44', '36']","['30', '50', '21', '35', '34', '49', '33']","[None, '48']","['45', None]"
943,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['14', '47', '38', '27', '42', '12', '31', '37', '43', '39', '46', '32', '44', '36']","['30', '50', '21', '35', '34', '49', '33']","['29', '48']","['45', None]"
943,30 dispatched to IO1,dispatch_io,30,IO1,"['14', '47', '38', '27', '42', '12', '31', '37', '43', '39', '46', '32', '44', '36']","['50', '21', '35', '34', '49', '33']","['29', '48']","['45', '30']"
944,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['14', '47', '38', '27', '42', '12', '31', '37', '43', '39', '46', '32', '44', '36', '48']","['50', '21', '35', '34', '49', '33']","['29', None]","['45', '30']"
944,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['47', '38', '27', '42', '12', '31', '37', '43', '39', '46', '32', '44', '36', '48']","['50', '21', '35', '34', '49', '33']","['29', '14']","['45', '30']"
945,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['47', '38', '27', '42', '12', '31', '37', '43', '39', '46', '32', '44', '36', '48', '29']","['50', '21', '35', '34', '49', '33']","[None, '14']","['45', '30']"
945,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['38', '27', '42', '12', '31', '37', '43', '39', '46', '32', '44', '36', '48', '29']","['50', '21', '35', '34', '49', '33']","['47', '14']","['45', '30']"
946,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['38', '27', '42', '12', '31', '37', '43', '39', '46', '32', '44', '36', '48', '29', '14']","['50', '21', '35', '34', '49', '33']","['47', None]","['45', '30']"
946,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['27', '42', '12', '31', '37', '43', '39', '46', '32', '44', '36', '48', '29', '14']","['50', '21', '35', '34', '49', '33']","['47', '38']","['45', '30']"
947,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['27', '42', '12', '31', '37', '43', '39', '46', '32', '44', '36', '48', '29', '14', '47']","['50', '21', '35', '34', '49', '33']","[None, '38']","['45', '30']"
947,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['42', '12', '31', '37', '43', '39', '46', '32', '44', '36', '48', '29', '14', '47']","['50', '21', '35', '34', '49', '33']","['27', '38']","['45', '30']"
948,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['42', '12', '31', '37', '43', '39', '46', '32', '44', '36', '48', '29', '14', '47', '38']","['50', '21', '35', '34', '49', '33']","['27', None]","['45', '30']"
948,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['12', '31', '37', '43', '39', '46', '32', '44', '36', '48', '29', '14', '47', '38']","['50', '21', '35', '34', '49', '33']","['27', '42']","['45', '30']"
949,27 finished all bursts,finished,27,CPU0,"['12', '31', '37', '43', '39', '46', '32', '44', '36', '48', '29', '14', '47', '38']","['50', '21', '35', '34', '49', '33']","[None, '42']","['45', '30']"
949,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['31', '37', '43', '39', '46', '32', '44', '36', '48', '29', '14', '47', '38']","['50', '21', '35', '34', '49', '33']","['12', '42']","['45', '30']"
950,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['31', '37', '43', '39', '46', '32', '44', '36', '48', '29', '14', '47', '38', '42']","['50', '21', '35', '34', '49', '33']","['12', None]","['45', '30']"
950,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['37', '43', '39', '46', '32', '44', '36', '48', '29', '14', '47', '38', '42']","['50', '21', '35', '34', '49', '33']","['12', '31']","['45', '30']"
951,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['37', '43', '39', '46', '32', '44', '36', '48', '29', '14', '47', '38', '42', '12']","['50', '21', '35', '34', '49', '33']","[None, '31']","['45', '30']"
951,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['43', '39', '46', '32', '44', '36', '48', '29', '14', '47', '38', '42', '12']","['50', '21', '35', '34', '49', '33']","['37', '31']","['45', '30']"
952,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['43', '39', '46', '32', '44', '36', '48', '29', '14', '47', '38', '42', '12', '31']","['50', '21', '35', '34', '49', '33']","['37', None]","['45', '30']"
952,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['39', '46', '32', '44', '36', '48', '29', '14', '47', '38', '42', '12', '31']","['50', '21', '35', '34', '49', '33']","['37', '43']","['45', '30']"
953,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['39', '46', '32', '44', '36', '48', '29', '14', '47', '38', '42', '12', '31', '37']","['50', '21', '35', '34', '49', '33']","[None, '43']","['45', '30']"
953,45 finished I/O → ready queue,io_to_ready,45,IO0,"['39', '46', '32', '44', '36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45']","['50', '21', '35', '34', '49', '33']","[None, '43']","[None, '30']"
953,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['46', '32', '44', '36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45']","['50', '21', '35', '34', '49', '33']","['39', '43']","[None, '30']"
953,50 dispatched to IO0,dispatch_io,50,IO0,"['46', '32', '44', '36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45']","['21', '35', '34', '49', '33']","['39', '43']","['50', '30']"
954,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['46', '32', '44', '36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45', '43']","['21', '35', '34', '49', '33']","['39', None]","['50', '30']"
954,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['32', '44', '36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45', '43']","['21', '35', '34', '49', '33']","['39', '46']","['50', '30']"
955,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['32', '44', '36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39']","['21', '35', '34', '49', '33']","[None, '46']","['50', '30']"
955,46 finished CPU → wait queue,cpu_to_io,46,CPU1,"['32', '44', '36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39']","['21', '35', '34', '49', '33', '46']","[None, None]","['50', '30']"
955,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['44', '36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39']","['21', '35', '34', '49', '33', '46']","['32', None]","['50', '30']"
955,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39']","['21', '35', '34', '49', '33', '46']","['32', '44']","['50', '30']"
957,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39', '32']","['21', '35', '34', '49', '33', '46']","[None, '44']","['50', '30']"
957,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44']","['21', '35', '34', '49', '33', '46']","[None, None]","['50', '30']"
957,30 finished I/O → ready queue,io_to_ready,30,IO1,"['36', '48', '29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30']","['21', '35', '34', '49', '33', '46']","[None, None]","['50', None]"
957,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['48', '29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30']","['21', '35', '34', '49', '33', '46']","['36', None]","['50', None]"
957,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30']","['21', '35', '34', '49', '33', '46']","['36', '48']","['50', None]"
957,21 dispatched to IO1,dispatch_io,21,IO1,"['29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30']","['35', '34', '49', '33', '46']","['36', '48']","['50', '21']"
959,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36']","['35', '34', '49', '33', '46']","[None, '48']","['50', '21']"
959,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['29', '14', '47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48']","['35', '34', '49', '33', '46']","[None, None]","['50', '21']"
959,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['14', '47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48']","['35', '34', '49', '33', '46']","['29', None]","['50', '21']"
959,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48']","['35', '34', '49', '33', '46']","['29', '14']","['50', '21']"
960,50 finished I/O → ready queue,io_to_ready,50,IO0,"['47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50']","['35', '34', '49', '33', '46']","['29', '14']","[None, '21']"
960,35 dispatched to IO0,dispatch_io,35,IO0,"['47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50']","['34', '49', '33', '46']","['29', '14']","['35', '21']"
961,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29']","['34', '49', '33', '46']","[None, '14']","['35', '21']"
961,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['47', '38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14']","['34', '49', '33', '46']","[None, None]","['35', '21']"
961,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['38', '42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14']","['34', '49', '33', '46']","['47', None]","['35', '21']"
961,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14']","['34', '49', '33', '46']","['47', '38']","['35', '21']"
963,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47']","['34', '49', '33', '46']","[None, '38']","['35', '21']"
963,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['42', '12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38']","['34', '49', '33', '46']","[None, None]","['35', '21']"
963,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['12', '31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38']","['34', '49', '33', '46']","['42', None]","['35', '21']"
963,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38']","['34', '49', '33', '46']","['42', '12']","['35', '21']"
964,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['31', '37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12']","['34', '49', '33', '46']","['42', None]","['35', '21']"
964,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12']","['34', '49', '33', '46']","['42', '31']","['35', '21']"
965,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['37', '45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42']","['34', '49', '33', '46']","[None, '31']","['35', '21']"
965,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42']","['34', '49', '33', '46']","['37', '31']","['35', '21']"
966,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['45', '43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31']","['34', '49', '33', '46']","['37', None]","['35', '21']"
966,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31']","['34', '49', '33', '46']","['37', '45']","['35', '21']"
967,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['43', '39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37']","['34', '49', '33', '46']","[None, '45']","['35', '21']"
967,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37']","['34', '49', '33', '46']","['43', '45']","['35', '21']"
968,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['39', '32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45']","['34', '49', '33', '46']","['43', None]","['35', '21']"
968,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45']","['34', '49', '33', '46']","['43', '39']","['35', '21']"
969,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43']","['34', '49', '33', '46']","[None, '39']","['35', '21']"
969,39 finished CPU → wait queue,cpu_to_io,39,CPU1,"['32', '44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43']","['34', '49', '33', '46', '39']","[None, None]","['35', '21']"
969,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['44', '30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43']","['34', '49', '33', '46', '39']","['32', None]","['35', '21']"
969,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43']","['34', '49', '33', '46', '39']","['32', '44']","['35', '21']"
970,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['30', '36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32']","['34', '49', '33', '46', '39']","[None, '44']","['35', '21']"
970,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32']","['34', '49', '33', '46', '39']","['30', '44']","['35', '21']"
971,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['36', '48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44']","['34', '49', '33', '46', '39']","['30', None]","['35', '21']"
971,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44']","['34', '49', '33', '46', '39']","['30', '36']","['35', '21']"
972,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30']","['34', '49', '33', '46', '39']","[None, '36']","['35', '21']"
972,35 finished I/O → ready queue,io_to_ready,35,IO0,"['48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35']","['34', '49', '33', '46', '39']","[None, '36']","[None, '21']"
972,21 finished I/O → ready queue,io_to_ready,21,IO1,"['48', '50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21']","['34', '49', '33', '46', '39']","[None, '36']","[None, None]"
972,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21']","['34', '49', '33', '46', '39']","['48', '36']","[None, None]"
972,34 dispatched to IO0,dispatch_io,34,IO0,"['50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21']","['49', '33', '46', '39']","['48', '36']","['34', None]"
972,49 dispatched to IO1,dispatch_io,49,IO1,"['50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21']","['33', '46', '39']","['48', '36']","['34', '49']"
973,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21']","['33', '46', '39', '48']","[None, '36']","['34', '49']"
973,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['50', '29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36']","['33', '46', '39', '48']","[None, None]","['34', '49']"
973,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['29', '14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36']","['33', '46', '39', '48']","['50', None]","['34', '49']"
973,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36']","['33', '46', '39', '48']","['50', '29']","['34', '49']"
974,29 finished CPU → ready queue,cpu_to_ready,29,CPU1,"['14', '47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29']","['33', '46', '39', '48']","['50', None]","['34', '49']"
974,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29']","['33', '46', '39', '48']","['50', '14']","['34', '49']"
975,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['47', '38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50']","['33', '46', '39', '48']","[None, '14']","['34', '49']"
975,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50']","['33', '46', '39', '48']","['47', '14']","['34', '49']"
976,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['38', '12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14']","['33', '46', '39', '48']","['47', None]","['34', '49']"
976,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14']","['33', '46', '39', '48']","['47', '38']","['34', '49']"
977,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['12', '42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47']","['33', '46', '39', '48']","[None, '38']","['34', '49']"
977,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47']","['33', '46', '39', '48']","['12', '38']","['34', '49']"
978,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['42', '31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38']","['33', '46', '39', '48']","['12', None]","['34', '49']"
978,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38']","['33', '46', '39', '48']","['12', '42']","['34', '49']"
979,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['31', '37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12']","['33', '46', '39', '48']","[None, '42']","['34', '49']"
979,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12']","['33', '46', '39', '48']","['31', '42']","['34', '49']"
980,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['37', '45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42']","['33', '46', '39', '48']","['31', None]","['34', '49']"
980,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42']","['33', '46', '39', '48']","['31', '37']","['34', '49']"
981,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['45', '43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31']","['33', '46', '39', '48']","[None, '37']","['34', '49']"
981,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31']","['33', '46', '39', '48']","['45', '37']","['34', '49']"
982,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['43', '32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37']","['33', '46', '39', '48']","['45', None]","['34', '49']"
982,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37']","['33', '46', '39', '48']","['45', '43']","['34', '49']"
983,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['32', '44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45']","['33', '46', '39', '48']","[None, '43']","['34', '49']"
983,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45']","['33', '46', '39', '48']","['32', '43']","['34', '49']"
984,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43']","['33', '46', '39', '48']","['32', None]","['34', '49']"
984,49 finished I/O → ready queue,io_to_ready,49,IO1,"['44', '30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49']","['33', '46', '39', '48']","['32', None]","['34', None]"
984,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49']","['33', '46', '39', '48']","['32', '44']","['34', None]"
984,33 dispatched to IO1,dispatch_io,33,IO1,"['30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49']","['46', '39', '48']","['32', '44']","['34', '33']"
985,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32']","['46', '39', '48']","[None, '44']","['34', '33']"
985,44 finished CPU → ready queue,cpu_to_ready,44,CPU1,"['30', '35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44']","['46', '39', '48']","[None, None]","['34', '33']"
985,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['35', '21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44']","['46', '39', '48']","['30', None]","['34', '33']"
985,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44']","['46', '39', '48']","['30', '35']","['34', '33']"
987,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44']","['46', '39', '48', '30']","[None, '35']","['34', '33']"
987,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['21', '36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35']","['46', '39', '48', '30']","[None, None]","['34', '33']"
987,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['36', '29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35']","['46', '39', '48', '30']","['21', None]","['34', '33']"
987,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35']","['46', '39', '48', '30']","['21', '36']","['34', '33']"
988,21 finished all bursts,finished,21,CPU0,"['29', '50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35']","['46', '39', '48', '30']","[None, '36']","['34', '33']"
988,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35']","['46', '39', '48', '30']","['29', '36']","['34', '33']"
989,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['50', '14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36']","['46', '39', '48', '30']","['29', None]","['34', '33']"
989,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36']","['46', '39', '48', '30']","['29', '50']","['34', '33']"
990,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['14', '47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29']","['46', '39', '48', '30']","[None, '50']","['34', '33']"
990,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29']","['46', '39', '48', '30']","['14', '50']","['34', '33']"
991,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50']","['46', '39', '48', '30']","['14', None]","['34', '33']"
991,34 finished I/O → ready queue,io_to_ready,34,IO0,"['47', '38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34']","['46', '39', '48', '30']","['14', None]","[None, '33']"
991,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34']","['46', '39', '48', '30']","['14', '47']","[None, '33']"
991,46 dispatched to IO0,dispatch_io,46,IO0,"['38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34']","['39', '48', '30']","['14', '47']","['46', '33']"
992,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['38', '12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14']","['39', '48', '30']","[None, '47']","['46', '33']"
992,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14']","['39', '48', '30']","['38', '47']","['46', '33']"
993,38 finished CPU → wait queue,cpu_to_io,38,CPU0,"['12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14']","['39', '48', '30', '38']","[None, '47']","['46', '33']"
993,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['12', '42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14', '47']","['39', '48', '30', '38']","[None, None]","['46', '33']"
993,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['42', '31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14', '47']","['39', '48', '30', '38']","['12', None]","['46', '33']"
993,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14', '47']","['39', '48', '30', '38']","['12', '42']","['46', '33']"
994,12 finished all bursts,finished,12,CPU0,"['31', '37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14', '47']","['39', '48', '30', '38']","[None, '42']","['46', '33']"
994,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14', '47']","['39', '48', '30', '38']","['31', '42']","['46', '33']"
995,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['37', '45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14', '47', '42']","['39', '48', '30', '38']","['31', None]","['46', '33']"
995,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14', '47', '42']","['39', '48', '30', '38']","['31', '37']","['46', '33']"
996,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14', '47', '42']","['39', '48', '30', '38', '31']","[None, '37']","['46', '33']"
996,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['45', '43', '49', '32', '44', '35', '36', '29', '50', '34', '14', '47', '42']","['39', '48', '30', '38', '31', '37']","[None, None]","['46', '33']"
996,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['43', '49', '32', '44', '35', '36', '29', '50', '34', '14', '47', '42']","['39', '48', '30', '38', '31', '37']","['45', None]","['46', '33']"
996,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['49', '32', '44', '35', '36', '29', '50', '34', '14', '47', '42']","['39', '48', '30', '38', '31', '37']","['45', '43']","['46', '33']"
997,43 finished CPU → wait queue,cpu_to_io,43,CPU1,"['49', '32', '44', '35', '36', '29', '50', '34', '14', '47', '42']","['39', '48', '30', '38', '31', '37', '43']","['45', None]","['46', '33']"
997,33 finished I/O → ready queue,io_to_ready,33,IO1,"['49', '32', '44', '35', '36', '29', '50', '34', '14', '47', '42', '33']","['39', '48', '30', '38', '31', '37', '43']","['45', None]","['46', None]"
997,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['32', '44', '35', '36', '29', '50', '34', '14', '47', '42', '33']","['39', '48', '30', '38', '31', '37', '43']","['45', '49']","['46', None]"
997,39 dispatched to IO1,dispatch_io,39,IO1,"['32', '44', '35', '36', '29', '50', '34', '14', '47', '42', '33']","['48', '30', '38', '31', '37', '43']","['45', '49']","['46', '39']"
998,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['32', '44', '35', '36', '29', '50', '34', '14', '47', '42', '33', '45']","['48', '30', '38', '31', '37', '43']","[None, '49']","['46', '39']"
998,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['44', '35', '36', '29', '50', '34', '14', '47', '42', '33', '45']","['48', '30', '38', '31', '37', '43']","['32', '49']","['46', '39']"
999,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['44', '35', '36', '29', '50', '34', '14', '47', '42', '33', '45', '49']","['48', '30', '38', '31', '37', '43']","['32', None]","['46', '39']"
999,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['35', '36', '29', '50', '34', '14', '47', '42', '33', '45', '49']","['48', '30', '38', '31', '37', '43']","['32', '44']","['46', '39']"
1000,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['35', '36', '29', '50', '34', '14', '47', '42', '33', '45', '49', '32']","['48', '30', '38', '31', '37', '43']","[None, '44']","['46', '39']"
1000,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['36', '29', '50', '34', '14', '47', '42', '33', '45', '49', '32']","['48', '30', '38', '31', '37', '43']","['35', '44']","['46', '39']"
1001,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['36', '29', '50', '34', '14', '47', '42', '33', '45', '49', '32']","['48', '30', '38', '31', '37', '43', '35']","[None, '44']","['46', '39']"
1001,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['36', '29', '50', '34', '14', '47', '42', '33', '45', '49', '32', '44']","['48', '30', '38', '31', '37', '43', '35']","[None, None]","['46', '39']"
1001,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['29', '50', '34', '14', '47', '42', '33', '45', '49', '32', '44']","['48', '30', '38', '31', '37', '43', '35']","['36', None]","['46', '39']"
1001,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['50', '34', '14', '47', '42', '33', '45', '49', '32', '44']","['48', '30', '38', '31', '37', '43', '35']","['36', '29']","['46', '39']"
1002,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['50', '34', '14', '47', '42', '33', '45', '49', '32', '44']","['48', '30', '38', '31', '37', '43', '35', '36']","[None, '29']","['46', '39']"
1002,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['34', '14', '47', '42', '33', '45', '49', '32', '44']","['48', '30', '38', '31', '37', '43', '35', '36']","['50', '29']","['46', '39']"
1003,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['34', '14', '47', '42', '33', '45', '49', '32', '44', '29']","['48', '30', '38', '31', '37', '43', '35', '36']","['50', None]","['46', '39']"
1003,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['14', '47', '42', '33', '45', '49', '32', '44', '29']","['48', '30', '38', '31', '37', '43', '35', '36']","['50', '34']","['46', '39']"
1004,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['14', '47', '42', '33', '45', '49', '32', '44', '29']","['48', '30', '38', '31', '37', '43', '35', '36', '50']","[None, '34']","['46', '39']"
1004,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['47', '42', '33', '45', '49', '32', '44', '29']","['48', '30', '38', '31', '37', '43', '35', '36', '50']","['14', '34']","['46', '39']"
1005,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['47', '42', '33', '45', '49', '32', '44', '29']","['48', '30', '38', '31', '37', '43', '35', '36', '50', '14']","[None, '34']","['46', '39']"
1005,34 finished CPU → ready queue,cpu_to_ready,34,CPU1,"['47', '42', '33', '45', '49', '32', '44', '29', '34']","['48', '30', '38', '31', '37', '43', '35', '36', '50', '14']","[None, None]","['46', '39']"
1005,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['42', '33', '45', '49', '32', '44', '29', '34']","['48', '30', '38', '31', '37', '43', '35', '36', '50', '14']","['47', None]","['46', '39']"
1005,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['33', '45', '49', '32', '44', '29', '34']","['48', '30', '38', '31', '37', '43', '35', '36', '50', '14']","['47', '42']","['46', '39']"
1006,47 finished CPU → wait queue,cpu_to_io,47,CPU0,"['33', '45', '49', '32', '44', '29', '34']","['48', '30', '38', '31', '37', '43', '35', '36', '50', '14', '47']","[None, '42']","['46', '39']"
1006,46 finished I/O → ready queue,io_to_ready,46,IO0,"['33', '45', '49', '32', '44', '29', '34', '46']","['48', '30', '38', '31', '37', '43', '35', '36', '50', '14', '47']","[None, '42']","[None, '39']"
1006,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['45', '49', '32', '44', '29', '34', '46']","['48', '30', '38', '31', '37', '43', '35', '36', '50', '14', '47']","['33', '42']","[None, '39']"
1006,48 dispatched to IO0,dispatch_io,48,IO0,"['45', '49', '32', '44', '29', '34', '46']","['30', '38', '31', '37', '43', '35', '36', '50', '14', '47']","['33', '42']","['48', '39']"
1007,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['45', '49', '32', '44', '29', '34', '46', '42']","['30', '38', '31', '37', '43', '35', '36', '50', '14', '47']","['33', None]","['48', '39']"
1007,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['49', '32', '44', '29', '34', '46', '42']","['30', '38', '31', '37', '43', '35', '36', '50', '14', '47']","['33', '45']","['48', '39']"
1008,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['49', '32', '44', '29', '34', '46', '42', '33']","['30', '38', '31', '37', '43', '35', '36', '50', '14', '47']","[None, '45']","['48', '39']"
1008,39 finished I/O → ready queue,io_to_ready,39,IO1,"['49', '32', '44', '29', '34', '46', '42', '33', '39']","['30', '38', '31', '37', '43', '35', '36', '50', '14', '47']","[None, '45']","['48', None]"
1008,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['32', '44', '29', '34', '46', '42', '33', '39']","['30', '38', '31', '37', '43', '35', '36', '50', '14', '47']","['49', '45']","['48', None]"
1008,30 dispatched to IO1,dispatch_io,30,IO1,"['32', '44', '29', '34', '46', '42', '33', '39']","['38', '31', '37', '43', '35', '36', '50', '14', '47']","['49', '45']","['48', '30']"
1009,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['32', '44', '29', '34', '46', '42', '33', '39', '45']","['38', '31', '37', '43', '35', '36', '50', '14', '47']","['49', None]","['48', '30']"
1009,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['44', '29', '34', '46', '42', '33', '39', '45']","['38', '31', '37', '43', '35', '36', '50', '14', '47']","['49', '32']","['48', '30']"
1010,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['44', '29', '34', '46', '42', '33', '39', '45', '49']","['38', '31', '37', '43', '35', '36', '50', '14', '47']","[None, '32']","['48', '30']"
1010,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['44', '29', '34', '46', '42', '33', '39', '45', '49']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, None]","['48', '30']"
1010,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['29', '34', '46', '42', '33', '39', '45', '49']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['44', None]","['48', '30']"
1010,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['34', '46', '42', '33', '39', '45', '49']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['44', '29']","['48', '30']"
1011,29 finished CPU → ready queue,cpu_to_ready,29,CPU1,"['34', '46', '42', '33', '39', '45', '49', '29']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['44', None]","['48', '30']"
1011,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['46', '42', '33', '39', '45', '49', '29']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['44', '34']","['48', '30']"
1012,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['46', '42', '33', '39', '45', '49', '29', '44']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, '34']","['48', '30']"
1012,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['42', '33', '39', '45', '49', '29', '44']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['46', '34']","['48', '30']"
1013,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['42', '33', '39', '45', '49', '29', '44', '34']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['46', None]","['48', '30']"
1013,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['33', '39', '45', '49', '29', '44', '34']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['46', '42']","['48', '30']"
1014,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['33', '39', '45', '49', '29', '44', '34', '46']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, '42']","['48', '30']"
1014,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['39', '45', '49', '29', '44', '34', '46']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['33', '42']","['48', '30']"
1015,42 finished CPU → ready queue,cpu_to_ready,42,CPU1,"['39', '45', '49', '29', '44', '34', '46', '42']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['33', None]","['48', '30']"
1015,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['45', '49', '29', '44', '34', '46', '42']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['33', '39']","['48', '30']"
1016,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['45', '49', '29', '44', '34', '46', '42', '33']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, '39']","['48', '30']"
1016,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['49', '29', '44', '34', '46', '42', '33']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['45', '39']","['48', '30']"
1017,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['49', '29', '44', '34', '46', '42', '33', '39']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['45', None]","['48', '30']"
1017,48 finished I/O → ready queue,io_to_ready,48,IO0,"['49', '29', '44', '34', '46', '42', '33', '39', '48']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['45', None]","[None, '30']"
1017,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['29', '44', '34', '46', '42', '33', '39', '48']","['38', '31', '37', '43', '35', '36', '50', '14', '47', '32']","['45', '49']","[None, '30']"
1017,38 dispatched to IO0,dispatch_io,38,IO0,"['29', '44', '34', '46', '42', '33', '39', '48']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['45', '49']","['38', '30']"
1018,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['29', '44', '34', '46', '42', '33', '39', '48', '45']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, '49']","['38', '30']"
1018,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['44', '34', '46', '42', '33', '39', '48', '45']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['29', '49']","['38', '30']"
1019,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['44', '34', '46', '42', '33', '39', '48', '45', '49']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['29', None]","['38', '30']"
1019,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['34', '46', '42', '33', '39', '48', '45', '49']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['29', '44']","['38', '30']"
1020,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['34', '46', '42', '33', '39', '48', '45', '49', '29']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, '44']","['38', '30']"
1020,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['46', '42', '33', '39', '48', '45', '49', '29']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['34', '44']","['38', '30']"
1021,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['46', '42', '33', '39', '48', '45', '49', '29', '44']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['34', None]","['38', '30']"
1021,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['42', '33', '39', '48', '45', '49', '29', '44']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['34', '46']","['38', '30']"
1022,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['42', '33', '39', '48', '45', '49', '29', '44', '34']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, '46']","['38', '30']"
1022,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['33', '39', '48', '45', '49', '29', '44', '34']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['42', '46']","['38', '30']"
1023,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['33', '39', '48', '45', '49', '29', '44', '34', '46']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['42', None]","['38', '30']"
1023,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['39', '48', '45', '49', '29', '44', '34', '46']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['42', '33']","['38', '30']"
1024,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['39', '48', '45', '49', '29', '44', '34', '46', '42']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, '33']","['38', '30']"
1024,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['48', '45', '49', '29', '44', '34', '46', '42']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['39', '33']","['38', '30']"
1025,39 finished all bursts,finished,39,CPU0,"['48', '45', '49', '29', '44', '34', '46', '42']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, '33']","['38', '30']"
1025,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['48', '45', '49', '29', '44', '34', '46', '42', '33']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, None]","['38', '30']"
1025,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['45', '49', '29', '44', '34', '46', '42', '33']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['48', None]","['38', '30']"
1025,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['49', '29', '44', '34', '46', '42', '33']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['48', '45']","['38', '30']"
1027,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['49', '29', '44', '34', '46', '42', '33', '48']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, '45']","['38', '30']"
1027,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['49', '29', '44', '34', '46', '42', '33', '48', '45']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, None]","['38', '30']"
1027,30 finished I/O → ready queue,io_to_ready,30,IO1,"['49', '29', '44', '34', '46', '42', '33', '48', '45', '30']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","[None, None]","['38', None]"
1027,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['29', '44', '34', '46', '42', '33', '48', '45', '30']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['49', None]","['38', None]"
1027,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['44', '34', '46', '42', '33', '48', '45', '30']","['31', '37', '43', '35', '36', '50', '14', '47', '32']","['49', '29']","['38', None]"
1027,31 dispatched to IO1,dispatch_io,31,IO1,"['44', '34', '46', '42', '33', '48', '45', '30']","['37', '43', '35', '36', '50', '14', '47', '32']","['49', '29']","['38', '31']"
1029,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['44', '34', '46', '42', '33', '48', '45', '30', '49']","['37', '43', '35', '36', '50', '14', '47', '32']","[None, '29']","['38', '31']"
1029,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['44', '34', '46', '42', '33', '48', '45', '30', '49', '29']","['37', '43', '35', '36', '50', '14', '47', '32']","[None, None]","['38', '31']"
1029,38 finished I/O → ready queue,io_to_ready,38,IO0,"['44', '34', '46', '42', '33', '48', '45', '30', '49', '29', '38']","['37', '43', '35', '36', '50', '14', '47', '32']","[None, None]","[None, '31']"
1029,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['34', '46', '42', '33', '48', '45', '30', '49', '29', '38']","['37', '43', '35', '36', '50', '14', '47', '32']","['44', None]","[None, '31']"
1029,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['46', '42', '33', '48', '45', '30', '49', '29', '38']","['37', '43', '35', '36', '50', '14', '47', '32']","['44', '34']","[None, '31']"
1029,37 dispatched to IO0,dispatch_io,37,IO0,"['46', '42', '33', '48', '45', '30', '49', '29', '38']","['43', '35', '36', '50', '14', '47', '32']","['44', '34']","['37', '31']"
1030,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['46', '42', '33', '48', '45', '30', '49', '29', '38', '44']","['43', '35', '36', '50', '14', '47', '32']","[None, '34']","['37', '31']"
1030,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['42', '33', '48', '45', '30', '49', '29', '38', '44']","['43', '35', '36', '50', '14', '47', '32']","['46', '34']","['37', '31']"
1031,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['42', '33', '48', '45', '30', '49', '29', '38', '44', '34']","['43', '35', '36', '50', '14', '47', '32']","['46', None]","['37', '31']"
1031,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['33', '48', '45', '30', '49', '29', '38', '44', '34']","['43', '35', '36', '50', '14', '47', '32']","['46', '42']","['37', '31']"
1032,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['33', '48', '45', '30', '49', '29', '38', '44', '34', '46']","['43', '35', '36', '50', '14', '47', '32']","[None, '42']","['37', '31']"
1032,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['48', '45', '30', '49', '29', '38', '44', '34', '46']","['43', '35', '36', '50', '14', '47', '32']","['33', '42']","['37', '31']"
1033,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['48', '45', '30', '49', '29', '38', '44', '34', '46', '42']","['43', '35', '36', '50', '14', '47', '32']","['33', None]","['37', '31']"
1033,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['45', '30', '49', '29', '38', '44', '34', '46', '42']","['43', '35', '36', '50', '14', '47', '32']","['33', '48']","['37', '31']"
1034,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['45', '30', '49', '29', '38', '44', '34', '46', '42', '33']","['43', '35', '36', '50', '14', '47', '32']","[None, '48']","['37', '31']"
1034,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['30', '49', '29', '38', '44', '34', '46', '42', '33']","['43', '35', '36', '50', '14', '47', '32']","['45', '48']","['37', '31']"
1035,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['30', '49', '29', '38', '44', '34', '46', '42', '33', '45']","['43', '35', '36', '50', '14', '47', '32']","[None, '48']","['37', '31']"
1035,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['30', '49', '29', '38', '44', '34', '46', '42', '33', '45', '48']","['43', '35', '36', '50', '14', '47', '32']","[None, None]","['37', '31']"
1035,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['49', '29', '38', '44', '34', '46', '42', '33', '45', '48']","['43', '35', '36', '50', '14', '47', '32']","['30', None]","['37', '31']"
1035,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['29', '38', '44', '34', '46', '42', '33', '45', '48']","['43', '35', '36', '50', '14', '47', '32']","['30', '49']","['37', '31']"
1037,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['29', '38', '44', '34', '46', '42', '33', '45', '48', '30']","['43', '35', '36', '50', '14', '47', '32']","[None, '49']","['37', '31']"
1037,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['29', '38', '44', '34', '46', '42', '33', '45', '48', '30', '49']","['43', '35', '36', '50', '14', '47', '32']","[None, None]","['37', '31']"
1037,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['38', '44', '34', '46', '42', '33', '45', '48', '30', '49']","['43', '35', '36', '50', '14', '47', '32']","['29', None]","['37', '31']"
1037,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['44', '34', '46', '42', '33', '45', '48', '30', '49']","['43', '35', '36', '50', '14', '47', '32']","['29', '38']","['37', '31']"
1039,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['44', '34', '46', '42', '33', '45', '48', '30', '49', '29']","['43', '35', '36', '50', '14', '47', '32']","[None, '38']","['37', '31']"
1039,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['44', '34', '46', '42', '33', '45', '48', '30', '49', '29', '38']","['43', '35', '36', '50', '14', '47', '32']","[None, None]","['37', '31']"
1039,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['34', '46', '42', '33', '45', '48', '30', '49', '29', '38']","['43', '35', '36', '50', '14', '47', '32']","['44', None]","['37', '31']"
1039,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['46', '42', '33', '45', '48', '30', '49', '29', '38']","['43', '35', '36', '50', '14', '47', '32']","['44', '34']","['37', '31']"
1041,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['46', '42', '33', '45', '48', '30', '49', '29', '38', '44']","['43', '35', '36', '50', '14', '47', '32']","[None, '34']","['37', '31']"
1041,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['46', '42', '33', '45', '48', '30', '49', '29', '38', '44', '34']","['43', '35', '36', '50', '14', '47', '32']","[None, None]","['37', '31']"
1041,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['42', '33', '45', '48', '30', '49', '29', '38', '44', '34']","['43', '35', '36', '50', '14', '47', '32']","['46', None]","['37', '31']"
1041,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['33', '45', '48', '30', '49', '29', '38', '44', '34']","['43', '35', '36', '50', '14', '47', '32']","['46', '42']","['37', '31']"
1042,37 finished I/O → ready queue,io_to_ready,37,IO0,"['33', '45', '48', '30', '49', '29', '38', '44', '34', '37']","['43', '35', '36', '50', '14', '47', '32']","['46', '42']","[None, '31']"
1042,43 dispatched to IO0,dispatch_io,43,IO0,"['33', '45', '48', '30', '49', '29', '38', '44', '34', '37']","['35', '36', '50', '14', '47', '32']","['46', '42']","['43', '31']"
1043,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['33', '45', '48', '30', '49', '29', '38', '44', '34', '37', '46']","['35', '36', '50', '14', '47', '32']","[None, '42']","['43', '31']"
1043,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['33', '45', '48', '30', '49', '29', '38', '44', '34', '37', '46', '42']","['35', '36', '50', '14', '47', '32']","[None, None]","['43', '31']"
1043,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['45', '48', '30', '49', '29', '38', '44', '34', '37', '46', '42']","['35', '36', '50', '14', '47', '32']","['33', None]","['43', '31']"
1043,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['48', '30', '49', '29', '38', '44', '34', '37', '46', '42']","['35', '36', '50', '14', '47', '32']","['33', '45']","['43', '31']"
1045,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['48', '30', '49', '29', '38', '44', '34', '37', '46', '42', '33']","['35', '36', '50', '14', '47', '32']","[None, '45']","['43', '31']"
1045,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['48', '30', '49', '29', '38', '44', '34', '37', '46', '42', '33', '45']","['35', '36', '50', '14', '47', '32']","[None, None]","['43', '31']"
1045,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['30', '49', '29', '38', '44', '34', '37', '46', '42', '33', '45']","['35', '36', '50', '14', '47', '32']","['48', None]","['43', '31']"
1045,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['49', '29', '38', '44', '34', '37', '46', '42', '33', '45']","['35', '36', '50', '14', '47', '32']","['48', '30']","['43', '31']"
1047,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['49', '29', '38', '44', '34', '37', '46', '42', '33', '45', '48']","['35', '36', '50', '14', '47', '32']","[None, '30']","['43', '31']"
1047,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['49', '29', '38', '44', '34', '37', '46', '42', '33', '45', '48', '30']","['35', '36', '50', '14', '47', '32']","[None, None]","['43', '31']"
1047,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['29', '38', '44', '34', '37', '46', '42', '33', '45', '48', '30']","['35', '36', '50', '14', '47', '32']","['49', None]","['43', '31']"
1047,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['38', '44', '34', '37', '46', '42', '33', '45', '48', '30']","['35', '36', '50', '14', '47', '32']","['49', '29']","['43', '31']"
1048,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['38', '44', '34', '37', '46', '42', '33', '45', '48', '30']","['35', '36', '50', '14', '47', '32', '49']","[None, '29']","['43', '31']"
1048,29 finished all bursts,finished,29,CPU1,"['38', '44', '34', '37', '46', '42', '33', '45', '48', '30']","['35', '36', '50', '14', '47', '32', '49']","[None, None]","['43', '31']"
1048,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['44', '34', '37', '46', '42', '33', '45', '48', '30']","['35', '36', '50', '14', '47', '32', '49']","['38', None]","['43', '31']"
1048,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['34', '37', '46', '42', '33', '45', '48', '30']","['35', '36', '50', '14', '47', '32', '49']","['38', '44']","['43', '31']"
1050,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['34', '37', '46', '42', '33', '45', '48', '30', '38']","['35', '36', '50', '14', '47', '32', '49']","[None, '44']","['43', '31']"
1050,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['34', '37', '46', '42', '33', '45', '48', '30', '38', '44']","['35', '36', '50', '14', '47', '32', '49']","[None, None]","['43', '31']"
1050,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['37', '46', '42', '33', '45', '48', '30', '38', '44']","['35', '36', '50', '14', '47', '32', '49']","['34', None]","['43', '31']"
1050,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['46', '42', '33', '45', '48', '30', '38', '44']","['35', '36', '50', '14', '47', '32', '49']","['34', '37']","['43', '31']"
1051,43 finished I/O → ready queue,io_to_ready,43,IO0,"['46', '42', '33', '45', '48', '30', '38', '44', '43']","['35', '36', '50', '14', '47', '32', '49']","['34', '37']","[None, '31']"
1051,31 finished I/O → ready queue,io_to_ready,31,IO1,"['46', '42', '33', '45', '48', '30', '38', '44', '43', '31']","['35', '36', '50', '14', '47', '32', '49']","['34', '37']","[None, None]"
1051,35 dispatched to IO0,dispatch_io,35,IO0,"['46', '42', '33', '45', '48', '30', '38', '44', '43', '31']","['36', '50', '14', '47', '32', '49']","['34', '37']","['35', None]"
1051,36 dispatched to IO1,dispatch_io,36,IO1,"['46', '42', '33', '45', '48', '30', '38', '44', '43', '31']","['50', '14', '47', '32', '49']","['34', '37']","['35', '36']"
1052,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['46', '42', '33', '45', '48', '30', '38', '44', '43', '31', '34']","['50', '14', '47', '32', '49']","[None, '37']","['35', '36']"
1052,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['46', '42', '33', '45', '48', '30', '38', '44', '43', '31', '34', '37']","['50', '14', '47', '32', '49']","[None, None]","['35', '36']"
1052,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['42', '33', '45', '48', '30', '38', '44', '43', '31', '34', '37']","['50', '14', '47', '32', '49']","['46', None]","['35', '36']"
1052,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['33', '45', '48', '30', '38', '44', '43', '31', '34', '37']","['50', '14', '47', '32', '49']","['46', '42']","['35', '36']"
1053,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['33', '45', '48', '30', '38', '44', '43', '31', '34', '37']","['50', '14', '47', '32', '49', '46']","[None, '42']","['35', '36']"
1053,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['45', '48', '30', '38', '44', '43', '31', '34', '37']","['50', '14', '47', '32', '49', '46']","['33', '42']","['35', '36']"
1054,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['45', '48', '30', '38', '44', '43', '31', '34', '37', '42']","['50', '14', '47', '32', '49', '46']","['33', None]","['35', '36']"
1054,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['48', '30', '38', '44', '43', '31', '34', '37', '42']","['50', '14', '47', '32', '49', '46']","['33', '45']","['35', '36']"
1055,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['48', '30', '38', '44', '43', '31', '34', '37', '42', '33']","['50', '14', '47', '32', '49', '46']","[None, '45']","['35', '36']"
1055,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['30', '38', '44', '43', '31', '34', '37', '42', '33']","['50', '14', '47', '32', '49', '46']","['48', '45']","['35', '36']"
1056,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['30', '38', '44', '43', '31', '34', '37', '42', '33', '45']","['50', '14', '47', '32', '49', '46']","['48', None]","['35', '36']"
1056,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['38', '44', '43', '31', '34', '37', '42', '33', '45']","['50', '14', '47', '32', '49', '46']","['48', '30']","['35', '36']"
1057,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['38', '44', '43', '31', '34', '37', '42', '33', '45', '48']","['50', '14', '47', '32', '49', '46']","[None, '30']","['35', '36']"
1057,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['44', '43', '31', '34', '37', '42', '33', '45', '48']","['50', '14', '47', '32', '49', '46']","['38', '30']","['35', '36']"
1058,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['44', '43', '31', '34', '37', '42', '33', '45', '48', '30']","['50', '14', '47', '32', '49', '46']","['38', None]","['35', '36']"
1058,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['43', '31', '34', '37', '42', '33', '45', '48', '30']","['50', '14', '47', '32', '49', '46']","['38', '44']","['35', '36']"
1059,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['43', '31', '34', '37', '42', '33', '45', '48', '30', '38']","['50', '14', '47', '32', '49', '46']","[None, '44']","['35', '36']"
1059,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['31', '34', '37', '42', '33', '45', '48', '30', '38']","['50', '14', '47', '32', '49', '46']","['43', '44']","['35', '36']"
1060,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['31', '34', '37', '42', '33', '45', '48', '30', '38']","['50', '14', '47', '32', '49', '46', '44']","['43', None]","['35', '36']"
1060,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['34', '37', '42', '33', '45', '48', '30', '38']","['50', '14', '47', '32', '49', '46', '44']","['43', '31']","['35', '36']"
1061,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['34', '37', '42', '33', '45', '48', '30', '38', '43']","['50', '14', '47', '32', '49', '46', '44']","[None, '31']","['35', '36']"
1061,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['37', '42', '33', '45', '48', '30', '38', '43']","['50', '14', '47', '32', '49', '46', '44']","['34', '31']","['35', '36']"
1062,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['37', '42', '33', '45', '48', '30', '38', '43', '31']","['50', '14', '47', '32', '49', '46', '44']","['34', None]","['35', '36']"
1062,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['42', '33', '45', '48', '30', '38', '43', '31']","['50', '14', '47', '32', '49', '46', '44']","['34', '37']","['35', '36']"
1063,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['42', '33', '45', '48', '30', '38', '43', '31']","['50', '14', '47', '32', '49', '46', '44', '34']","[None, '37']","['35', '36']"
1063,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['33', '45', '48', '30', '38', '43', '31']","['50', '14', '47', '32', '49', '46', '44', '34']","['42', '37']","['35', '36']"
1064,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['33', '45', '48', '30', '38', '43', '31', '37']","['50', '14', '47', '32', '49', '46', '44', '34']","['42', None]","['35', '36']"
1064,35 finished I/O → ready queue,io_to_ready,35,IO0,"['33', '45', '48', '30', '38', '43', '31', '37', '35']","['50', '14', '47', '32', '49', '46', '44', '34']","['42', None]","[None, '36']"
1064,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['45', '48', '30', '38', '43', '31', '37', '35']","['50', '14', '47', '32', '49', '46', '44', '34']","['42', '33']","[None, '36']"
1064,50 dispatched to IO0,dispatch_io,50,IO0,"['45', '48', '30', '38', '43', '31', '37', '35']","['14', '47', '32', '49', '46', '44', '34']","['42', '33']","['50', '36']"
1065,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['45', '48', '30', '38', '43', '31', '37', '35', '42']","['14', '47', '32', '49', '46', '44', '34']","[None, '33']","['50', '36']"
1065,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['48', '30', '38', '43', '31', '37', '35', '42']","['14', '47', '32', '49', '46', '44', '34']","['45', '33']","['50', '36']"
1066,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['48', '30', '38', '43', '31', '37', '35', '42']","['14', '47', '32', '49', '46', '44', '34', '33']","['45', None]","['50', '36']"
1066,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['30', '38', '43', '31', '37', '35', '42']","['14', '47', '32', '49', '46', '44', '34', '33']","['45', '48']","['50', '36']"
1067,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['30', '38', '43', '31', '37', '35', '42', '45']","['14', '47', '32', '49', '46', '44', '34', '33']","[None, '48']","['50', '36']"
1067,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['38', '43', '31', '37', '35', '42', '45']","['14', '47', '32', '49', '46', '44', '34', '33']","['30', '48']","['50', '36']"
1068,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['38', '43', '31', '37', '35', '42', '45']","['14', '47', '32', '49', '46', '44', '34', '33', '30']","[None, '48']","['50', '36']"
1068,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['38', '43', '31', '37', '35', '42', '45', '48']","['14', '47', '32', '49', '46', '44', '34', '33', '30']","[None, None]","['50', '36']"
1068,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['43', '31', '37', '35', '42', '45', '48']","['14', '47', '32', '49', '46', '44', '34', '33', '30']","['38', None]","['50', '36']"
1068,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['31', '37', '35', '42', '45', '48']","['14', '47', '32', '49', '46', '44', '34', '33', '30']","['38', '43']","['50', '36']"
1070,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['31', '37', '35', '42', '45', '48', '38']","['14', '47', '32', '49', '46', '44', '34', '33', '30']","[None, '43']","['50', '36']"
1070,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['31', '37', '35', '42', '45', '48', '38', '43']","['14', '47', '32', '49', '46', '44', '34', '33', '30']","[None, None]","['50', '36']"
1070,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['37', '35', '42', '45', '48', '38', '43']","['14', '47', '32', '49', '46', '44', '34', '33', '30']","['31', None]","['50', '36']"
1070,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['35', '42', '45', '48', '38', '43']","['14', '47', '32', '49', '46', '44', '34', '33', '30']","['31', '37']","['50', '36']"
1071,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['35', '42', '45', '48', '38', '43']","['14', '47', '32', '49', '46', '44', '34', '33', '30', '37']","['31', None]","['50', '36']"
1071,36 finished I/O → ready queue,io_to_ready,36,IO1,"['35', '42', '45', '48', '38', '43', '36']","['14', '47', '32', '49', '46', '44', '34', '33', '30', '37']","['31', None]","['50', None]"
1071,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['42', '45', '48', '38', '43', '36']","['14', '47', '32', '49', '46', '44', '34', '33', '30', '37']","['31', '35']","['50', None]"
1071,14 dispatched to IO1,dispatch_io,14,IO1,"['42', '45', '48', '38', '43', '36']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","['31', '35']","['50', '14']"
1072,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['42', '45', '48', '38', '43', '36', '31']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","[None, '35']","['50', '14']"
1072,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['45', '48', '38', '43', '36', '31']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","['42', '35']","['50', '14']"
1073,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['45', '48', '38', '43', '36', '31', '35']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","['42', None]","['50', '14']"
1073,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['48', '38', '43', '36', '31', '35']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","['42', '45']","['50', '14']"
1074,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['48', '38', '43', '36', '31', '35', '42']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","[None, '45']","['50', '14']"
1074,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['38', '43', '36', '31', '35', '42']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","['48', '45']","['50', '14']"
1075,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,"['38', '43', '36', '31', '35', '42', '48']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","[None, '45']","['50', '14']"
1075,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['38', '43', '36', '31', '35', '42', '48', '45']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","[None, None]","['50', '14']"
1075,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['43', '36', '31', '35', '42', '48', '45']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","['38', None]","['50', '14']"
1075,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['36', '31', '35', '42', '48', '45']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","['38', '43']","['50', '14']"
1077,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['36', '31', '35', '42', '48', '45', '38']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","[None, '43']","['50', '14']"
1077,43 finished CPU → ready queue,cpu_to_ready,43,CPU1,"['36', '31', '35', '42', '48', '45', '38', '43']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","[None, None]","['50', '14']"
1077,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['31', '35', '42', '48', '45', '38', '43']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","['36', None]","['50', '14']"
1077,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['35', '42', '48', '45', '38', '43']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","['36', '31']","['50', '14']"
1079,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['35', '42', '48', '45', '38', '43', '36']","['47', '32', '49', '46', '44', '34', '33', '30', '37']","[None, '31']","['50', '14']"
1079,31 finished CPU → wait queue,cpu_to_io,31,CPU1,"['35', '42', '48', '45', '38', '43', '36']","['47', '32', '49', '46', '44', '34', '33', '30', '37', '31']","[None, None]","['50', '14']"
1079,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['42', '48', '45', '38', '43', '36']","['47', '32', '49', '46', '44', '34', '33', '30', '37', '31']","['35', None]","['50', '14']"
1079,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['48', '45', '38', '43', '36']","['47', '32', '49', '46', '44', '34', '33', '30', '37', '31']","['35', '42']","['50', '14']"
1080,50 finished I/O → ready queue,io_to_ready,50,IO0,"['48', '45', '38', '43', '36', '50']","['47', '32', '49', '46', '44', '34', '33', '30', '37', '31']","['35', '42']","[None, '14']"
1080,47 dispatched to IO0,dispatch_io,47,IO0,"['48', '45', '38', '43', '36', '50']","['32', '49', '46', '44', '34', '33', '30', '37', '31']","['35', '42']","['47', '14']"
1081,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['48', '45', '38', '43', '36', '50', '35']","['32', '49', '46', '44', '34', '33', '30', '37', '31']","[None, '42']","['47', '14']"
1081,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['48', '45', '38', '43', '36', '50', '35', '42']","['32', '49', '46', '44', '34', '33', '30', '37', '31']","[None, None]","['47', '14']"
1081,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['45', '38', '43', '36', '50', '35', '42']","['32', '49', '46', '44', '34', '33', '30', '37', '31']","['48', None]","['47', '14']"
1081,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['38', '43', '36', '50', '35', '42']","['32', '49', '46', '44', '34', '33', '30', '37', '31']","['48', '45']","['47', '14']"
1082,45 finished CPU → wait queue,cpu_to_io,45,CPU1,"['38', '43', '36', '50', '35', '42']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['48', None]","['47', '14']"
1082,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['43', '36', '50', '35', '42']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['48', '38']","['47', '14']"
1083,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['43', '36', '50', '35', '42', '48']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","[None, '38']","['47', '14']"
1083,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['36', '50', '35', '42', '48']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['43', '38']","['47', '14']"
1084,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['36', '50', '35', '42', '48', '38']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['43', None]","['47', '14']"
1084,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['50', '35', '42', '48', '38']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['43', '36']","['47', '14']"
1085,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['50', '35', '42', '48', '38', '43']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","[None, '36']","['47', '14']"
1085,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['35', '42', '48', '38', '43']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['50', '36']","['47', '14']"
1086,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['35', '42', '48', '38', '43', '36']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['50', None]","['47', '14']"
1086,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['42', '48', '38', '43', '36']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['50', '35']","['47', '14']"
1087,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['42', '48', '38', '43', '36', '50']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","[None, '35']","['47', '14']"
1087,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['48', '38', '43', '36', '50']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['42', '35']","['47', '14']"
1088,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['48', '38', '43', '36', '50', '35']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['42', None]","['47', '14']"
1088,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['38', '43', '36', '50', '35']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['42', '48']","['47', '14']"
1089,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['38', '43', '36', '50', '35', '42']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","[None, '48']","['47', '14']"
1089,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['43', '36', '50', '35', '42']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['38', '48']","['47', '14']"
1090,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['43', '36', '50', '35', '42', '48']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['38', None]","['47', '14']"
1090,47 finished I/O → ready queue,io_to_ready,47,IO0,"['43', '36', '50', '35', '42', '48', '47']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['38', None]","[None, '14']"
1090,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['36', '50', '35', '42', '48', '47']","['32', '49', '46', '44', '34', '33', '30', '37', '31', '45']","['38', '43']","[None, '14']"
1090,32 dispatched to IO0,dispatch_io,32,IO0,"['36', '50', '35', '42', '48', '47']","['49', '46', '44', '34', '33', '30', '37', '31', '45']","['38', '43']","['32', '14']"
1091,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['36', '50', '35', '42', '48', '47', '38']","['49', '46', '44', '34', '33', '30', '37', '31', '45']","[None, '43']","['32', '14']"
1091,14 finished I/O → ready queue,io_to_ready,14,IO1,"['36', '50', '35', '42', '48', '47', '38', '14']","['49', '46', '44', '34', '33', '30', '37', '31', '45']","[None, '43']","['32', None]"
1091,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['50', '35', '42', '48', '47', '38', '14']","['49', '46', '44', '34', '33', '30', '37', '31', '45']","['36', '43']","['32', None]"
1091,49 dispatched to IO1,dispatch_io,49,IO1,"['50', '35', '42', '48', '47', '38', '14']","['46', '44', '34', '33', '30', '37', '31', '45']","['36', '43']","['32', '49']"
1092,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['50', '35', '42', '48', '47', '38', '14', '43']","['46', '44', '34', '33', '30', '37', '31', '45']","['36', None]","['32', '49']"
1092,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['35', '42', '48', '47', '38', '14', '43']","['46', '44', '34', '33', '30', '37', '31', '45']","['36', '50']","['32', '49']"
1093,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['35', '42', '48', '47', '38', '14', '43']","['46', '44', '34', '33', '30', '37', '31', '45', '36']","[None, '50']","['32', '49']"
1093,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['42', '48', '47', '38', '14', '43']","['46', '44', '34', '33', '30', '37', '31', '45', '36']","['35', '50']","['32', '49']"
1094,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['42', '48', '47', '38', '14', '43', '50']","['46', '44', '34', '33', '30', '37', '31', '45', '36']","['35', None]","['32', '49']"
1094,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['48', '47', '38', '14', '43', '50']","['46', '44', '34', '33', '30', '37', '31', '45', '36']","['35', '42']","['32', '49']"
1095,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['48', '47', '38', '14', '43', '50', '35']","['46', '44', '34', '33', '30', '37', '31', '45', '36']","[None, '42']","['32', '49']"
1095,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['47', '38', '14', '43', '50', '35']","['46', '44', '34', '33', '30', '37', '31', '45', '36']","['48', '42']","['32', '49']"
1096,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['47', '38', '14', '43', '50', '35']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['48', None]","['32', '49']"
1096,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['38', '14', '43', '50', '35']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['48', '47']","['32', '49']"
1097,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['38', '14', '43', '50', '35', '48']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, '47']","['32', '49']"
1097,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['14', '43', '50', '35', '48']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['38', '47']","['32', '49']"
1098,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['14', '43', '50', '35', '48', '38']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, '47']","['32', '49']"
1098,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['14', '43', '50', '35', '48', '38', '47']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['32', '49']"
1098,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['43', '50', '35', '48', '38', '47']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['14', None]","['32', '49']"
1098,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['50', '35', '48', '38', '47']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['14', '43']","['32', '49']"
1099,43 finished all bursts,finished,43,CPU1,"['50', '35', '48', '38', '47']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['14', None]","['32', '49']"
1099,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['35', '48', '38', '47']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['14', '50']","['32', '49']"
1100,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['35', '48', '38', '47', '14']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, '50']","['32', '49']"
1100,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['48', '38', '47', '14']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['35', '50']","['32', '49']"
1101,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,"['48', '38', '47', '14', '35']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, '50']","['32', '49']"
1101,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['48', '38', '47', '14', '35', '50']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['32', '49']"
1101,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['38', '47', '14', '35', '50']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['48', None]","['32', '49']"
1101,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['47', '14', '35', '50']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['48', '38']","['32', '49']"
1103,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['47', '14', '35', '50', '48']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, '38']","['32', '49']"
1103,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['47', '14', '35', '50', '48', '38']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['32', '49']"
1103,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['14', '35', '50', '48', '38']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['47', None]","['32', '49']"
1103,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['35', '50', '48', '38']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['47', '14']","['32', '49']"
1105,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['35', '50', '48', '38', '47']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, '14']","['32', '49']"
1105,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['35', '50', '48', '38', '47', '14']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['32', '49']"
1105,49 finished I/O → ready queue,io_to_ready,49,IO1,"['35', '50', '48', '38', '47', '14', '49']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['32', None]"
1105,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['50', '48', '38', '47', '14', '49']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['35', None]","['32', None]"
1105,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['48', '38', '47', '14', '49']","['46', '44', '34', '33', '30', '37', '31', '45', '36', '42']","['35', '50']","['32', None]"
1105,46 dispatched to IO1,dispatch_io,46,IO1,"['48', '38', '47', '14', '49']","['44', '34', '33', '30', '37', '31', '45', '36', '42']","['35', '50']","['32', '46']"
1107,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['48', '38', '47', '14', '49', '35']","['44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, '50']","['32', '46']"
1107,50 finished all bursts,finished,50,CPU1,"['48', '38', '47', '14', '49', '35']","['44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['32', '46']"
1107,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['38', '47', '14', '49', '35']","['44', '34', '33', '30', '37', '31', '45', '36', '42']","['48', None]","['32', '46']"
1107,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['47', '14', '49', '35']","['44', '34', '33', '30', '37', '31', '45', '36', '42']","['48', '38']","['32', '46']"
1108,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,"['47', '14', '49', '35', '48']","['44', '34', '33', '30', '37', '31', '45', '36', '42']","[None, '38']","['32', '46']"
1108,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['14', '49', '35', '48']","['44', '34', '33', '30', '37', '31', '45', '36', '42']","['47', '38']","['32', '46']"
1109,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['14', '49', '35', '48', '38']","['44', '34', '33', '30', '37', '31', '45', '36', '42']","['47', None]","['32', '46']"
1109,32 finished I/O → ready queue,io_to_ready,32,IO0,"['14', '49', '35', '48', '38', '32']","['44', '34', '33', '30', '37', '31', '45', '36', '42']","['47', None]","[None, '46']"
1109,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['49', '35', '48', '38', '32']","['44', '34', '33', '30', '37', '31', '45', '36', '42']","['47', '14']","[None, '46']"
1109,44 dispatched to IO0,dispatch_io,44,IO0,"['49', '35', '48', '38', '32']","['34', '33', '30', '37', '31', '45', '36', '42']","['47', '14']","['44', '46']"
1110,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['49', '35', '48', '38', '32', '47']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, '14']","['44', '46']"
1110,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['49', '35', '48', '38', '32', '47', '14']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['44', '46']"
1110,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['35', '48', '38', '32', '47', '14']","['34', '33', '30', '37', '31', '45', '36', '42']","['49', None]","['44', '46']"
1110,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['48', '38', '32', '47', '14']","['34', '33', '30', '37', '31', '45', '36', '42']","['49', '35']","['44', '46']"
1112,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['48', '38', '32', '47', '14', '49']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, '35']","['44', '46']"
1112,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['48', '38', '32', '47', '14', '49', '35']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['44', '46']"
1112,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['38', '32', '47', '14', '49', '35']","['34', '33', '30', '37', '31', '45', '36', '42']","['48', None]","['44', '46']"
1112,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['32', '47', '14', '49', '35']","['34', '33', '30', '37', '31', '45', '36', '42']","['48', '38']","['44', '46']"
1114,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['32', '47', '14', '49', '35', '48']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, '38']","['44', '46']"
1114,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['32', '47', '14', '49', '35', '48', '38']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['44', '46']"
1114,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['47', '14', '49', '35', '48', '38']","['34', '33', '30', '37', '31', '45', '36', '42']","['32', None]","['44', '46']"
1114,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['14', '49', '35', '48', '38']","['34', '33', '30', '37', '31', '45', '36', '42']","['32', '47']","['44', '46']"
1116,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['14', '49', '35', '48', '38', '32']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, '47']","['44', '46']"
1116,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['14', '49', '35', '48', '38', '32', '47']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['44', '46']"
1116,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['49', '35', '48', '38', '32', '47']","['34', '33', '30', '37', '31', '45', '36', '42']","['14', None]","['44', '46']"
1116,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['35', '48', '38', '32', '47']","['34', '33', '30', '37', '31', '45', '36', '42']","['14', '49']","['44', '46']"
1118,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['35', '48', '38', '32', '47', '14']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, '49']","['44', '46']"
1118,49 finished all bursts,finished,49,CPU1,"['35', '48', '38', '32', '47', '14']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['44', '46']"
1118,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['48', '38', '32', '47', '14']","['34', '33', '30', '37', '31', '45', '36', '42']","['35', None]","['44', '46']"
1118,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['38', '32', '47', '14']","['34', '33', '30', '37', '31', '45', '36', '42']","['35', '48']","['44', '46']"
1120,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['38', '32', '47', '14', '35']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, '48']","['44', '46']"
1120,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['38', '32', '47', '14', '35', '48']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, None]","['44', '46']"
1120,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['32', '47', '14', '35', '48']","['34', '33', '30', '37', '31', '45', '36', '42']","['38', None]","['44', '46']"
1120,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['47', '14', '35', '48']","['34', '33', '30', '37', '31', '45', '36', '42']","['38', '32']","['44', '46']"
1121,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['47', '14', '35', '48', '38']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, '32']","['44', '46']"
1121,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['14', '35', '48', '38']","['34', '33', '30', '37', '31', '45', '36', '42']","['47', '32']","['44', '46']"
1122,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['14', '35', '48', '38', '32']","['34', '33', '30', '37', '31', '45', '36', '42']","['47', None]","['44', '46']"
1122,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['35', '48', '38', '32']","['34', '33', '30', '37', '31', '45', '36', '42']","['47', '14']","['44', '46']"
1123,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['35', '48', '38', '32', '47']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, '14']","['44', '46']"
1123,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['48', '38', '32', '47']","['34', '33', '30', '37', '31', '45', '36', '42']","['35', '14']","['44', '46']"
1124,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['48', '38', '32', '47', '14']","['34', '33', '30', '37', '31', '45', '36', '42']","['35', None]","['44', '46']"
1124,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['38', '32', '47', '14']","['34', '33', '30', '37', '31', '45', '36', '42']","['35', '48']","['44', '46']"
1125,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['38', '32', '47', '14', '35']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, '48']","['44', '46']"
1125,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['32', '47', '14', '35']","['34', '33', '30', '37', '31', '45', '36', '42']","['38', '48']","['44', '46']"
1126,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['32', '47', '14', '35', '48']","['34', '33', '30', '37', '31', '45', '36', '42']","['38', None]","['44', '46']"
1126,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['47', '14', '35', '48']","['34', '33', '30', '37', '31', '45', '36', '42']","['38', '32']","['44', '46']"
1127,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['47', '14', '35', '48', '38']","['34', '33', '30', '37', '31', '45', '36', '42']","[None, '32']","['44', '46']"
1127,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['14', '35', '48', '38']","['34', '33', '30', '37', '31', '45', '36', '42']","['47', '32']","['44', '46']"
1128,32 finished all bursts,finished,32,CPU1,"['14', '35', '48', '38']","['34', '33', '30', '37', '31', '45', '36', '42']","['47', None]","['44', '46']"
1128,46 finished I/O → ready queue,io_to_ready,46,IO1,"['14', '35', '48', '38', '46']","['34', '33', '30', '37', '31', '45', '36', '42']","['47', None]","['44', None]"
1128,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['35', '48', '38', '46']","['34', '33', '30', '37', '31', '45', '36', '42']","['47', '14']","['44', None]"
1128,34 dispatched to IO1,dispatch_io,34,IO1,"['35', '48', '38', '46']","['33', '30', '37', '31', '45', '36', '42']","['47', '14']","['44', '34']"
1129,47 finished all bursts,finished,47,CPU0,"['35', '48', '38', '46']","['33', '30', '37', '31', '45', '36', '42']","[None, '14']","['44', '34']"
1129,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['48', '38', '46']","['33', '30', '37', '31', '45', '36', '42']","['35', '14']","['44', '34']"
1130,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['48', '38', '46', '14']","['33', '30', '37', '31', '45', '36', '42']","['35', None]","['44', '34']"
1130,44 finished I/O → ready queue,io_to_ready,44,IO0,"['48', '38', '46', '14', '44']","['33', '30', '37', '31', '45', '36', '42']","['35', None]","[None, '34']"
1130,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['38', '46', '14', '44']","['33', '30', '37', '31', '45', '36', '42']","['35', '48']","[None, '34']"
1130,33 dispatched to IO0,dispatch_io,33,IO0,"['38', '46', '14', '44']","['30', '37', '31', '45', '36', '42']","['35', '48']","['33', '34']"
1131,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['38', '46', '14', '44']","['30', '37', '31', '45', '36', '42', '35']","[None, '48']","['33', '34']"
1131,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['46', '14', '44']","['30', '37', '31', '45', '36', '42', '35']","['38', '48']","['33', '34']"
1132,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['46', '14', '44', '48']","['30', '37', '31', '45', '36', '42', '35']","['38', None]","['33', '34']"
1132,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['14', '44', '48']","['30', '37', '31', '45', '36', '42', '35']","['38', '46']","['33', '34']"
1133,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['14', '44', '48', '38']","['30', '37', '31', '45', '36', '42', '35']","[None, '46']","['33', '34']"
1133,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['44', '48', '38']","['30', '37', '31', '45', '36', '42', '35']","['14', '46']","['33', '34']"
1134,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['44', '48', '38', '46']","['30', '37', '31', '45', '36', '42', '35']","['14', None]","['33', '34']"
1134,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['48', '38', '46']","['30', '37', '31', '45', '36', '42', '35']","['14', '44']","['33', '34']"
1135,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['48', '38', '46', '14']","['30', '37', '31', '45', '36', '42', '35']","[None, '44']","['33', '34']"
1135,33 finished I/O → ready queue,io_to_ready,33,IO0,"['48', '38', '46', '14', '33']","['30', '37', '31', '45', '36', '42', '35']","[None, '44']","[None, '34']"
1135,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['38', '46', '14', '33']","['30', '37', '31', '45', '36', '42', '35']","['48', '44']","[None, '34']"
1135,30 dispatched to IO0,dispatch_io,30,IO0,"['38', '46', '14', '33']","['37', '31', '45', '36', '42', '35']","['48', '44']","['30', '34']"
1136,48 finished all bursts,finished,48,CPU0,"['38', '46', '14', '33']","['37', '31', '45', '36', '42', '35']","[None, '44']","['30', '34']"
1136,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['38', '46', '14', '33', '44']","['37', '31', '45', '36', '42', '35']","[None, None]","['30', '34']"
1136,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['46', '14', '33', '44']","['37', '31', '45', '36', '42', '35']","['38', None]","['30', '34']"
1136,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['14', '33', '44']","['37', '31', '45', '36', '42', '35']","['38', '46']","['30', '34']"
1138,38 finished CPU → wait queue,cpu_to_io,38,CPU0,"['14', '33', '44']","['37', '31', '45', '36', '42', '35', '38']","[None, '46']","['30', '34']"
1138,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['14', '33', '44', '46']","['37', '31', '45', '36', '42', '35', '38']","[None, None]","['30', '34']"
1138,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['33', '44', '46']","['37', '31', '45', '36', '42', '35', '38']","['14', None]","['30', '34']"
1138,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['44', '46']","['37', '31', '45', '36', '42', '35', '38']","['14', '33']","['30', '34']"
1140,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['44', '46', '14']","['37', '31', '45', '36', '42', '35', '38']","[None, '33']","['30', '34']"
1140,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['44', '46', '14', '33']","['37', '31', '45', '36', '42', '35', '38']","[None, None]","['30', '34']"
1140,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['46', '14', '33']","['37', '31', '45', '36', '42', '35', '38']","['44', None]","['30', '34']"
1140,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['14', '33']","['37', '31', '45', '36', '42', '35', '38']","['44', '46']","['30', '34']"
1142,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['14', '33', '44']","['37', '31', '45', '36', '42', '35', '38']","[None, '46']","['30', '34']"
1142,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['14', '33', '44', '46']","['37', '31', '45', '36', '42', '35', '38']","[None, None]","['30', '34']"
1142,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['33', '44', '46']","['37', '31', '45', '36', '42', '35', '38']","['14', None]","['30', '34']"
1142,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['44', '46']","['37', '31', '45', '36', '42', '35', '38']","['14', '33']","['30', '34']"
1144,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['44', '46', '14']","['37', '31', '45', '36', '42', '35', '38']","[None, '33']","['30', '34']"
1144,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['44', '46', '14', '33']","['37', '31', '45', '36', '42', '35', '38']","[None, None]","['30', '34']"
1144,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['46', '14', '33']","['37', '31', '45', '36', '42', '35', '38']","['44', None]","['30', '34']"
1144,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['14', '33']","['37', '31', '45', '36', '42', '35', '38']","['44', '46']","['30', '34']"
1145,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['14', '33', '46']","['37', '31', '45', '36', '42', '35', '38']","['44', None]","['30', '34']"
1145,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['33', '46']","['37', '31', '45', '36', '42', '35', '38']","['44', '14']","['30', '34']"
1146,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['33', '46', '44']","['37', '31', '45', '36', '42', '35', '38']","[None, '14']","['30', '34']"
1146,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['46', '44']","['37', '31', '45', '36', '42', '35', '38']","['33', '14']","['30', '34']"
1147,33 finished CPU → wait queue,cpu_to_io,33,CPU0,"['46', '44']","['37', '31', '45', '36', '42', '35', '38', '33']","[None, '14']","['30', '34']"
1147,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['46', '44']","['37', '31', '45', '36', '42', '35', '38', '33', '14']","[None, None]","['30', '34']"
1147,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['44'],"['37', '31', '45', '36', '42', '35', '38', '33', '14']","['46', None]","['30', '34']"
1147,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['37', '31', '45', '36', '42', '35', '38', '33', '14']","['46', '44']","['30', '34']"
1148,30 finished I/O → ready queue,io_to_ready,30,IO0,['30'],"['37', '31', '45', '36', '42', '35', '38', '33', '14']","['46', '44']","[None, '34']"
1148,37 dispatched to IO0,dispatch_io,37,IO0,['30'],"['31', '45', '36', '42', '35', '38', '33', '14']","['46', '44']","['37', '34']"
1149,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['30', '46']","['31', '45', '36', '42', '35', '38', '33', '14']","[None, '44']","['37', '34']"
1149,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['30', '46', '44']","['31', '45', '36', '42', '35', '38', '33', '14']","[None, None]","['37', '34']"
1149,34 finished I/O → ready queue,io_to_ready,34,IO1,"['30', '46', '44', '34']","['31', '45', '36', '42', '35', '38', '33', '14']","[None, None]","['37', None]"
1149,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['46', '44', '34']","['31', '45', '36', '42', '35', '38', '33', '14']","['30', None]","['37', None]"
1149,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['44', '34']","['31', '45', '36', '42', '35', '38', '33', '14']","['30', '46']","['37', None]"
1149,31 dispatched to IO1,dispatch_io,31,IO1,"['44', '34']","['45', '36', '42', '35', '38', '33', '14']","['30', '46']","['37', '31']"
1151,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['44', '34', '30']","['45', '36', '42', '35', '38', '33', '14']","[None, '46']","['37', '31']"
1151,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['44', '34', '30', '46']","['45', '36', '42', '35', '38', '33', '14']","[None, None]","['37', '31']"
1151,31 finished I/O → ready queue,io_to_ready,31,IO1,"['44', '34', '30', '46', '31']","['45', '36', '42', '35', '38', '33', '14']","[None, None]","['37', None]"
1151,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['34', '30', '46', '31']","['45', '36', '42', '35', '38', '33', '14']","['44', None]","['37', None]"
1151,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['30', '46', '31']","['45', '36', '42', '35', '38', '33', '14']","['44', '34']","['37', None]"
1151,45 dispatched to IO1,dispatch_io,45,IO1,"['30', '46', '31']","['36', '42', '35', '38', '33', '14']","['44', '34']","['37', '45']"
1152,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['30', '46', '31']","['36', '42', '35', '38', '33', '14', '44']","[None, '34']","['37', '45']"
1152,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['46', '31']","['36', '42', '35', '38', '33', '14', '44']","['30', '34']","['37', '45']"
1153,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['46', '31', '34']","['36', '42', '35', '38', '33', '14', '44']","['30', None]","['37', '45']"
1153,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['31', '34']","['36', '42', '35', '38', '33', '14', '44']","['30', '46']","['37', '45']"
1154,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['31', '34', '30']","['36', '42', '35', '38', '33', '14', '44']","[None, '46']","['37', '45']"
1154,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['34', '30']","['36', '42', '35', '38', '33', '14', '44']","['31', '46']","['37', '45']"
1155,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['34', '30', '46']","['36', '42', '35', '38', '33', '14', '44']","['31', None]","['37', '45']"
1155,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['30', '46']","['36', '42', '35', '38', '33', '14', '44']","['31', '34']","['37', '45']"
1156,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['30', '46', '31']","['36', '42', '35', '38', '33', '14', '44']","[None, '34']","['37', '45']"
1156,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['46', '31']","['36', '42', '35', '38', '33', '14', '44']","['30', '34']","['37', '45']"
1157,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['46', '31', '34']","['36', '42', '35', '38', '33', '14', '44']","['30', None]","['37', '45']"
1157,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['31', '34']","['36', '42', '35', '38', '33', '14', '44']","['30', '46']","['37', '45']"
1158,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,"['31', '34', '30']","['36', '42', '35', '38', '33', '14', '44']","[None, '46']","['37', '45']"
1158,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['34', '30']","['36', '42', '35', '38', '33', '14', '44']","['31', '46']","['37', '45']"
1159,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['34', '30', '46']","['36', '42', '35', '38', '33', '14', '44']","['31', None]","['37', '45']"
1159,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['30', '46']","['36', '42', '35', '38', '33', '14', '44']","['31', '34']","['37', '45']"
1160,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['30', '46', '31']","['36', '42', '35', '38', '33', '14', '44']","[None, '34']","['37', '45']"
1160,37 finished I/O → ready queue,io_to_ready,37,IO0,"['30', '46', '31', '37']","['36', '42', '35', '38', '33', '14', '44']","[None, '34']","[None, '45']"
1160,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['46', '31', '37']","['36', '42', '35', '38', '33', '14', '44']","['30', '34']","[None, '45']"
1160,36 dispatched to IO0,dispatch_io,36,IO0,"['46', '31', '37']","['42', '35', '38', '33', '14', '44']","['30', '34']","['36', '45']"
1161,34 finished CPU → ready queue,cpu_to_ready,34,CPU1,"['46', '31', '37', '34']","['42', '35', '38', '33', '14', '44']","['30', None]","['36', '45']"
1161,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['31', '37', '34']","['42', '35', '38', '33', '14', '44']","['30', '46']","['36', '45']"
1162,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['31', '37', '34', '30']","['42', '35', '38', '33', '14', '44']","[None, '46']","['36', '45']"
1162,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['31', '37', '34', '30', '46']","['42', '35', '38', '33', '14', '44']","[None, None]","['36', '45']"
1162,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['37', '34', '30', '46']","['42', '35', '38', '33', '14', '44']","['31', None]","['36', '45']"
1162,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['34', '30', '46']","['42', '35', '38', '33', '14', '44']","['31', '37']","['36', '45']"
1163,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['34', '30', '46']","['42', '35', '38', '33', '14', '44', '31']","[None, '37']","['36', '45']"
1163,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['34', '30', '46']","['42', '35', '38', '33', '14', '44', '31', '37']","[None, None]","['36', '45']"
1163,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['30', '46']","['42', '35', '38', '33', '14', '44', '31', '37']","['34', None]","['36', '45']"
1163,30 dispatched to CPU1,dispatch_cpu,30,CPU1,['46'],"['42', '35', '38', '33', '14', '44', '31', '37']","['34', '30']","['36', '45']"
1164,30 finished CPU → wait queue,cpu_to_io,30,CPU1,['46'],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","['34', None]","['36', '45']"
1164,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","['34', '46']","['36', '45']"
1165,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","[None, '46']","['36', '45']"
1165,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","['34', '46']","['36', '45']"
1166,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,['46'],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","['34', None]","['36', '45']"
1166,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","['34', '46']","['36', '45']"
1167,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","[None, '46']","['36', '45']"
1167,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","['34', '46']","['36', '45']"
1168,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,['46'],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","['34', None]","['36', '45']"
1168,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","['34', '46']","['36', '45']"
1169,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","[None, '46']","['36', '45']"
1169,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['42', '35', '38', '33', '14', '44', '31', '37', '30']","['34', '46']","['36', '45']"
1170,34 finished CPU → wait queue,cpu_to_io,34,CPU0,[],"['42', '35', '38', '33', '14', '44', '31', '37', '30', '34']","[None, '46']","['36', '45']"
1170,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,['46'],"['42', '35', '38', '33', '14', '44', '31', '37', '30', '34']","[None, None]","['36', '45']"
1170,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['42', '35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', None]","['36', '45']"
1171,45 finished I/O → ready queue,io_to_ready,45,IO1,['45'],"['42', '35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', None]","['36', None]"
1171,45 dispatched to CPU1,dispatch_cpu,45,CPU1,[],"['42', '35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', '45']","['36', None]"
1171,42 dispatched to IO1,dispatch_io,42,IO1,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', '45']","['36', '42']"
1172,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","[None, '45']","['36', '42']"
1172,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', '45']","['36', '42']"
1173,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,['45'],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', None]","['36', '42']"
1173,45 dispatched to CPU1,dispatch_cpu,45,CPU1,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', '45']","['36', '42']"
1174,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","[None, '45']","['36', '42']"
1174,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', '45']","['36', '42']"
1175,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,['45'],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', None]","['36', '42']"
1175,45 dispatched to CPU1,dispatch_cpu,45,CPU1,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', '45']","['36', '42']"
1176,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","[None, '45']","['36', '42']"
1176,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', '45']","['36', '42']"
1177,45 finished all bursts,finished,45,CPU1,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', None]","['36', '42']"
1178,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","[None, None]","['36', '42']"
1178,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', None]","['36', '42']"
1180,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,['46'],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","[None, None]","['36', '42']"
1180,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', None]","['36', '42']"
1182,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","[None, None]","['36', '42']"
1182,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34']","['46', None]","['36', '42']"
1184,46 finished CPU → wait queue,cpu_to_io,46,CPU0,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34', '46']","[None, None]","['36', '42']"
1184,36 finished I/O → ready queue,io_to_ready,36,IO0,['36'],"['35', '38', '33', '14', '44', '31', '37', '30', '34', '46']","[None, None]","[None, '42']"
1184,36 dispatched to CPU0,dispatch_cpu,36,CPU0,[],"['35', '38', '33', '14', '44', '31', '37', '30', '34', '46']","['36', None]","[None, '42']"
1184,35 dispatched to IO0,dispatch_io,35,IO0,[],"['38', '33', '14', '44', '31', '37', '30', '34', '46']","['36', None]","['35', '42']"
1186,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,['36'],"['38', '33', '14', '44', '31', '37', '30', '34', '46']","[None, None]","['35', '42']"
1186,36 dispatched to CPU0,dispatch_cpu,36,CPU0,[],"['38', '33', '14', '44', '31', '37', '30', '34', '46']","['36', None]","['35', '42']"
1188,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,['36'],"['38', '33', '14', '44', '31', '37', '30', '34', '46']","[None, None]","['35', '42']"
1188,36 dispatched to CPU0,dispatch_cpu,36,CPU0,[],"['38', '33', '14', '44', '31', '37', '30', '34', '46']","['36', None]","['35', '42']"
1190,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,['36'],"['38', '33', '14', '44', '31', '37', '30', '34', '46']","[None, None]","['35', '42']"
1190,36 dispatched to CPU0,dispatch_cpu,36,CPU0,[],"['38', '33', '14', '44', '31', '37', '30', '34', '46']","['36', None]","['35', '42']"
1191,42 finished I/O → ready queue,io_to_ready,42,IO1,['42'],"['38', '33', '14', '44', '31', '37', '30', '34', '46']","['36', None]","['35', None]"
1191,42 dispatched to CPU1,dispatch_cpu,42,CPU1,[],"['38', '33', '14', '44', '31', '37', '30', '34', '46']","['36', '42']","['35', None]"
1191,38 dispatched to IO1,dispatch_io,38,IO1,[],"['33', '14', '44', '31', '37', '30', '34', '46']","['36', '42']","['35', '38']"
1192,36 finished all bursts,finished,36,CPU0,[],"['33', '14', '44', '31', '37', '30', '34', '46']","[None, '42']","['35', '38']"
1193,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,['42'],"['33', '14', '44', '31', '37', '30', '34', '46']","[None, None]","['35', '38']"
1193,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['33', '14', '44', '31', '37', '30', '34', '46']","['42', None]","['35', '38']"
1195,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['33', '14', '44', '31', '37', '30', '34', '46']","[None, None]","['35', '38']"
1195,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['33', '14', '44', '31', '37', '30', '34', '46']","['42', None]","['35', '38']"
1197,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['33', '14', '44', '31', '37', '30', '34', '46']","[None, None]","['35', '38']"
1197,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['33', '14', '44', '31', '37', '30', '34', '46']","['42', None]","['35', '38']"
1199,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['33', '14', '44', '31', '37', '30', '34', '46']","[None, None]","['35', '38']"
1199,35 finished I/O → ready queue,io_to_ready,35,IO0,"['42', '35']","['33', '14', '44', '31', '37', '30', '34', '46']","[None, None]","[None, '38']"
1199,42 dispatched to CPU0,dispatch_cpu,42,CPU0,['35'],"['33', '14', '44', '31', '37', '30', '34', '46']","['42', None]","[None, '38']"
1199,35 dispatched to CPU1,dispatch_cpu,35,CPU1,[],"['33', '14', '44', '31', '37', '30', '34', '46']","['42', '35']","[None, '38']"
1199,33 dispatched to IO0,dispatch_io,33,IO0,[],"['14', '44', '31', '37', '30', '34', '46']","['42', '35']","['33', '38']"
1201,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['14', '44', '31', '37', '30', '34', '46']","[None, '35']","['33', '38']"
1201,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['42', '35']","['14', '44', '31', '37', '30', '34', '46']","[None, None]","['33', '38']"
1201,42 dispatched to CPU0,dispatch_cpu,42,CPU0,['35'],"['14', '44', '31', '37', '30', '34', '46']","['42', None]","['33', '38']"
1201,35 dispatched to CPU1,dispatch_cpu,35,CPU1,[],"['14', '44', '31', '37', '30', '34', '46']","['42', '35']","['33', '38']"
1203,42 finished CPU → ready queue,cpu_to_ready,42,CPU0,['42'],"['14', '44', '31', '37', '30', '34', '46']","[None, '35']","['33', '38']"
1203,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['42', '35']","['14', '44', '31', '37', '30', '34', '46']","[None, None]","['33', '38']"
1203,42 dispatched to CPU0,dispatch_cpu,42,CPU0,['35'],"['14', '44', '31', '37', '30', '34', '46']","['42', None]","['33', '38']"
1203,35 dispatched to CPU1,dispatch_cpu,35,CPU1,[],"['14', '44', '31', '37', '30', '34', '46']","['42', '35']","['33', '38']"
1205,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['14', '44', '31', '37', '30', '34', '46']","[None, '35']","['33', '38']"
1205,35 finished all bursts,finished,35,CPU1,['42'],"['14', '44', '31', '37', '30', '34', '46']","[None, None]","['33', '38']"
1205,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['14', '44', '31', '37', '30', '34', '46']","['42', None]","['33', '38']"
1207,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['14', '44', '31', '37', '30', '34', '46']","[None, None]","['33', '38']"
1207,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['14', '44', '31', '37', '30', '34', '46']","['42', None]","['33', '38']"
1209,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['14', '44', '31', '37', '30', '34', '46']","[None, None]","['33', '38']"
1209,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['14', '44', '31', '37', '30', '34', '46']","['42', None]","['33', '38']"
1211,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['14', '44', '31', '37', '30', '34', '46']","[None, None]","['33', '38']"
1211,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['14', '44', '31', '37', '30', '34', '46']","['42', None]","['33', '38']"
1213,42 finished CPU → wait queue,cpu_to_io,42,CPU0,[],"['14', '44', '31', '37', '30', '34', '46', '42']","[None, None]","['33', '38']"
1215,38 finished I/O → ready queue,io_to_ready,38,IO1,['38'],"['14', '44', '31', '37', '30', '34', '46', '42']","[None, None]","['33', None]"
1215,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['14', '44', '31', '37', '30', '34', '46', '42']","['38', None]","['33', None]"
1215,14 dispatched to IO1,dispatch_io,14,IO1,[],"['44', '31', '37', '30', '34', '46', '42']","['38', None]","['33', '14']"
1217,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['44', '31', '37', '30', '34', '46', '42']","[None, None]","['33', '14']"
1217,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['44', '31', '37', '30', '34', '46', '42']","['38', None]","['33', '14']"
1219,38 finished all bursts,finished,38,CPU0,[],"['44', '31', '37', '30', '34', '46', '42']","[None, None]","['33', '14']"
1230,14 finished all bursts,finished,14,IO1,[],"['44', '31', '37', '30', '34', '46', '42']","[None, None]","['33', None]"
1230,44 dispatched to IO1,dispatch_io,44,IO1,[],"['31', '37', '30', '34', '46', '42']","[None, None]","['33', '44']"
1232,33 finished I/O → ready queue,io_to_ready,33,IO0,['33'],"['31', '37', '30', '34', '46', '42']","[None, None]","[None, '44']"
1232,33 dispatched to CPU0,dispatch_cpu,33,CPU0,[],"['31', '37', '30', '34', '46', '42']","['33', None]","[None, '44']"
1232,31 dispatched to IO0,dispatch_io,31,IO0,[],"['37', '30', '34', '46', '42']","['33', None]","['31', '44']"
1234,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,['33'],"['37', '30', '34', '46', '42']","[None, None]","['31', '44']"
1234,33 dispatched to CPU0,dispatch_cpu,33,CPU0,[],"['37', '30', '34', '46', '42']","['33', None]","['31', '44']"
1236,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,['33'],"['37', '30', '34', '46', '42']","[None, None]","['31', '44']"
1236,33 dispatched to CPU0,dispatch_cpu,33,CPU0,[],"['37', '30', '34', '46', '42']","['33', None]","['31', '44']"
1238,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,['33'],"['37', '30', '34', '46', '42']","[None, None]","['31', '44']"
1238,33 dispatched to CPU0,dispatch_cpu,33,CPU0,[],"['37', '30', '34', '46', '42']","['33', None]","['31', '44']"
1240,33 finished all bursts,finished,33,CPU0,[],"['37', '30', '34', '46', '42']","[None, None]","['31', '44']"
1252,31 finished I/O → ready queue,io_to_ready,31,IO0,['31'],"['37', '30', '34', '46', '42']","[None, None]","[None, '44']"
1252,31 dispatched to CPU0,dispatch_cpu,31,CPU0,[],"['37', '30', '34', '46', '42']","['31', None]","[None, '44']"
1252,37 dispatched to IO0,dispatch_io,37,IO0,[],"['30', '34', '46', '42']","['31', None]","['37', '44']"
1254,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,['31'],"['30', '34', '46', '42']","[None, None]","['37', '44']"
1254,31 dispatched to CPU0,dispatch_cpu,31,CPU0,[],"['30', '34', '46', '42']","['31', None]","['37', '44']"
1256,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,['31'],"['30', '34', '46', '42']","[None, None]","['37', '44']"
1256,31 dispatched to CPU0,dispatch_cpu,31,CPU0,[],"['30', '34', '46', '42']","['31', None]","['37', '44']"
1257,44 finished I/O → ready queue,io_to_ready,44,IO1,['44'],"['30', '34', '46', '42']","['31', None]","['37', None]"
1257,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['30', '34', '46', '42']","['31', '44']","['37', None]"
1257,30 dispatched to IO1,dispatch_io,30,IO1,[],"['34', '46', '42']","['31', '44']","['37', '30']"
1258,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,['31'],"['34', '46', '42']","[None, '44']","['37', '30']"
1258,31 dispatched to CPU0,dispatch_cpu,31,CPU0,[],"['34', '46', '42']","['31', '44']","['37', '30']"
1259,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,['44'],"['34', '46', '42']","['31', None]","['37', '30']"
1259,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['34', '46', '42']","['31', '44']","['37', '30']"
1260,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,['31'],"['34', '46', '42']","[None, '44']","['37', '30']"
1260,31 dispatched to CPU0,dispatch_cpu,31,CPU0,[],"['34', '46', '42']","['31', '44']","['37', '30']"
1261,44 finished CPU → ready queue,cpu_to_ready,44,CPU1,['44'],"['34', '46', '42']","['31', None]","['37', '30']"
1261,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['34', '46', '42']","['31', '44']","['37', '30']"
1262,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,['31'],"['34', '46', '42']","[None, '44']","['37', '30']"
1262,31 dispatched to CPU0,dispatch_cpu,31,CPU0,[],"['34', '46', '42']","['31', '44']","['37', '30']"
1263,31 finished CPU → wait queue,cpu_to_io,31,CPU0,[],"['34', '46', '42', '31']","[None, '44']","['37', '30']"
1263,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,['44'],"['34', '46', '42', '31']","[None, None]","['37', '30']"
1263,44 dispatched to CPU0,dispatch_cpu,44,CPU0,[],"['34', '46', '42', '31']","['44', None]","['37', '30']"
1265,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,['44'],"['34', '46', '42', '31']","[None, None]","['37', '30']"
1265,44 dispatched to CPU0,dispatch_cpu,44,CPU0,[],"['34', '46', '42', '31']","['44', None]","['37', '30']"
1266,44 finished all bursts,finished,44,CPU0,[],"['34', '46', '42', '31']","[None, None]","['37', '30']"
1270,30 finished all bursts,finished,30,IO1,[],"['34', '46', '42', '31']","[None, None]","['37', None]"
1270,34 dispatched to IO1,dispatch_io,34,IO1,[],"['46', '42', '31']","[None, None]","['37', '34']"
1271,37 finished I/O → ready queue,io_to_ready,37,IO0,['37'],"['46', '42', '31']","[None, None]","[None, '34']"
1271,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['46', '42', '31']","['37', None]","[None, '34']"
1271,46 dispatched to IO0,dispatch_io,46,IO0,[],"['42', '31']","['37', None]","['46', '34']"
1273,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['42', '31']","[None, None]","['46', '34']"
1273,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['42', '31']","['37', None]","['46', '34']"
1275,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['42', '31']","[None, None]","['46', '34']"
1275,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['42', '31']","['37', None]","['46', '34']"
1277,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['42', '31']","[None, None]","['46', '34']"
1277,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['42', '31']","['37', None]","['46', '34']"
1278,37 finished CPU → wait queue,cpu_to_io,37,CPU0,[],"['42', '31', '37']","[None, None]","['46', '34']"
1284,34 finished I/O → ready queue,io_to_ready,34,IO1,['34'],"['42', '31', '37']","[None, None]","['46', None]"
1284,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['42', '31', '37']","['34', None]","['46', None]"
1284,42 dispatched to IO1,dispatch_io,42,IO1,[],"['31', '37']","['34', None]","['46', '42']"
1286,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['31', '37']","[None, None]","['46', '42']"
1286,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['31', '37']","['34', None]","['46', '42']"
1287,34 finished all bursts,finished,34,CPU0,[],"['31', '37']","[None, None]","['46', '42']"
1288,46 finished I/O → ready queue,io_to_ready,46,IO0,['46'],"['31', '37']","[None, None]","[None, '42']"
1288,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['31', '37']","['46', None]","[None, '42']"
1288,31 dispatched to IO0,dispatch_io,31,IO0,[],['37'],"['46', None]","['31', '42']"
1290,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],['37'],"[None, None]","['31', '42']"
1290,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],['37'],"['46', None]","['31', '42']"
1292,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],['37'],"[None, None]","['31', '42']"
1292,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],['37'],"['46', None]","['31', '42']"
1294,46 finished CPU → wait queue,cpu_to_io,46,CPU0,[],"['37', '46']","[None, None]","['31', '42']"
1297,42 finished I/O → ready queue,io_to_ready,42,IO1,['42'],"['37', '46']","[None, None]","['31', None]"
1297,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['37', '46']","['42', None]","['31', None]"
1297,37 dispatched to IO1,dispatch_io,37,IO1,[],['46'],"['42', None]","['31', '37']"
1299,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],['46'],"[None, None]","['31', '37']"
1299,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],['46'],"['42', None]","['31', '37']"
1301,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],['46'],"[None, None]","['31', '37']"
1301,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],['46'],"['42', None]","['31', '37']"
1302,42 finished CPU → wait queue,cpu_to_io,42,CPU0,[],"['46', '42']","[None, None]","['31', '37']"
1313,37 finished all bursts,finished,37,IO1,[],"['46', '42']","[None, None]","['31', None]"
1313,46 dispatched to IO1,dispatch_io,46,IO1,[],['42'],"[None, None]","['31', '46']"
1314,31 finished I/O → ready queue,io_to_ready,31,IO0,['31'],['42'],"[None, None]","[None, '46']"
1314,31 dispatched to CPU0,dispatch_cpu,31,CPU0,[],['42'],"['31', None]","[None, '46']"
1314,42 dispatched to IO0,dispatch_io,42,IO0,[],[],"['31', None]","['42', '46']"
1316,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,['31'],[],"[None, None]","['42', '46']"
1316,31 dispatched to CPU0,dispatch_cpu,31,CPU0,[],[],"['31', None]","['42', '46']"
1318,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,['31'],[],"[None, None]","['42', '46']"
1318,31 dispatched to CPU0,dispatch_cpu,31,CPU0,[],[],"['31', None]","['42', '46']"
1320,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,['31'],[],"[None, None]","['42', '46']"
1320,31 dispatched to CPU0,dispatch_cpu,31,CPU0,[],[],"['31', None]","['42', '46']"
1322,31 finished all bursts,finished,31,CPU0,[],[],"[None, None]","['42', '46']"
1326,42 finished I/O → ready queue,io_to_ready,42,IO0,['42'],[],"[None, None]","[None, '46']"
1326,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],[],"['42', None]","[None, '46']"
1328,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],[],"[None, None]","[None, '46']"
1328,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],[],"['42', None]","[None, '46']"
1329,42 finished all bursts,finished,42,CPU0,[],[],"[None, None]","[None, '46']"
1338,46 finished I/O → ready queue,io_to_ready,46,IO1,['46'],[],"[None, None]","[None, None]"
1338,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],[],"['46', None]","[None, None]"
1340,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],[],"[None, None]","[None, None]"
1340,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],[],"['46', None]","[None, None]"
1342,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],[],"[None, None]","[None, None]"
1342,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],[],"['46', None]","[None, None]"
1344,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],[],"[None, None]","[None, None]"
1344,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],[],"['46', None]","[None, None]"
1346,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],[],"[None, None]","[None, None]"
1346,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],[],"['46', None]","[None, None]"
1348,46 finished all bursts,finished,46,CPU0,[],[],"[None, None]","[None, None]"
