{"metadata":{"symbolKind":"case","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"and","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","text":"TransitionCondition","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"TransitionCondition.and(lhs:rhs:)","role":"symbol","modules":[{"name":"VHDLMachines"}],"roleHeading":"Case","externalID":"s:12VHDLMachines19TransitionConditionO3andyA2C_ACtcACmF"},"abstract":[{"type":"text","text":"An "},{"type":"codeVoice","code":"and"},{"type":"text","text":" operation containing an "},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement.."}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"]]},"schemaVersion":{"patch":0,"major":0,"minor":3},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"and"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"},{"text":")","kind":"text"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"variants":[{"paths":["\/documentation\/vhdlmachines\/transitioncondition\/and(lhs:rhs:)"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/and(lhs:rhs:)"},"kind":"symbol","sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/and(lhs:rhs:)":{"url":"\/documentation\/vhdlmachines\/transitioncondition\/and(lhs:rhs:)","kind":"symbol","role":"symbol","type":"topic","abstract":[{"type":"text","text":"An "},{"type":"codeVoice","code":"and"},{"type":"text","text":" operation containing an "},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement.."}],"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"and","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":")","kind":"text"}],"title":"TransitionCondition.and(lhs:rhs:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/and(lhs:rhs:)"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}