$date
	Wed Nov 24 18:08:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_nand4 $end
$var wire 1 ! y $end
$var reg 4 " a [3:0] $end
$var integer 32 # i [31:0] $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
1!
$end
#10000
b1 #
#20000
b10 #
b1 "
b1 $
#30000
b11 #
b10 "
b10 $
#40000
b100 #
b11 "
b11 $
#50000
b101 #
b100 "
b100 $
#60000
b110 #
b101 "
b101 $
#70000
b111 #
b110 "
b110 $
#80000
b1000 #
b111 "
b111 $
#90000
b1001 #
b1000 "
b1000 $
#100000
b1010 #
b1001 "
b1001 $
#110000
b1011 #
b1010 "
b1010 $
#120000
b1100 #
b1011 "
b1011 $
#130000
b1101 #
b1100 "
b1100 $
#140000
b1110 #
b1101 "
b1101 $
#150000
b1111 #
b1110 "
b1110 $
#160000
0!
b10000 #
b1111 "
b1111 $
#170000
1!
b10001 #
b0 "
b0 $
#180000
b10010 #
b1 "
b1 $
#190000
b10011 #
b10 "
b10 $
#200000
b10100 #
b11 "
b11 $
#210000
b10101 #
b100 "
b100 $
#220000
b10110 #
b101 "
b101 $
#230000
b10111 #
b110 "
b110 $
#240000
b11000 #
b111 "
b111 $
#250000
b11001 #
b1000 "
b1000 $
#260000
b11010 #
b1001 "
b1001 $
#270000
b11011 #
b1010 "
b1010 $
#280000
b11100 #
b1011 "
b1011 $
#290000
b11101 #
b1100 "
b1100 $
#300000
b11110 #
b1101 "
b1101 $
#310000
b11111 #
b1110 "
b1110 $
#320000
0!
b100000 #
b1111 "
b1111 $
