// Seed: 1509069316
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd36
) (
    output uwire id_0,
    output uwire _id_1,
    input  wor   _id_2
);
  assign id_1 = id_2;
  struct packed {
    logic [1 : -1  -  id_1] id_4;
    logic [{  id_2  ,  id_1  ,  ~  1  ==  1  ,  1  ,  1 'd0 ,  -1 'b0 } : -1 'b0] id_5;
    logic id_6;
  } id_7 = 1'h0;
  logic [1 : -1 'b0] id_8;
  ;
  module_0 modCall_1 ();
  always id_7.id_5 <= id_8;
endmodule
