============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:09:49 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-290 ps) Setup Check with Pin lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/clk->sena
          Group: reg2reg
     Startpoint: (R) lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[4]/clk
          Clock: (R) CLK
       Endpoint: (R) lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    6300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6300            0     
                                              
             Setup:-     144                  
       Uncertainty:-     125                  
     Required Time:=    6031                  
      Launch Clock:-       0                  
         Data Path:-    6321                  
             Slack:=    -290                  

#--------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                          Timing Point                                            Flags     Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                                                                                 (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------
  lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[4]/clk                                    -       -        R     (arrival)         2145     0     0       0 
  lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[4]/q                                      (u)     clk->q   R     unmapped_d_flop     21     0   435     435 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/ctl_operator_i_334_18/g9/z                                (u)     in_0->z  F     unmapped_not         1     0    31     466 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/ctl_operator_i_334_18/g8/z                                (u)     in_0->z  R     unmapped_nor2        1     0    47     513 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/ctl_operator_i_334_18/g7/z                                (u)     in_1->z  F     unmapped_nand2       1     0    47     561 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/ctl_operator_i_334_18/g6/z                                (u)     in_1->z  R     unmapped_nand2       1     0    47     608 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/ctl_operator_i_334_18/g5/z                                (u)     in_1->z  F     unmapped_nand2       1     0    47     656 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/ctl_operator_i_334_18/g74/z                               (u)     in_1->z  R     unmapped_nor2        6     0    87     743 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_cmp_signed_334_18/g4/z                                (u)     sel0->z  R     unmapped_mux4        2     0    92     835 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/g29/z                                                     (u)     in_1->z  R     unmapped_and2        1     0    47     882 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/gt_365_35_I1/g10/z                                        (u)     in_0->z  F     unmapped_not         2     0    43     925 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/gt_365_35_I1/g27/z                                        (u)     in_0->z  R     unmapped_nor2        1     0    47     972 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/gt_365_35_I1/g70/z                                        (u)     in_0->z  F     unmapped_not         1     0    31    1003 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/gt_365_35_I1/g71/z                                        (u)     in_1->z  R     unmapped_nand2       1     0    47    1051 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/gt_365_35_I1/g72/z                                        (u)     in_1->z  F     unmapped_nand2       1     0    47    1098 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/gt_365_35_I1/g11/z                                        (u)     in_0->z  R     unmapped_not         2     0    43    1141 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/g39/z                                                     (u)     in_1->z  R     unmapped_and2        1     0    47    1188 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/g40/z                                                     (u)     in_1->z  R     unmapped_or2         3     0    67    1255 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/g41/z                                                     (u)     in_1->z  R     unmapped_and2        1     0    47    1303 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/g42/z                                                     (u)     in_1->z  R     unmapped_or2         1     0    47    1350 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/g43/z                                                     (u)     in_1->z  R     unmapped_and2        1     0    47    1398 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/g44/z                                                     (u)     in_1->z  R     unmapped_or2         8     0   100    1498 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_is_greater_380_10/g1/z                                (u)     data1->z R     unmapped_bmux6       5     0   206    1704 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/g53/g4/z                                                  (u)     in_0->z  R     unmapped_or2         1     0    47    1751 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/g54/g1/z                                                  (u)     in_0->z  F     unmapped_not         1     0    31    1782 
  lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_cmp_result_406_18/g1/z                                (u)     data4->z F     unmapped_mux14      13     0   245    2027 
  lp_riscv/i_riscv_core/id_stage_i/g20/z                                                           (u)     in_1->z  F     unmapped_and2       11     0   112    2139 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/g4/z                                               (u)     in_0->z  R     unmapped_not         1     0    31    2170 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/g84/z                                              (u)     in_1->z  R     unmapped_and2       12     0   116    2285 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_is_decoding_o_268_27/g1/z                      (u)     sel0->z  R     unmapped_bmux3       1     0    94    2379 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_is_decoding_o_353_13/g1/z                      (u)     data0->z R     unmapped_bmux3       1     0    94    2473 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_is_decoding_o_188_18/g1/z                      (u)     data0->z R     unmapped_mux4        6     0   120    2593 
  lp_riscv/i_riscv_core/id_stage_i/g27/z                                                           (u)     in_0->z  R     unmapped_and2        4     0    74    2667 
  lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/g55/z                                          (u)     in_0->z  R     unmapped_or2         1     0    47    2714 
  lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/g56/z                                          (u)     in_3->z  R     unmapped_or4         4     0   121    2835 
  lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/mux_req_o_169_18/g1/z                          (u)     data0->z R     unmapped_bmux3      10     0   154    2989 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_290_17/g1/z                           (u)     sel0->z  R     unmapped_bmux3       1     0    94    3083 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_276_44/g1/z                           (u)     data0->z R     unmapped_bmux3       2     0   106    3188 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_309_18/g1/z                           (u)     data0->z R     unmapped_bmux3       1     0    94    3282 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_305_15/g1/z                           (u)     data1->z R     unmapped_bmux3       1     0    94    3376 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_268_27/g1/z                           (u)     data1->z R     unmapped_bmux3       1     0    94    3470 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_353_13/g1/z                           (u)     data0->z R     unmapped_bmux3       1     0    94    3563 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_188_18/g1/z                           (u)     data2->z R     unmapped_mux14       4     0   206    3770 
  lp_riscv/i_riscv_core/if_stage_i/mux_branch_req_268_9/g1/z                                       (u)     sel0->z  R     unmapped_bmux3     140     0   212    3981 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/g6/z                              (u)     in_1->z  R     unmapped_or2         2     0    59    4041 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/g13/z                             (u)     in_0->z  R     unmapped_or2         1     0    47    4088 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/g14/z                             (u)     in_1->z  R     unmapped_and2        5     0    81    4169 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_valid_489_19/g1/z        (u)     sel0->z  R     unmapped_bmux3       1     0    94    4263 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_valid_431_17/g1/z        (u)     data1->z R     unmapped_mux4      200     0   191    4453 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/g1/z                       (u)     in_1->z  R     unmapped_or2         1     0    47    4501 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/g50/z                      (u)     in_0->z  R     unmapped_or2         2     0    59    4560 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/mux_out_valid_o_98_11/g1/z (u)     data1->z R     unmapped_bmux3       1     0    94    4654 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/mux_out_valid_o_94_23/g1/z (u)     data1->z R     unmapped_bmux3       7     0   140    4794 
  lp_riscv/i_riscv_core/if_stage_i/mux_valid_251_13/g1/z                                           (u)     sel0->z  R     unmapped_bmux3       1     0    94    4888 
  lp_riscv/i_riscv_core/if_stage_i/mux_valid_239_18/g1/z                                           (u)     data0->z R     unmapped_bmux3       1     0    94    4981 
  lp_riscv/i_riscv_core/if_stage_i/mux_valid_268_9/g1/z                                            (u)     data0->z R     unmapped_bmux3       1     0    94    5075 
  lp_riscv/i_riscv_core/if_stage_i/g15/z                                                           (u)     in_0->z  R     unmapped_and2        1     0    47    5122 
  lp_riscv/i_riscv_core/if_stage_i/g17/z                                                           (u)     in_1->z  R     unmapped_and2       72     0   165    5288 
  lp_riscv/i_riscv_core/if_stage_i/g1/z                                                            (u)     in_1->z  R     unmapped_and2        2     0    59    5347 
  lp_riscv/i_riscv_core/if_stage_i/mux_fetch_ready_254_21/g1/z                                     (u)     sel0->z  R     unmapped_bmux3       1     0    94    5441 
  lp_riscv/i_riscv_core/if_stage_i/mux_fetch_ready_251_13/g1/z                                     (u)     data1->z R     unmapped_bmux3       1     0    94    5534 
  lp_riscv/i_riscv_core/if_stage_i/mux_fetch_ready_239_18/g1/z                                     (u)     data0->z R     unmapped_bmux3       4     0   120    5655 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_396_15/g1/z        (u)     sel0->z  F     unmapped_bmux3       1     0    94    5748 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_390_28/g1/z        (u)     data0->z F     unmapped_bmux3       1     0    94    5842 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_361_18/g1/z        (u)     data2->z F     unmapped_mux8        1     0   126    5969 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_411_9/g1/z         (u)     data0->z F     unmapped_bmux3       7     0   166    6134 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/g24/z                      (u)     in_0->z  R     unmapped_not       192     0   186    6321 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/sena    -       -        R     unmapped_d_flop    192     -     0    6321 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

