$version Generated by VerilatedVcd $end
$date Fri Jul  2 21:17:51 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire 32 % io_a [31:0] $end
  $var wire 32 & io_b [31:0] $end
  $var wire 32 ' io_out [31:0] $end
  $var wire  1 $ reset $end
  $scope module top $end
   $var wire  1 # clock $end
   $var wire 32 % io_a [31:0] $end
   $var wire 32 & io_b [31:0] $end
   $var wire 32 ' io_out [31:0] $end
   $var wire 32 ( reg_result [31:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
#1
#2
#3
#4
