# ğŸ” K-Nearest Neighbors (KNN) on FPGA | Verilog

An efficient Verilog-based hardware implementation of the K-Nearest Neighbors (KNN) classification algorithm, deployed on the Xilinx Nexys 3 FPGA. This project focuses on low-latency classification using parallelism and FSM pipelining.

---

## ğŸš€ Features

- âœ… **K = 5** support
- ğŸ“Š **128-point training dataset**
- â±ï¸ **Reduced latency: 385 â†’ 145 clock cycles**
- ğŸ” Pipelined FSM for READ and COMPUTE
- ğŸ§  Modules for:
  - Euclidean Distance Calculation
  - Nearest Neighbor Buffer
  - Majority Voting
- ğŸ§ª Verified using **ModelSim** and real hardware

---

## ğŸ“¦ Module Overview

| Module             | Description                                 |
|--------------------|---------------------------------------------|
| `distance_calc.v`  | Computes Euclidean distance                 |
| `knn_buffer.v`     | Tracks 5 smallest distances dynamically     |
| `voter.v`          | Computes most frequent label among top 5    |
| `uart_rx.v`        | Receives input from keyboard via UART       |
| `top.v`            | Integrates all modules                      |

---

## ğŸ”§ Simulation & Hardware

- ğŸ§ª **Simulation**: ModelSim
- ğŸ§± **Synthesis/Implementation**: Xilinx ISE
- ğŸ”Œ **Board**: Nexys 3 FPGA (Spartan-6)
- ğŸ§  Input Classification is triggered by UART commands

## ğŸ’» FPGA Output

![FPGA Output](Static/FPGA%20Demonstration%20of%20KNN%20on%20NEXYS%203.gif)
