

================================================================
== Vivado HLS Report for 'circ_buff_read_many128'
================================================================
* Date:           Fri Apr  2 17:20:50 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        estream_read
* Solution:       circ_buff_read_many128
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.500|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    7|  33553539|    7|  33553539|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+----------+--------------+-----------+-----------+-------------+----------+
        |                         |     Latency    |   Iteration  |  Initiation Interval  |     Trip    |          |
        |        Loop Name        | min |    max   |    Latency   |  achieved |   target  |    Count    | Pipelined|
        +-------------------------+-----+----------+--------------+-----------+-----------+-------------+----------+
        |- Loop 1                 |    8|         8|             2|          -|          -|            4|    no    |
        |- Loop 2                 |    4|         4|             1|          -|          -|            4|    no    |
        |- Loop 3                 |   44|  33553528| 11 ~ 8388382 |          -|          -|            4|    no    |
        | + gmem_read             |    0|     32775|            10|          1|          1|  0 ~ 32767  |    yes   |
        | + fifo_write_decompose  |    0|   8355586|             3|          1|          1| 0 ~ 8355585 |    yes   |
        +-------------------------+-----+----------+--------------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 2
  Pipeline-0 : II = 1, D = 10, States = { 14 15 16 17 18 19 20 21 22 23 }
  Pipeline-1 : II = 1, D = 3, States = { 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!first_load & !tmp_1)
	4  / (tmp_1 & !tmp_4) | (first_load & !tmp_4)
	36  / (tmp_1 & tmp_4) | (first_load & tmp_4)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
	37  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	35  / (tmp_8)
	14  / (!tmp_8)
14 --> 
	24  / (!tmp_7)
	15  / (tmp_7)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	14  / true
24 --> 
	25  / true
25 --> 
	28  / (exitcond_flatten)
	26  / (!exitcond_flatten)
26 --> 
	27  / true
27 --> 
	25  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	4  / true
36 --> 
	36  / (!exitcond)
	37  / (exitcond)
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%input_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_V)"   --->   Operation 38 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %input_V_read, i32 4, i32 31)"   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i28 %tmp to i29"   --->   Operation 40 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem_read), !map !86"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_out_3_V), !map !92"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_out_2_V), !map !98"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_out_1_V), !map !104"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_out_0_V), !map !110"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %reset), !map !116"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %debug_register), !map !120"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %useable_words), !map !124"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @circ_buff_read_many1) nounwind"   --->   Operation 49 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%data_V = alloca [512 x i128], align 8" [./estream_read/c_src/circ_buff_read_many_128.cpp:66]   --->   Operation 50 'alloca' 'data_V' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gmem_read, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:37]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %debug_register, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:39]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i8]* %useable_words, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)" [./estream_read/c_src/circ_buff_read_many_128.cpp:40]   --->   Operation 53 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i8]* %useable_words, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:40]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %reset, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:41]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:42]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:43]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_out_0_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_out_1_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_out_2_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_out_3_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1"   --->   Operation 62 'load' 'first_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.65ns)   --->   "br i1 %first_load, label %._crit_edge, label %.preheader253.preheader" [./estream_read/c_src/circ_buff_read_many_128.cpp:75]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 64 [1/1] (0.65ns)   --->   "br label %.preheader253" [./estream_read/c_src/circ_buff_read_many_128.cpp:77]   --->   Operation 64 'br' <Predicate = (!first_load)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %2 ], [ 0, %.preheader253.preheader ]"   --->   Operation 65 'phi' 'i' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%tmp_1 = icmp eq i3 %i, -4" [./estream_read/c_src/circ_buff_read_many_128.cpp:77]   --->   Operation 66 'icmp' 'tmp_1' <Predicate = (!first_load)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 67 'speclooptripcount' 'empty_5' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.67ns)   --->   "%i_1 = add i3 %i, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:77]   --->   Operation 68 'add' 'i_1' <Predicate = (!first_load)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %._crit_edge.loopexit, label %1" [./estream_read/c_src/circ_buff_read_many_128.cpp:77]   --->   Operation 69 'br' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %i to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 70 'zext' 'tmp_2' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%useable_words_addr = getelementptr [4 x i8]* %useable_words, i64 0, i64 %tmp_2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 71 'getelementptr' 'useable_words_addr' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (0.67ns)   --->   "%useable_words_load = load volatile i8* %useable_words_addr, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 72 'load' 'useable_words_load' <Predicate = (!first_load & !tmp_1)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i3 %i to i2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 73 'trunc' 'tmp_5' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.65ns)   --->   "br label %._crit_edge"   --->   Operation 74 'br' <Predicate = (!first_load & tmp_1)> <Delay = 0.65>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%first_flag = phi i1 [ false, %0 ], [ true, %._crit_edge.loopexit ]"   --->   Operation 75 'phi' 'first_flag' <Predicate = (tmp_1) | (first_load)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.00ns)   --->   "%reset_read = call i8 @_ssdm_op_Read.s_axilite.volatile.i8P(i8* %reset)" [./estream_read/c_src/circ_buff_read_many_128.cpp:84]   --->   Operation 76 'read' 'reset_read' <Predicate = (tmp_1) | (first_load)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 77 [1/1] (0.84ns)   --->   "%tmp_4 = icmp eq i8 %reset_read, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:84]   --->   Operation 77 'icmp' 'tmp_4' <Predicate = (tmp_1) | (first_load)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader252.preheader, label %.preheader250.preheader" [./estream_read/c_src/circ_buff_read_many_128.cpp:84]   --->   Operation 78 'br' <Predicate = (tmp_1) | (first_load)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.65ns)   --->   "br label %.preheader250" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 79 'br' <Predicate = (tmp_1 & !tmp_4) | (first_load & !tmp_4)> <Delay = 0.65>
ST_2 : Operation 80 [1/1] (0.65ns)   --->   "br label %.preheader252" [./estream_read/c_src/circ_buff_read_many_128.cpp:86]   --->   Operation 80 'br' <Predicate = (tmp_1 & tmp_4) | (first_load & tmp_4)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 0.72>
ST_3 : Operation 81 [1/2] (0.67ns)   --->   "%useable_words_load = load volatile i8* %useable_words_addr, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 81 'load' 'useable_words_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 82 [1/1] (0.72ns)   --->   "switch i2 %tmp_5, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 82 'switch' <Predicate = true> <Delay = 0.72>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_2, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 83 'store' <Predicate = (tmp_5 == 2)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 84 'br' <Predicate = (tmp_5 == 2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_1, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 85 'store' <Predicate = (tmp_5 == 1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 86 'br' <Predicate = (tmp_5 == 1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_0, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 87 'store' <Predicate = (tmp_5 == 0)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 88 'br' <Predicate = (tmp_5 == 0)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_3, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 89 'store' <Predicate = (tmp_5 == 3)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 90 'br' <Predicate = (tmp_5 == 3)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader253" [./estream_read/c_src/circ_buff_read_many_128.cpp:77]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.77>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%stride = phi i3 [ %stride_1, %.loopexit ], [ 0, %.preheader250.preheader ]"   --->   Operation 92 'phi' 'stride' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.58ns)   --->   "%exitcond1 = icmp eq i3 %stride, -4" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 93 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 94 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.67ns)   --->   "%stride_1 = add i3 %stride, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 95 'add' 'stride_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit251.loopexit, label %5" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i3 %stride to i2" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 97 'trunc' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%idx = call i11 @_ssdm_op_BitConcatenate.i11.i2.i6.i2.i1(i2 %tmp_14, i6 0, i2 %tmp_14, i1 false)" [./estream_read/c_src/circ_buff_read_many_128.cpp:101]   --->   Operation 98 'bitconcatenate' 'idx' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%idx_cast = zext i11 %idx to i12" [./estream_read/c_src/circ_buff_read_many_128.cpp:101]   --->   Operation 99 'zext' 'idx_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.79ns)   --->   "%tmp_9 = add i12 513, %idx_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 100 'add' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_cast = zext i12 %tmp_9 to i29" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 101 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%input_V2_sum = add i29 %tmp_15_cast, %tmp_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 102 'add' 'input_V2_sum' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.65ns)   --->   "br label %.loopexit251"   --->   Operation 103 'br' <Predicate = (exitcond1)> <Delay = 0.65>

State 5 <SV = 3> <Delay = 3.50>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%input_V2_sum_cast = zext i29 %input_V2_sum to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 104 'zext' 'input_V2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_read_addr = getelementptr i128* %gmem_read, i64 %input_V2_sum_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 105 'getelementptr' 'gmem_read_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [7/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 106 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 3.50>
ST_6 : Operation 107 [6/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 107 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 3.50>
ST_7 : Operation 108 [5/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 108 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 3.50>
ST_8 : Operation 109 [4/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 109 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 3.50>
ST_9 : Operation 110 [3/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 110 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 3.50>
ST_10 : Operation 111 [2/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 111 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 3.50>
ST_11 : Operation 112 [1/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 112 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.50>
ST_12 : Operation 113 [1/1] (3.50ns)   --->   "%stream_head_V = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_read_addr)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 113 'read' 'stream_head_V' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 3.31>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%idx_cast3 = zext i11 %idx to i17" [./estream_read/c_src/circ_buff_read_many_128.cpp:101]   --->   Operation 114 'zext' 'idx_cast3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tail_3_load = load i16* @tail_3, align 2" [aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 115 'load' 'tail_3_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%tail_0_load = load i16* @tail_0, align 2" [aesl_mux_load.4i16P.i2:1->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 116 'load' 'tail_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%tail_1_load = load i16* @tail_1, align 2" [aesl_mux_load.4i16P.i2:3->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 117 'load' 'tail_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%tail_2_load = load i16* @tail_2, align 2" [aesl_mux_load.4i16P.i2:5->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 118 'load' 'tail_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.44ns)   --->   "%sel_tmp_i = icmp eq i2 %tmp_14, 0" [aesl_mux_load.4i16P.i2:9->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 119 'icmp' 'sel_tmp_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, i16 %tail_0_load, i16 %tail_3_load" [aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 120 'select' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.44ns)   --->   "%sel_tmp2_i = icmp eq i2 %tmp_14, 1" [aesl_mux_load.4i16P.i2:9->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 121 'icmp' 'sel_tmp2_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.35ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, i16 %tail_1_load, i16 %sel_tmp1_i" [aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 122 'select' 'sel_tmp3_i' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.44ns)   --->   "%sel_tmp4_i = icmp eq i2 %tmp_14, -2" [aesl_mux_load.4i16P.i2:9->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 123 'icmp' 'sel_tmp4_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.35ns) (out node of the LUT)   --->   "%stream_tail_1 = select i1 %sel_tmp4_i, i16 %tail_2_load, i16 %sel_tmp3_i" [aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 124 'select' 'stream_tail_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%local_words_0_load = load i8* @local_words_0, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 125 'load' 'local_words_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%local_words_1_load = load i8* @local_words_1, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 126 'load' 'local_words_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%local_words_2_load = load i8* @local_words_2, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 127 'load' 'local_words_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%local_words_3_load = load i8* @local_words_3, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 128 'load' 'local_words_3_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.39ns)   --->   "%words = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_words_0_load, i8 %local_words_1_load, i8 %local_words_2_load, i8 %local_words_3_load, i2 %tmp_14)" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 129 'mux' 'words' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_6 = zext i16 %stream_tail_1 to i128" [./estream_read/c_src/circ_buff_read_many_128.cpp:106]   --->   Operation 130 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (1.30ns)   --->   "%tmp_8 = icmp eq i128 %tmp_6, %stream_head_V" [./estream_read/c_src/circ_buff_read_many_128.cpp:106]   --->   Operation 131 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.loopexit, label %6" [./estream_read/c_src/circ_buff_read_many_128.cpp:106]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (1.30ns)   --->   "%tmp_3 = icmp ugt i128 %stream_head_V, %tmp_6" [./estream_read/c_src/circ_buff_read_many_128.cpp:119]   --->   Operation 133 'icmp' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i128 %stream_head_V to i16" [./estream_read/c_src/circ_buff_read_many_128.cpp:121]   --->   Operation 134 'trunc' 'tmp_15' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.85ns)   --->   "%p_s = add i16 512, %tmp_15" [./estream_read/c_src/circ_buff_read_many_128.cpp:128]   --->   Operation 135 'add' 'p_s' <Predicate = (!tmp_8)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node bytes_read)   --->   "%p_pn = select i1 %tmp_3, i16 %tmp_15, i16 %p_s" [./estream_read/c_src/circ_buff_read_many_128.cpp:119]   --->   Operation 136 'select' 'p_pn' <Predicate = (!tmp_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.85ns) (out node of the LUT)   --->   "%bytes_read = sub i16 %p_pn, %stream_tail_1" [./estream_read/c_src/circ_buff_read_many_128.cpp:121]   --->   Operation 137 'sub' 'bytes_read' <Predicate = (!tmp_8)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.65ns)   --->   "br label %7" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 138 'br' <Predicate = (!tmp_8)> <Delay = 0.65>

State 14 <SV = 12> <Delay = 1.82>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%val_assign = phi i16 [ %stream_tail_1, %6 ], [ %stream_tail_1_cast, %8 ]"   --->   Operation 139 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%h = phi i15 [ 0, %6 ], [ %h_1, %8 ]"   --->   Operation 140 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%h_cast = zext i15 %h to i16" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 141 'zext' 'h_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.10ns)   --->   "%tmp_7 = icmp slt i16 %h_cast, %bytes_read" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 142 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)"   --->   Operation 143 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.84ns)   --->   "%h_1 = add i15 %h, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 144 'add' 'h_1' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %8, label %.preheader.preheader" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i16 %val_assign to i17" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 146 'zext' 'tmp_14_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.85ns)   --->   "%tmp_11 = add i17 %tmp_14_cast, %idx_cast3" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 147 'add' 'tmp_11' <Predicate = (tmp_7)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i17 %tmp_11 to i29" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 148 'zext' 'tmp_13_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.97ns)   --->   "%input_V2_sum4 = add i29 %tmp_15_cast, %tmp_13_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 149 'add' 'input_V2_sum4' <Predicate = (tmp_7)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i16 %val_assign to i9" [./estream_read/c_src/circ_buff_read_many_128.cpp:138]   --->   Operation 150 'trunc' 'tmp_16' <Predicate = (tmp_7)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.77ns)   --->   "%stream_tail = add i9 1, %tmp_16" [./estream_read/c_src/circ_buff_read_many_128.cpp:138]   --->   Operation 151 'add' 'stream_tail' <Predicate = (tmp_7)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%stream_tail_1_cast = zext i9 %stream_tail to i16" [./estream_read/c_src/circ_buff_read_many_128.cpp:139]   --->   Operation 152 'zext' 'stream_tail_1_cast' <Predicate = (tmp_7)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 3.50>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%input_V2_sum4_cast = zext i29 %input_V2_sum4 to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 153 'zext' 'input_V2_sum4_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%gmem_read_addr_1 = getelementptr i128* %gmem_read, i64 %input_V2_sum4_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 154 'getelementptr' 'gmem_read_addr_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_15 : Operation 155 [7/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 155 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 3.50>
ST_16 : Operation 156 [6/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 156 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 3.50>
ST_17 : Operation 157 [5/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 157 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 3.50>
ST_18 : Operation 158 [4/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 158 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 3.50>
ST_19 : Operation 159 [3/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 159 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 3.50>
ST_20 : Operation 160 [2/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 160 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 3.50>
ST_21 : Operation 161 [1/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 161 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 3.50>
ST_22 : Operation 162 [1/1] (3.50ns)   --->   "%gmem_read_addr_1_rea = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_read_addr_1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 162 'read' 'gmem_read_addr_1_rea' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 1.23>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:133]   --->   Operation 163 'specloopname' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:133]   --->   Operation 164 'specregionbegin' 'tmp_s' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:134]   --->   Operation 165 'specpipeline' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_10 = zext i15 %h to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 166 'zext' 'tmp_10' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [512 x i128]* %data_V, i64 0, i64 %tmp_10" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 167 'getelementptr' 'data_V_addr' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (1.23ns)   --->   "store i128 %gmem_read_addr_1_rea, i128* %data_V_addr, align 16" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 168 'store' <Predicate = (tmp_7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_s)" [./estream_read/c_src/circ_buff_read_many_128.cpp:140]   --->   Operation 169 'specregionend' 'empty_9' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "br label %7" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 170 'br' <Predicate = (tmp_7)> <Delay = 0.00>

State 24 <SV = 13> <Delay = 2.53>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%cast = zext i16 %bytes_read to i24" [./estream_read/c_src/circ_buff_read_many_128.cpp:121]   --->   Operation 171 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%cast2 = zext i8 %words to i24" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 172 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (2.53ns) (root node of the DSP)   --->   "%bound = mul i24 %cast2, %cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 173 'mul' 'bound' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 174 [1/1] (0.65ns)   --->   "br label %9" [./estream_read/c_src/circ_buff_read_many_128.cpp:142]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.65>

State 25 <SV = 14> <Delay = 2.38>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i24 [ 0, %.preheader.preheader ], [ %indvar_flatten_next, %10 ]"   --->   Operation 175 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%h2 = phi i15 [ 0, %.preheader.preheader ], [ %temp_V_mid2_v, %10 ]" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 176 'phi' 'h2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %.preheader.preheader ], [ %word_V, %10 ]"   --->   Operation 177 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i4 %t_V to i8" [./estream_read/c_src/circ_buff_read_many_128.cpp:145]   --->   Operation 178 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.84ns)   --->   "%tmp_12 = icmp ult i8 %tmp_23_cast, %words" [./estream_read/c_src/circ_buff_read_many_128.cpp:145]   --->   Operation 179 'icmp' 'tmp_12' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (1.04ns)   --->   "%exitcond_flatten = icmp eq i24 %indvar_flatten, %bound" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 180 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.04> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.93ns)   --->   "%indvar_flatten_next = add i24 %indvar_flatten, 1"   --->   Operation 181 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %11, label %.preheader" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.39ns)   --->   "%t_V_mid2 = select i1 %tmp_12, i4 %t_V, i4 0" [./estream_read/c_src/circ_buff_read_many_128.cpp:145]   --->   Operation 183 'select' 't_V_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (0.84ns)   --->   "%h_s = add i15 1, %h2" [./estream_read/c_src/circ_buff_read_many_128.cpp:142]   --->   Operation 184 'add' 'h_s' <Predicate = (!exitcond_flatten)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.29ns)   --->   "%temp_V_mid2_v = select i1 %tmp_12, i15 %h2, i15 %h_s" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 185 'select' 'temp_V_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%temp_V_mid2 = zext i15 %temp_V_mid2_v to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 186 'zext' 'temp_V_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [512 x i128]* %data_V, i64 0, i64 %temp_V_mid2" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 187 'getelementptr' 'data_V_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 188 [2/2] (1.23ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 8" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 188 'load' 'data_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)" [./estream_read/c_src/circ_buff_read_many_128.cpp:146]   --->   Operation 189 'specregionbegin' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_18)" [./estream_read/c_src/circ_buff_read_many_128.cpp:150]   --->   Operation 190 'specregionend' 'empty_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.79ns)   --->   "%word_V = add i4 %t_V_mid2, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:145]   --->   Operation 191 'add' 'word_V' <Predicate = (!exitcond_flatten)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "br label %9" [./estream_read/c_src/circ_buff_read_many_128.cpp:145]   --->   Operation 192 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 26 <SV = 15> <Delay = 2.75>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @fifo_write_decompose)"   --->   Operation 193 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 194 [1/2] (1.23ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 8" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 194 'load' 'data_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:146]   --->   Operation 195 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:147]   --->   Operation 196 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_19 = trunc i4 %t_V_mid2 to i2" [./estream_read/c_src/circ_buff_read_many_128.cpp:148]   --->   Operation 197 'trunc' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%op2_assign = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 0, i8 32, i8 64, i8 96, i2 %tmp_19)" [./estream_read/c_src/circ_buff_read_many_128.cpp:148]   --->   Operation 198 'mux' 'op2_assign' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_20 = zext i8 %op2_assign to i128" [./estream_read/c_src/circ_buff_read_many_128.cpp:148]   --->   Operation 199 'zext' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (1.51ns) (out node of the LUT)   --->   "%r_V = lshr i128 %data_V_load, %tmp_20" [./estream_read/c_src/circ_buff_read_many_128.cpp:148]   --->   Operation 200 'lshr' 'r_V' <Predicate = (!exitcond_flatten)> <Delay = 1.51> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i128 %r_V to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 201 'trunc' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.72ns)   --->   "switch i2 %tmp_14, label %branch310 [
    i2 0, label %branch07
    i2 1, label %branch18
    i2 -2, label %branch29
  ]" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 202 'switch' <Predicate = (!exitcond_flatten)> <Delay = 0.72>
ST_26 : Operation 203 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_2_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 203 'write' <Predicate = (tmp_14 == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 204 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_1_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 204 'write' <Predicate = (tmp_14 == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 205 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_0_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 205 'write' <Predicate = (tmp_14 == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 206 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_3_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 206 'write' <Predicate = (tmp_14 == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 16> <Delay = 0.00>
ST_27 : Operation 207 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_2_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 207 'write' <Predicate = (tmp_14 == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "br label %10" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 208 'br' <Predicate = (tmp_14 == 2)> <Delay = 0.00>
ST_27 : Operation 209 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_1_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 209 'write' <Predicate = (tmp_14 == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "br label %10" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 210 'br' <Predicate = (tmp_14 == 1)> <Delay = 0.00>
ST_27 : Operation 211 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_0_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 211 'write' <Predicate = (tmp_14 == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "br label %10" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 212 'br' <Predicate = (tmp_14 == 0)> <Delay = 0.00>
ST_27 : Operation 213 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_3_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 213 'write' <Predicate = (tmp_14 == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "br label %10" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 214 'br' <Predicate = (tmp_14 == 3)> <Delay = 0.00>

State 28 <SV = 15> <Delay = 1.77>
ST_28 : Operation 215 [1/1] (0.79ns)   --->   "%tmp_17 = add i12 %idx_cast, 512" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 215 'add' 'tmp_17' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i12 %tmp_17 to i29" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 216 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 217 [1/1] (0.97ns)   --->   "%input_V2_sum3 = add i29 %tmp_19_cast, %tmp_15_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 217 'add' 'input_V2_sum3' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 16> <Delay = 3.50>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "%input_V2_sum3_cast = zext i29 %input_V2_sum3 to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 218 'zext' 'input_V2_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%gmem_read_addr_2 = getelementptr i128* %gmem_read, i64 %input_V2_sum3_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 219 'getelementptr' 'gmem_read_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (3.50ns)   --->   "%gmem_read_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_read_addr_2, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 220 'writereq' 'gmem_read_addr_2_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 3.50>
ST_30 : Operation 221 [1/1] (0.00ns)   --->   "%p_1 = zext i16 %val_assign to i128" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 221 'zext' 'p_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 222 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_read_addr_2, i128 %p_1, i16 -1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 222 'write' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 3.50>
ST_31 : Operation 223 [5/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 223 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 3.50>
ST_32 : Operation 224 [4/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 224 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 3.50>
ST_33 : Operation 225 [3/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 225 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 3.50>
ST_34 : Operation 226 [2/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 226 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 22> <Delay = 3.50>
ST_35 : Operation 227 [1/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 227 'writeresp' 'gmem_read_addr_2_res' <Predicate = (!tmp_8)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 228 [1/1] (0.72ns)   --->   "switch i2 %tmp_14, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 228 'switch' <Predicate = (!tmp_8)> <Delay = 0.72>
ST_35 : Operation 229 [1/1] (0.65ns)   --->   "store i16 %val_assign, i16* @tail_2, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 229 'store' <Predicate = (!tmp_8 & tmp_14 == 2)> <Delay = 0.65>
ST_35 : Operation 230 [1/1] (0.00ns)   --->   "br label %12" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 230 'br' <Predicate = (!tmp_8 & tmp_14 == 2)> <Delay = 0.00>
ST_35 : Operation 231 [1/1] (0.65ns)   --->   "store i16 %val_assign, i16* @tail_1, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 231 'store' <Predicate = (!tmp_8 & tmp_14 == 1)> <Delay = 0.65>
ST_35 : Operation 232 [1/1] (0.00ns)   --->   "br label %12" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 232 'br' <Predicate = (!tmp_8 & tmp_14 == 1)> <Delay = 0.00>
ST_35 : Operation 233 [1/1] (0.65ns)   --->   "store i16 %val_assign, i16* @tail_0, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 233 'store' <Predicate = (!tmp_8 & tmp_14 == 0)> <Delay = 0.65>
ST_35 : Operation 234 [1/1] (0.00ns)   --->   "br label %12" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 234 'br' <Predicate = (!tmp_8 & tmp_14 == 0)> <Delay = 0.00>
ST_35 : Operation 235 [1/1] (0.65ns)   --->   "store i16 %val_assign, i16* @tail_3, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 235 'store' <Predicate = (!tmp_8 & tmp_14 == 3)> <Delay = 0.65>
ST_35 : Operation 236 [1/1] (0.00ns)   --->   "br label %12" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 236 'br' <Predicate = (!tmp_8 & tmp_14 == 3)> <Delay = 0.00>
ST_35 : Operation 237 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 237 'br' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_35 : Operation 238 [1/1] (0.00ns)   --->   "br label %.preheader250" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 2> <Delay = 0.87>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ %i_2, %4 ], [ 0, %.preheader252.preheader ]"   --->   Operation 239 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 240 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %i1, -4" [./estream_read/c_src/circ_buff_read_many_128.cpp:86]   --->   Operation 240 'icmp' 'exitcond' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 241 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 242 [1/1] (0.67ns)   --->   "%i_2 = add i3 %i1, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:86]   --->   Operation 242 'add' 'i_2' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit251.loopexit13, label %3" [./estream_read/c_src/circ_buff_read_many_128.cpp:86]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i3 %i1 to i2" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 244 'trunc' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 245 [1/1] (0.72ns)   --->   "switch i2 %tmp_13, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 245 'switch' <Predicate = (!exitcond)> <Delay = 0.72>
ST_36 : Operation 246 [1/1] (0.65ns)   --->   "store i16 0, i16* @tail_2, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 246 'store' <Predicate = (!exitcond & tmp_13 == 2)> <Delay = 0.65>
ST_36 : Operation 247 [1/1] (0.00ns)   --->   "br label %4" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 247 'br' <Predicate = (!exitcond & tmp_13 == 2)> <Delay = 0.00>
ST_36 : Operation 248 [1/1] (0.65ns)   --->   "store i16 0, i16* @tail_1, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 248 'store' <Predicate = (!exitcond & tmp_13 == 1)> <Delay = 0.65>
ST_36 : Operation 249 [1/1] (0.00ns)   --->   "br label %4" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 249 'br' <Predicate = (!exitcond & tmp_13 == 1)> <Delay = 0.00>
ST_36 : Operation 250 [1/1] (0.65ns)   --->   "store i16 0, i16* @tail_0, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 250 'store' <Predicate = (!exitcond & tmp_13 == 0)> <Delay = 0.65>
ST_36 : Operation 251 [1/1] (0.00ns)   --->   "br label %4" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 251 'br' <Predicate = (!exitcond & tmp_13 == 0)> <Delay = 0.00>
ST_36 : Operation 252 [1/1] (0.65ns)   --->   "store i16 0, i16* @tail_3, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 252 'store' <Predicate = (!exitcond & tmp_13 == 3)> <Delay = 0.65>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "br label %4" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 253 'br' <Predicate = (!exitcond & tmp_13 == 3)> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "br label %.preheader252" [./estream_read/c_src/circ_buff_read_many_128.cpp:86]   --->   Operation 254 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.65ns)   --->   "br label %.loopexit251"   --->   Operation 255 'br' <Predicate = (exitcond)> <Delay = 0.65>

State 37 <SV = 3> <Delay = 0.00>
ST_37 : Operation 256 [1/1] (0.00ns)   --->   "%first_flag_1 = phi i1 [ %first_flag, %.loopexit251.loopexit ], [ true, %.loopexit251.loopexit13 ]"   --->   Operation 256 'phi' 'first_flag_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 257 [1/1] (0.00ns)   --->   "%first_new_1 = phi i1 [ true, %.loopexit251.loopexit ], [ false, %.loopexit251.loopexit13 ]"   --->   Operation 257 'phi' 'first_new_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %first_flag_1, label %mergeST, label %.loopexit251.new"   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 259 [1/1] (0.00ns)   --->   "store i1 %first_new_1, i1* @first, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:81]   --->   Operation 259 'store' <Predicate = (first_flag_1)> <Delay = 0.00>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "br label %.loopexit251.new"   --->   Operation 260 'br' <Predicate = (first_flag_1)> <Delay = 0.00>
ST_37 : Operation 261 [1/1] (0.00ns)   --->   "ret void" [./estream_read/c_src/circ_buff_read_many_128.cpp:161]   --->   Operation 261 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_register]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ useable_words]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fifo_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_out_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_out_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tail_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tail_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tail_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tail_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_words_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_words_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_words_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_words_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read         (read             ) [ 00000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000]
tmp_15_cast          (zext             ) [ 00111111111111111111111111111111111100]
StgValue_41          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_42          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_43          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_44          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_45          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_46          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_47          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_48          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_49          (spectopmodule    ) [ 00000000000000000000000000000000000000]
data_V               (alloca           ) [ 00111111111111111111111111111111111100]
StgValue_51          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_52          (specinterface    ) [ 00000000000000000000000000000000000000]
empty                (specmemcore      ) [ 00000000000000000000000000000000000000]
StgValue_54          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_55          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_56          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_57          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_58          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_59          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_60          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_61          (specinterface    ) [ 00000000000000000000000000000000000000]
first_load           (load             ) [ 01110000000000000000000000000000000000]
StgValue_63          (br               ) [ 01110000000000000000000000000000000000]
StgValue_64          (br               ) [ 01110000000000000000000000000000000000]
i                    (phi              ) [ 00100000000000000000000000000000000000]
tmp_1                (icmp             ) [ 00110000000000000000000000000000000000]
empty_5              (speclooptripcount) [ 00000000000000000000000000000000000000]
i_1                  (add              ) [ 01110000000000000000000000000000000000]
StgValue_69          (br               ) [ 00000000000000000000000000000000000000]
tmp_2                (zext             ) [ 00000000000000000000000000000000000000]
useable_words_addr   (getelementptr    ) [ 00010000000000000000000000000000000000]
tmp_5                (trunc            ) [ 00010000000000000000000000000000000000]
StgValue_74          (br               ) [ 00000000000000000000000000000000000000]
first_flag           (phi              ) [ 00111111111111111111111111111111111111]
reset_read           (read             ) [ 00000000000000000000000000000000000000]
tmp_4                (icmp             ) [ 00110000000000000000000000000000000000]
StgValue_78          (br               ) [ 00000000000000000000000000000000000000]
StgValue_79          (br               ) [ 00111111111111111111111111111111111100]
StgValue_80          (br               ) [ 00110000000000000000000000000000000010]
useable_words_load   (load             ) [ 00000000000000000000000000000000000000]
StgValue_82          (switch           ) [ 00000000000000000000000000000000000000]
StgValue_83          (store            ) [ 00000000000000000000000000000000000000]
StgValue_84          (br               ) [ 00000000000000000000000000000000000000]
StgValue_85          (store            ) [ 00000000000000000000000000000000000000]
StgValue_86          (br               ) [ 00000000000000000000000000000000000000]
StgValue_87          (store            ) [ 00000000000000000000000000000000000000]
StgValue_88          (br               ) [ 00000000000000000000000000000000000000]
StgValue_89          (store            ) [ 00000000000000000000000000000000000000]
StgValue_90          (br               ) [ 00000000000000000000000000000000000000]
StgValue_91          (br               ) [ 01110000000000000000000000000000000000]
stride               (phi              ) [ 00001000000000000000000000000000000000]
exitcond1            (icmp             ) [ 00001111111111111111111111111111111100]
empty_7              (speclooptripcount) [ 00000000000000000000000000000000000000]
stride_1             (add              ) [ 00101111111111111111111111111111111100]
StgValue_96          (br               ) [ 00000000000000000000000000000000000000]
tmp_14               (trunc            ) [ 00000111111111111111111111111111111100]
idx                  (bitconcatenate   ) [ 00000111111111000000000000000000000000]
idx_cast             (zext             ) [ 00000111111111111111111111111000000000]
tmp_9                (add              ) [ 00000000000000000000000000000000000000]
tmp_cast             (zext             ) [ 00000000000000000000000000000000000000]
input_V2_sum         (add              ) [ 00000100000000000000000000000000000000]
StgValue_103         (br               ) [ 00001111111111111111111111111111111111]
input_V2_sum_cast    (zext             ) [ 00000000000000000000000000000000000000]
gmem_read_addr       (getelementptr    ) [ 00000011111110000000000000000000000000]
stream_head_V_req    (readreq          ) [ 00000000000000000000000000000000000000]
stream_head_V        (read             ) [ 00000000000001000000000000000000000000]
idx_cast3            (zext             ) [ 00000000000000111111111100000000000000]
tail_3_load          (load             ) [ 00000000000000000000000000000000000000]
tail_0_load          (load             ) [ 00000000000000000000000000000000000000]
tail_1_load          (load             ) [ 00000000000000000000000000000000000000]
tail_2_load          (load             ) [ 00000000000000000000000000000000000000]
sel_tmp_i            (icmp             ) [ 00000000000000000000000000000000000000]
sel_tmp1_i           (select           ) [ 00000000000000000000000000000000000000]
sel_tmp2_i           (icmp             ) [ 00000000000000000000000000000000000000]
sel_tmp3_i           (select           ) [ 00000000000000000000000000000000000000]
sel_tmp4_i           (icmp             ) [ 00000000000000000000000000000000000000]
stream_tail_1        (select           ) [ 00001111111111111111111111111111111100]
local_words_0_load   (load             ) [ 00000000000000000000000000000000000000]
local_words_1_load   (load             ) [ 00000000000000000000000000000000000000]
local_words_2_load   (load             ) [ 00000000000000000000000000000000000000]
local_words_3_load   (load             ) [ 00000000000000000000000000000000000000]
words                (mux              ) [ 00000000000000111111111111110000000000]
tmp_6                (zext             ) [ 00000000000000000000000000000000000000]
tmp_8                (icmp             ) [ 00001111111111111111111111111111111100]
StgValue_132         (br               ) [ 00000000000000000000000000000000000000]
tmp_3                (icmp             ) [ 00000000000000000000000000000000000000]
tmp_15               (trunc            ) [ 00000000000000000000000000000000000000]
p_s                  (add              ) [ 00000000000000000000000000000000000000]
p_pn                 (select           ) [ 00000000000000000000000000000000000000]
bytes_read           (sub              ) [ 00000000000000111111111110000000000000]
StgValue_138         (br               ) [ 00001111111111111111111111111111111100]
val_assign           (phi              ) [ 00000000000000100000000011111111111100]
h                    (phi              ) [ 00000000000000111111111100000000000000]
h_cast               (zext             ) [ 00000000000000000000000000000000000000]
tmp_7                (icmp             ) [ 00001111111111111111111111111111111100]
empty_8              (speclooptripcount) [ 00000000000000000000000000000000000000]
h_1                  (add              ) [ 00001111111111111111111111111111111100]
StgValue_145         (br               ) [ 00000000000000000000000000000000000000]
tmp_14_cast          (zext             ) [ 00000000000000000000000000000000000000]
tmp_11               (add              ) [ 00000000000000000000000000000000000000]
tmp_13_cast          (zext             ) [ 00000000000000000000000000000000000000]
input_V2_sum4        (add              ) [ 00000000000000110000000000000000000000]
tmp_16               (trunc            ) [ 00000000000000000000000000000000000000]
stream_tail          (add              ) [ 00000000000000000000000000000000000000]
stream_tail_1_cast   (zext             ) [ 00001111111111111111111111111111111100]
input_V2_sum4_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_read_addr_1     (getelementptr    ) [ 00000000000000101111111000000000000000]
gmem_read_load_req   (readreq          ) [ 00000000000000000000000000000000000000]
gmem_read_addr_1_rea (read             ) [ 00000000000000100000000100000000000000]
StgValue_163         (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_s                (specregionbegin  ) [ 00000000000000000000000000000000000000]
StgValue_165         (specpipeline     ) [ 00000000000000000000000000000000000000]
tmp_10               (zext             ) [ 00000000000000000000000000000000000000]
data_V_addr          (getelementptr    ) [ 00000000000000000000000000000000000000]
StgValue_168         (store            ) [ 00000000000000000000000000000000000000]
empty_9              (specregionend    ) [ 00000000000000000000000000000000000000]
StgValue_170         (br               ) [ 00001111111111111111111111111111111100]
cast                 (zext             ) [ 00000000000000000000000000000000000000]
cast2                (zext             ) [ 00000000000000000000000000000000000000]
bound                (mul              ) [ 00000000000000000000000001110000000000]
StgValue_174         (br               ) [ 00001111111111111111111111111111111100]
indvar_flatten       (phi              ) [ 00000000000000000000000001110000000000]
h2                   (phi              ) [ 00000000000000000000000001110000000000]
t_V                  (phi              ) [ 00000000000000000000000001110000000000]
tmp_23_cast          (zext             ) [ 00000000000000000000000000000000000000]
tmp_12               (icmp             ) [ 00000000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 00001111111111111111111111111111111100]
indvar_flatten_next  (add              ) [ 00001111111111111111111111111111111100]
StgValue_182         (br               ) [ 00000000000000000000000000000000000000]
t_V_mid2             (select           ) [ 00000000000000000000000001100000000000]
h_s                  (add              ) [ 00000000000000000000000000000000000000]
temp_V_mid2_v        (select           ) [ 00001111111111111111111111111111111100]
temp_V_mid2          (zext             ) [ 00000000000000000000000000000000000000]
data_V_addr_1        (getelementptr    ) [ 00000000000000000000000001100000000000]
tmp_18               (specregionbegin  ) [ 00000000000000000000000000000000000000]
empty_10             (specregionend    ) [ 00000000000000000000000000000000000000]
word_V               (add              ) [ 00001111111111111111111111111111111100]
StgValue_192         (br               ) [ 00001111111111111111111111111111111100]
StgValue_193         (specloopname     ) [ 00000000000000000000000000000000000000]
data_V_load          (load             ) [ 00000000000000000000000000000000000000]
StgValue_195         (specloopname     ) [ 00000000000000000000000000000000000000]
StgValue_196         (specpipeline     ) [ 00000000000000000000000000000000000000]
tmp_19               (trunc            ) [ 00000000000000000000000000000000000000]
op2_assign           (mux              ) [ 00000000000000000000000000000000000000]
tmp_20               (zext             ) [ 00000000000000000000000000000000000000]
r_V                  (lshr             ) [ 00000000000000000000000000000000000000]
tmp_21               (trunc            ) [ 00000000000000000000000001010000000000]
StgValue_202         (switch           ) [ 00000000000000000000000000000000000000]
StgValue_207         (write            ) [ 00000000000000000000000000000000000000]
StgValue_208         (br               ) [ 00000000000000000000000000000000000000]
StgValue_209         (write            ) [ 00000000000000000000000000000000000000]
StgValue_210         (br               ) [ 00000000000000000000000000000000000000]
StgValue_211         (write            ) [ 00000000000000000000000000000000000000]
StgValue_212         (br               ) [ 00000000000000000000000000000000000000]
StgValue_213         (write            ) [ 00000000000000000000000000000000000000]
StgValue_214         (br               ) [ 00000000000000000000000000000000000000]
tmp_17               (add              ) [ 00000000000000000000000000000000000000]
tmp_19_cast          (zext             ) [ 00000000000000000000000000000000000000]
input_V2_sum3        (add              ) [ 00000000000000000000000000000100000000]
input_V2_sum3_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_read_addr_2     (getelementptr    ) [ 00001111111111000000000000000011111100]
gmem_read_addr_2_req (writereq         ) [ 00000000000000000000000000000000000000]
p_1                  (zext             ) [ 00000000000000000000000000000000000000]
StgValue_222         (write            ) [ 00000000000000000000000000000000000000]
gmem_read_addr_2_res (writeresp        ) [ 00000000000000000000000000000000000000]
StgValue_228         (switch           ) [ 00000000000000000000000000000000000000]
StgValue_229         (store            ) [ 00000000000000000000000000000000000000]
StgValue_230         (br               ) [ 00000000000000000000000000000000000000]
StgValue_231         (store            ) [ 00000000000000000000000000000000000000]
StgValue_232         (br               ) [ 00000000000000000000000000000000000000]
StgValue_233         (store            ) [ 00000000000000000000000000000000000000]
StgValue_234         (br               ) [ 00000000000000000000000000000000000000]
StgValue_235         (store            ) [ 00000000000000000000000000000000000000]
StgValue_236         (br               ) [ 00000000000000000000000000000000000000]
StgValue_237         (br               ) [ 00000000000000000000000000000000000000]
StgValue_238         (br               ) [ 00101111111111111111111111111111111100]
i1                   (phi              ) [ 00000000000000000000000000000000000010]
exitcond             (icmp             ) [ 00000000000000000000000000000000000010]
empty_6              (speclooptripcount) [ 00000000000000000000000000000000000000]
i_2                  (add              ) [ 00100000000000000000000000000000000010]
StgValue_243         (br               ) [ 00000000000000000000000000000000000000]
tmp_13               (trunc            ) [ 00000000000000000000000000000000000010]
StgValue_245         (switch           ) [ 00000000000000000000000000000000000000]
StgValue_246         (store            ) [ 00000000000000000000000000000000000000]
StgValue_247         (br               ) [ 00000000000000000000000000000000000000]
StgValue_248         (store            ) [ 00000000000000000000000000000000000000]
StgValue_249         (br               ) [ 00000000000000000000000000000000000000]
StgValue_250         (store            ) [ 00000000000000000000000000000000000000]
StgValue_251         (br               ) [ 00000000000000000000000000000000000000]
StgValue_252         (store            ) [ 00000000000000000000000000000000000000]
StgValue_253         (br               ) [ 00000000000000000000000000000000000000]
StgValue_254         (br               ) [ 00100000000000000000000000000000000010]
StgValue_255         (br               ) [ 00001000000000000000000000000000000011]
first_flag_1         (phi              ) [ 00000000000000000000000000000000000001]
first_new_1          (phi              ) [ 00000000000000000000000000000000000001]
StgValue_258         (br               ) [ 00000000000000000000000000000000000000]
StgValue_259         (store            ) [ 00000000000000000000000000000000000000]
StgValue_260         (br               ) [ 00000000000000000000000000000000000000]
StgValue_261         (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="debug_register">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_register"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="useable_words">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useable_words"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_out_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_out_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_out_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo_out_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="first">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tail_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tail_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tail_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tail_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tail_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tail_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tail_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tail_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="local_words_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_words_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="local_words_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_words_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="local_words_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_words_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="local_words_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_words_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="circ_buff_read_many1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i2.i6.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_write_decompose"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="data_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_V_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="reset_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="stream_head_V_req/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="stream_head_V_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="128" slack="0"/>
<pin id="201" dir="0" index="1" bw="128" slack="7"/>
<pin id="202" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_head_V/12 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_readreq_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="128" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_read_load_req/15 "/>
</bind>
</comp>

<comp id="211" class="1004" name="gmem_read_addr_1_rea_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="128" slack="0"/>
<pin id="213" dir="0" index="1" bw="128" slack="7"/>
<pin id="214" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_read_addr_1_rea/22 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_203/26 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="64" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_204/26 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="0" index="2" bw="64" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_205/26 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="64" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_206/26 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_writeresp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="128" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_read_addr_2_req/29 gmem_read_addr_2_res/31 "/>
</bind>
</comp>

<comp id="251" class="1004" name="StgValue_222_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="128" slack="1"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="0" index="3" bw="1" slack="0"/>
<pin id="256" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_222/30 "/>
</bind>
</comp>

<comp id="260" class="1004" name="useable_words_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="useable_words_addr/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="useable_words_load/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="data_V_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="15" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/23 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="0" index="1" bw="128" slack="1"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_168/23 data_V_load/25 "/>
</bind>
</comp>

<comp id="285" class="1004" name="data_V_addr_1_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="15" slack="0"/>
<pin id="289" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/25 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="1"/>
<pin id="294" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="i_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="first_flag_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_flag (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="first_flag_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_flag/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="stride_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="stride (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="stride_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stride/4 "/>
</bind>
</comp>

<comp id="327" class="1005" name="val_assign_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="5"/>
<pin id="329" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="val_assign_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="9" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/14 "/>
</bind>
</comp>

<comp id="337" class="1005" name="h_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="1"/>
<pin id="339" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="h_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="15" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/14 "/>
</bind>
</comp>

<comp id="349" class="1005" name="indvar_flatten_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="24" slack="1"/>
<pin id="351" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="indvar_flatten_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="24" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/25 "/>
</bind>
</comp>

<comp id="360" class="1005" name="h2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="15" slack="1"/>
<pin id="362" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h2 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="h2_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="15" slack="0"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h2/25 "/>
</bind>
</comp>

<comp id="371" class="1005" name="t_V_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="t_V_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/25 "/>
</bind>
</comp>

<comp id="382" class="1005" name="i1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="1"/>
<pin id="384" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="i1_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/36 "/>
</bind>
</comp>

<comp id="393" class="1005" name="first_flag_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="first_flag_1_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="2"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_flag_1/37 "/>
</bind>
</comp>

<comp id="405" class="1005" name="first_new_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_new_1 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="first_new_1_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="1" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_new_1/37 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="28" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="0" index="3" bw="6" slack="0"/>
<pin id="423" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_15_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="28" slack="0"/>
<pin id="430" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="first_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="0" index="1" bw="3" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="i_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="StgValue_83_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="StgValue_85_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="StgValue_87_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="StgValue_89_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="exitcond1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="0"/>
<pin id="489" dir="0" index="1" bw="3" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="stride_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stride_1/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_14_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="idx_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="11" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="0" index="3" bw="2" slack="0"/>
<pin id="508" dir="0" index="4" bw="1" slack="0"/>
<pin id="509" dir="1" index="5" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="idx/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="idx_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="11" slack="0"/>
<pin id="517" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_9_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="0" index="1" bw="11" slack="0"/>
<pin id="522" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="0"/>
<pin id="527" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="input_V2_sum_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="28" slack="2"/>
<pin id="531" dir="0" index="1" bw="12" slack="0"/>
<pin id="532" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="input_V2_sum_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="29" slack="1"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum_cast/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="gmem_read_addr_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="128" slack="0"/>
<pin id="539" dir="0" index="1" bw="29" slack="0"/>
<pin id="540" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="idx_cast3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="9"/>
<pin id="546" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast3/13 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tail_3_load_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tail_3_load/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tail_0_load_load_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tail_0_load/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tail_1_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tail_1_load/13 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tail_2_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="0"/>
<pin id="561" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tail_2_load/13 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sel_tmp_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="9"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i/13 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sel_tmp1_i_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="0" index="2" bw="16" slack="0"/>
<pin id="572" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1_i/13 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sel_tmp2_i_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="9"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i/13 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sel_tmp3_i_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="0" index="2" bw="16" slack="0"/>
<pin id="585" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3_i/13 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sel_tmp4_i_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="9"/>
<pin id="591" dir="0" index="1" bw="2" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4_i/13 "/>
</bind>
</comp>

<comp id="594" class="1004" name="stream_tail_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="0" index="2" bw="16" slack="0"/>
<pin id="598" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="stream_tail_1/13 "/>
</bind>
</comp>

<comp id="602" class="1004" name="local_words_0_load_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_words_0_load/13 "/>
</bind>
</comp>

<comp id="606" class="1004" name="local_words_1_load_load_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_words_1_load/13 "/>
</bind>
</comp>

<comp id="610" class="1004" name="local_words_2_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_words_2_load/13 "/>
</bind>
</comp>

<comp id="614" class="1004" name="local_words_3_load_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_words_3_load/13 "/>
</bind>
</comp>

<comp id="618" class="1004" name="words_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="0" index="2" bw="8" slack="0"/>
<pin id="622" dir="0" index="3" bw="8" slack="0"/>
<pin id="623" dir="0" index="4" bw="8" slack="0"/>
<pin id="624" dir="0" index="5" bw="2" slack="9"/>
<pin id="625" dir="1" index="6" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="words/13 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_6_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_8_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="0" index="1" bw="128" slack="1"/>
<pin id="638" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="128" slack="1"/>
<pin id="642" dir="0" index="1" bw="16" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_15_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="128" slack="1"/>
<pin id="647" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_s_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="11" slack="0"/>
<pin id="650" dir="0" index="1" bw="16" slack="0"/>
<pin id="651" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_s/13 "/>
</bind>
</comp>

<comp id="654" class="1004" name="p_pn_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="16" slack="0"/>
<pin id="657" dir="0" index="2" bw="16" slack="0"/>
<pin id="658" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_pn/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="bytes_read_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="16" slack="0"/>
<pin id="665" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bytes_read/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="h_cast_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="15" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast/14 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_7_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="15" slack="0"/>
<pin id="674" dir="0" index="1" bw="16" slack="1"/>
<pin id="675" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="677" class="1004" name="h_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="15" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_14_cast_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_11_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="0" index="1" bw="11" slack="1"/>
<pin id="690" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_13_cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="17" slack="0"/>
<pin id="694" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/14 "/>
</bind>
</comp>

<comp id="696" class="1004" name="input_V2_sum4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="28" slack="12"/>
<pin id="698" dir="0" index="1" bw="17" slack="0"/>
<pin id="699" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum4/14 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_16_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="0"/>
<pin id="703" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="stream_tail_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="9" slack="0"/>
<pin id="708" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stream_tail/14 "/>
</bind>
</comp>

<comp id="711" class="1004" name="stream_tail_1_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="9" slack="0"/>
<pin id="713" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stream_tail_1_cast/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="input_V2_sum4_cast_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="29" slack="1"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum4_cast/15 "/>
</bind>
</comp>

<comp id="718" class="1004" name="gmem_read_addr_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="128" slack="0"/>
<pin id="720" dir="0" index="1" bw="29" slack="0"/>
<pin id="721" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr_1/15 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_10_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="15" slack="9"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/23 "/>
</bind>
</comp>

<comp id="730" class="1004" name="cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="2"/>
<pin id="732" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/24 "/>
</bind>
</comp>

<comp id="733" class="1004" name="cast2_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="2"/>
<pin id="735" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/24 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_23_cast_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/25 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_12_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="3"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/25 "/>
</bind>
</comp>

<comp id="745" class="1004" name="exitcond_flatten_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="24" slack="0"/>
<pin id="747" dir="0" index="1" bw="24" slack="1"/>
<pin id="748" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/25 "/>
</bind>
</comp>

<comp id="750" class="1004" name="indvar_flatten_next_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="24" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/25 "/>
</bind>
</comp>

<comp id="756" class="1004" name="t_V_mid2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="4" slack="0"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_mid2/25 "/>
</bind>
</comp>

<comp id="764" class="1004" name="h_s_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="15" slack="0"/>
<pin id="767" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_s/25 "/>
</bind>
</comp>

<comp id="770" class="1004" name="temp_V_mid2_v_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="15" slack="0"/>
<pin id="773" dir="0" index="2" bw="15" slack="0"/>
<pin id="774" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_V_mid2_v/25 "/>
</bind>
</comp>

<comp id="778" class="1004" name="temp_V_mid2_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="15" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="temp_V_mid2/25 "/>
</bind>
</comp>

<comp id="783" class="1004" name="word_V_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="4" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="word_V/25 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_19_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="1"/>
<pin id="791" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/26 "/>
</bind>
</comp>

<comp id="792" class="1004" name="op2_assign_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="0" index="2" bw="7" slack="0"/>
<pin id="796" dir="0" index="3" bw="8" slack="0"/>
<pin id="797" dir="0" index="4" bw="8" slack="0"/>
<pin id="798" dir="0" index="5" bw="2" slack="0"/>
<pin id="799" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="op2_assign/26 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_20_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/26 "/>
</bind>
</comp>

<comp id="810" class="1004" name="r_V_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="128" slack="0"/>
<pin id="812" dir="0" index="1" bw="8" slack="0"/>
<pin id="813" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/26 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_21_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="128" slack="0"/>
<pin id="818" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/26 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_17_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="11" slack="13"/>
<pin id="826" dir="0" index="1" bw="11" slack="0"/>
<pin id="827" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/28 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_19_cast_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="12" slack="0"/>
<pin id="831" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/28 "/>
</bind>
</comp>

<comp id="833" class="1004" name="input_V2_sum3_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="12" slack="0"/>
<pin id="835" dir="0" index="1" bw="28" slack="15"/>
<pin id="836" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum3/28 "/>
</bind>
</comp>

<comp id="838" class="1004" name="input_V2_sum3_cast_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="29" slack="1"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum3_cast/29 "/>
</bind>
</comp>

<comp id="841" class="1004" name="gmem_read_addr_2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="128" slack="0"/>
<pin id="843" dir="0" index="1" bw="29" slack="0"/>
<pin id="844" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr_2/29 "/>
</bind>
</comp>

<comp id="848" class="1004" name="p_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="5"/>
<pin id="850" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_1/30 "/>
</bind>
</comp>

<comp id="853" class="1004" name="StgValue_229_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="10"/>
<pin id="855" dir="0" index="1" bw="16" slack="0"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_229/35 "/>
</bind>
</comp>

<comp id="859" class="1004" name="StgValue_231_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="10"/>
<pin id="861" dir="0" index="1" bw="16" slack="0"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_231/35 "/>
</bind>
</comp>

<comp id="865" class="1004" name="StgValue_233_store_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="10"/>
<pin id="867" dir="0" index="1" bw="16" slack="0"/>
<pin id="868" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_233/35 "/>
</bind>
</comp>

<comp id="871" class="1004" name="StgValue_235_store_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="10"/>
<pin id="873" dir="0" index="1" bw="16" slack="0"/>
<pin id="874" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/35 "/>
</bind>
</comp>

<comp id="877" class="1004" name="exitcond_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="3" slack="0"/>
<pin id="879" dir="0" index="1" bw="3" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/36 "/>
</bind>
</comp>

<comp id="883" class="1004" name="i_2_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="3" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/36 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_13_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="3" slack="0"/>
<pin id="891" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/36 "/>
</bind>
</comp>

<comp id="893" class="1004" name="StgValue_246_store_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="16" slack="0"/>
<pin id="896" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_246/36 "/>
</bind>
</comp>

<comp id="899" class="1004" name="StgValue_248_store_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="16" slack="0"/>
<pin id="902" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_248/36 "/>
</bind>
</comp>

<comp id="905" class="1004" name="StgValue_250_store_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="16" slack="0"/>
<pin id="908" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_250/36 "/>
</bind>
</comp>

<comp id="911" class="1004" name="StgValue_252_store_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="16" slack="0"/>
<pin id="914" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_252/36 "/>
</bind>
</comp>

<comp id="917" class="1004" name="StgValue_259_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_259/37 "/>
</bind>
</comp>

<comp id="923" class="1007" name="bound_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="0"/>
<pin id="925" dir="0" index="1" bw="16" slack="0"/>
<pin id="926" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/24 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_15_cast_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="29" slack="2"/>
<pin id="931" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="936" class="1005" name="first_load_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_load "/>
</bind>
</comp>

<comp id="943" class="1005" name="i_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="3" slack="0"/>
<pin id="945" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="useable_words_addr_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="2" slack="1"/>
<pin id="950" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="useable_words_addr "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_5_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="2" slack="1"/>
<pin id="955" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="963" class="1005" name="stride_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="3" slack="0"/>
<pin id="965" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="stride_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_14_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="2" slack="9"/>
<pin id="970" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="976" class="1005" name="idx_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="11" slack="9"/>
<pin id="978" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="981" class="1005" name="idx_cast_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="12" slack="13"/>
<pin id="983" dir="1" index="1" bw="12" slack="13"/>
</pin_list>
<bind>
<opset="idx_cast "/>
</bind>
</comp>

<comp id="986" class="1005" name="input_V2_sum_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="29" slack="1"/>
<pin id="988" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="input_V2_sum "/>
</bind>
</comp>

<comp id="991" class="1005" name="gmem_read_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="128" slack="1"/>
<pin id="993" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr "/>
</bind>
</comp>

<comp id="997" class="1005" name="stream_head_V_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="128" slack="1"/>
<pin id="999" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="stream_head_V "/>
</bind>
</comp>

<comp id="1004" class="1005" name="idx_cast3_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="17" slack="1"/>
<pin id="1006" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="idx_cast3 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="stream_tail_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="1"/>
<pin id="1011" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stream_tail_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="words_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="2"/>
<pin id="1016" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="words "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_8_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="bytes_read_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="16" slack="1"/>
<pin id="1026" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bytes_read "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_7_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="h_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="15" slack="0"/>
<pin id="1036" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="input_V2_sum4_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="29" slack="1"/>
<pin id="1041" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="input_V2_sum4 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="stream_tail_1_cast_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="0"/>
<pin id="1046" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="stream_tail_1_cast "/>
</bind>
</comp>

<comp id="1049" class="1005" name="gmem_read_addr_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="128" slack="1"/>
<pin id="1051" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="gmem_read_addr_1_rea_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="128" slack="1"/>
<pin id="1057" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr_1_rea "/>
</bind>
</comp>

<comp id="1060" class="1005" name="bound_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="24" slack="1"/>
<pin id="1062" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1065" class="1005" name="exitcond_flatten_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="1"/>
<pin id="1067" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1069" class="1005" name="indvar_flatten_next_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="24" slack="0"/>
<pin id="1071" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1074" class="1005" name="t_V_mid2_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="4" slack="1"/>
<pin id="1076" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V_mid2 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="temp_V_mid2_v_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="15" slack="0"/>
<pin id="1081" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="temp_V_mid2_v "/>
</bind>
</comp>

<comp id="1084" class="1005" name="data_V_addr_1_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="9" slack="1"/>
<pin id="1086" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_1 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="word_V_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="4" slack="0"/>
<pin id="1091" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="word_V "/>
</bind>
</comp>

<comp id="1094" class="1005" name="tmp_21_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="64" slack="1"/>
<pin id="1096" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="input_V2_sum3_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="29" slack="1"/>
<pin id="1104" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="input_V2_sum3 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="gmem_read_addr_2_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="128" slack="1"/>
<pin id="1109" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr_2 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="i_2_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="3" slack="0"/>
<pin id="1118" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="102" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="118" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="120" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="118" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="80" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="120" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="162" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="162" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="162" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="162" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="166" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="168" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="170" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="259"><net_src comp="172" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="96" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="96" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="96" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="295"><net_src comp="86" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="98" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="100" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="315"><net_src comp="307" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="319"><net_src comp="86" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="336"><net_src comp="330" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="340"><net_src comp="126" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="341" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="352"><net_src comp="142" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="126" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="144" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="86" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="100" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="303" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="100" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="98" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="405" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="405" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="180" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="40" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="431"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="18" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="296" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="88" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="296" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="94" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="296" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="456"><net_src comp="296" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="186" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="104" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="267" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="32" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="267" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="30" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="267" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="28" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="267" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="320" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="88" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="320" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="94" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="320" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="510"><net_src comp="112" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="114" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="513"><net_src comp="499" pin="1"/><net_sink comp="503" pin=3"/></net>

<net id="514"><net_src comp="98" pin="0"/><net_sink comp="503" pin=4"/></net>

<net id="518"><net_src comp="503" pin="5"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="116" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="541"><net_src comp="0" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="537" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="550"><net_src comp="20" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="22" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="24" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="26" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="106" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="551" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="547" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="108" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="555" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="568" pin="3"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="110" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="559" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="581" pin="3"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="28" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="30" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="32" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="34" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="626"><net_src comp="122" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="602" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="606" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="610" pin="1"/><net_sink comp="618" pin=3"/></net>

<net id="630"><net_src comp="614" pin="1"/><net_sink comp="618" pin=4"/></net>

<net id="634"><net_src comp="594" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="644"><net_src comp="631" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="652"><net_src comp="124" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="640" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="645" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="648" pin="2"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="594" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="341" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="341" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="130" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="330" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="683" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="330" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="132" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="722"><net_src comp="0" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="724"><net_src comp="718" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="728"><net_src comp="337" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="739"><net_src comp="375" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="353" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="353" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="146" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="740" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="375" pin="4"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="144" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="768"><net_src comp="130" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="364" pin="4"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="740" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="364" pin="4"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="764" pin="2"/><net_sink comp="770" pin=2"/></net>

<net id="781"><net_src comp="770" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="787"><net_src comp="756" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="150" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="800"><net_src comp="122" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="154" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="156" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="158" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="804"><net_src comp="160" pin="0"/><net_sink comp="792" pin=4"/></net>

<net id="805"><net_src comp="789" pin="1"/><net_sink comp="792" pin=5"/></net>

<net id="809"><net_src comp="792" pin="6"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="279" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="810" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="823"><net_src comp="816" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="828"><net_src comp="164" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="824" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="845"><net_src comp="0" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="847"><net_src comp="841" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="851"><net_src comp="327" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="857"><net_src comp="327" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="26" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="327" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="24" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="327" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="22" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="327" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="20" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="386" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="88" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="386" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="94" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="386" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="174" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="26" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="174" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="24" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="174" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="22" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="174" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="20" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="410" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="18" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="733" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="730" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="428" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="939"><net_src comp="432" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="946"><net_src comp="442" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="951"><net_src comp="260" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="956"><net_src comp="453" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="966"><net_src comp="493" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="971"><net_src comp="499" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="618" pin=5"/></net>

<net id="979"><net_src comp="503" pin="5"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="984"><net_src comp="515" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="989"><net_src comp="529" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="994"><net_src comp="537" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="1000"><net_src comp="199" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1003"><net_src comp="997" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1007"><net_src comp="544" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1012"><net_src comp="594" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1017"><net_src comp="618" pin="6"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1023"><net_src comp="635" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="662" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1033"><net_src comp="672" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="677" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1042"><net_src comp="696" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1047"><net_src comp="711" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1052"><net_src comp="718" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1058"><net_src comp="211" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1063"><net_src comp="923" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1068"><net_src comp="745" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1072"><net_src comp="750" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1077"><net_src comp="756" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1082"><net_src comp="770" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1087"><net_src comp="285" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1092"><net_src comp="783" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1097"><net_src comp="816" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1100"><net_src comp="1094" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1101"><net_src comp="1094" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1105"><net_src comp="833" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1110"><net_src comp="841" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1119"><net_src comp="883" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="386" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_read | {29 30 31 32 33 34 35 }
	Port: fifo_out_0_V | {27 }
	Port: fifo_out_1_V | {27 }
	Port: fifo_out_2_V | {27 }
	Port: fifo_out_3_V | {27 }
	Port: first | {37 }
	Port: tail_3 | {35 36 }
	Port: tail_0 | {35 36 }
	Port: tail_1 | {35 36 }
	Port: tail_2 | {35 36 }
	Port: local_words_0 | {3 }
	Port: local_words_1 | {3 }
	Port: local_words_2 | {3 }
	Port: local_words_3 | {3 }
 - Input state : 
	Port: circ_buff_read_many128 : gmem_read | {5 6 7 8 9 10 11 12 15 16 17 18 19 20 21 22 }
	Port: circ_buff_read_many128 : input_V | {1 }
	Port: circ_buff_read_many128 : reset | {2 }
	Port: circ_buff_read_many128 : useable_words | {2 3 }
	Port: circ_buff_read_many128 : first | {1 }
	Port: circ_buff_read_many128 : tail_3 | {13 }
	Port: circ_buff_read_many128 : tail_0 | {13 }
	Port: circ_buff_read_many128 : tail_1 | {13 }
	Port: circ_buff_read_many128 : tail_2 | {13 }
	Port: circ_buff_read_many128 : local_words_0 | {13 }
	Port: circ_buff_read_many128 : local_words_1 | {13 }
	Port: circ_buff_read_many128 : local_words_2 | {13 }
	Port: circ_buff_read_many128 : local_words_3 | {13 }
  - Chain level:
	State 1
		tmp_15_cast : 1
		StgValue_63 : 1
	State 2
		tmp_1 : 1
		i_1 : 1
		StgValue_69 : 2
		tmp_2 : 1
		useable_words_addr : 2
		useable_words_load : 3
		tmp_5 : 1
		first_flag : 1
		StgValue_78 : 1
	State 3
		StgValue_83 : 1
		StgValue_85 : 1
		StgValue_87 : 1
		StgValue_89 : 1
	State 4
		exitcond1 : 1
		stride_1 : 1
		StgValue_96 : 2
		tmp_14 : 1
		idx : 2
		idx_cast : 3
		tmp_9 : 4
		tmp_cast : 5
		input_V2_sum : 6
	State 5
		gmem_read_addr : 1
		stream_head_V_req : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		sel_tmp1_i : 1
		sel_tmp3_i : 2
		stream_tail_1 : 3
		words : 1
		tmp_6 : 4
		tmp_8 : 5
		StgValue_132 : 6
		tmp_3 : 5
		p_s : 1
		p_pn : 6
		bytes_read : 7
	State 14
		h_cast : 1
		tmp_7 : 2
		h_1 : 1
		StgValue_145 : 3
		tmp_14_cast : 1
		tmp_11 : 2
		tmp_13_cast : 3
		input_V2_sum4 : 4
		tmp_16 : 1
		stream_tail : 2
		stream_tail_1_cast : 3
	State 15
		gmem_read_addr_1 : 1
		gmem_read_load_req : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		data_V_addr : 1
		StgValue_168 : 2
		empty_9 : 1
	State 24
		bound : 1
	State 25
		tmp_23_cast : 1
		tmp_12 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_182 : 2
		t_V_mid2 : 3
		h_s : 1
		temp_V_mid2_v : 3
		temp_V_mid2 : 4
		data_V_addr_1 : 5
		data_V_load : 6
		empty_10 : 1
		word_V : 4
	State 26
		op2_assign : 1
		tmp_20 : 2
		r_V : 3
		tmp_21 : 4
		StgValue_203 : 5
		StgValue_204 : 5
		StgValue_205 : 5
		StgValue_206 : 5
	State 27
	State 28
		tmp_19_cast : 1
		input_V2_sum3 : 2
	State 29
		gmem_read_addr_2 : 1
		gmem_read_addr_2_req : 2
	State 30
		StgValue_222 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		exitcond : 1
		i_2 : 1
		StgValue_243 : 2
		tmp_13 : 1
		StgValue_245 : 2
	State 37
		StgValue_258 : 1
		StgValue_259 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   lshr   |            r_V_fu_810            |    0    |    0    |   423   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_1_fu_442            |    0    |    0    |    11   |
|          |          stride_1_fu_493         |    0    |    0    |    11   |
|          |           tmp_9_fu_519           |    0    |    0    |    18   |
|          |        input_V2_sum_fu_529       |    0    |    0    |    35   |
|          |            p_s_fu_648            |    0    |    0    |    23   |
|          |            h_1_fu_677            |    0    |    0    |    22   |
|          |           tmp_11_fu_687          |    0    |    0    |    23   |
|    add   |       input_V2_sum4_fu_696       |    0    |    0    |    35   |
|          |        stream_tail_fu_705        |    0    |    0    |    16   |
|          |    indvar_flatten_next_fu_750    |    0    |    0    |    31   |
|          |            h_s_fu_764            |    0    |    0    |    22   |
|          |           word_V_fu_783          |    0    |    0    |    12   |
|          |           tmp_17_fu_824          |    0    |    0    |    18   |
|          |       input_V2_sum3_fu_833       |    0    |    0    |    35   |
|          |            i_2_fu_883            |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_436           |    0    |    0    |    9    |
|          |           tmp_4_fu_457           |    0    |    0    |    11   |
|          |         exitcond1_fu_487         |    0    |    0    |    9    |
|          |         sel_tmp_i_fu_563         |    0    |    0    |    8    |
|          |         sel_tmp2_i_fu_576        |    0    |    0    |    8    |
|   icmp   |         sel_tmp4_i_fu_589        |    0    |    0    |    8    |
|          |           tmp_8_fu_635           |    0    |    0    |    50   |
|          |           tmp_3_fu_640           |    0    |    0    |    50   |
|          |           tmp_7_fu_672           |    0    |    0    |    13   |
|          |           tmp_12_fu_740          |    0    |    0    |    11   |
|          |      exitcond_flatten_fu_745     |    0    |    0    |    20   |
|          |          exitcond_fu_877         |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |         sel_tmp1_i_fu_568        |    0    |    0    |    16   |
|          |         sel_tmp3_i_fu_581        |    0    |    0    |    16   |
|  select  |       stream_tail_1_fu_594       |    0    |    0    |    16   |
|          |            p_pn_fu_654           |    0    |    0    |    16   |
|          |          t_V_mid2_fu_756         |    0    |    0    |    4    |
|          |       temp_V_mid2_v_fu_770       |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           words_fu_618           |    0    |    0    |    17   |
|          |         op2_assign_fu_792        |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |         bytes_read_fu_662        |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |           bound_fu_923           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     input_V_read_read_fu_180     |    0    |    0    |    0    |
|   read   |      reset_read_read_fu_186      |    0    |    0    |    0    |
|          |     stream_head_V_read_fu_199    |    0    |    0    |    0    |
|          | gmem_read_addr_1_rea_read_fu_211 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_192        |    0    |    0    |    0    |
|          |        grp_readreq_fu_204        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         grp_write_fu_216         |    0    |    0    |    0    |
|          |         grp_write_fu_223         |    0    |    0    |    0    |
|   write  |         grp_write_fu_230         |    0    |    0    |    0    |
|          |         grp_write_fu_237         |    0    |    0    |    0    |
|          |     StgValue_222_write_fu_251    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_244       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|            tmp_fu_418            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        tmp_15_cast_fu_428        |    0    |    0    |    0    |
|          |           tmp_2_fu_448           |    0    |    0    |    0    |
|          |          idx_cast_fu_515         |    0    |    0    |    0    |
|          |          tmp_cast_fu_525         |    0    |    0    |    0    |
|          |     input_V2_sum_cast_fu_534     |    0    |    0    |    0    |
|          |         idx_cast3_fu_544         |    0    |    0    |    0    |
|          |           tmp_6_fu_631           |    0    |    0    |    0    |
|          |           h_cast_fu_668          |    0    |    0    |    0    |
|          |        tmp_14_cast_fu_683        |    0    |    0    |    0    |
|          |        tmp_13_cast_fu_692        |    0    |    0    |    0    |
|   zext   |     stream_tail_1_cast_fu_711    |    0    |    0    |    0    |
|          |     input_V2_sum4_cast_fu_715    |    0    |    0    |    0    |
|          |           tmp_10_fu_725          |    0    |    0    |    0    |
|          |            cast_fu_730           |    0    |    0    |    0    |
|          |           cast2_fu_733           |    0    |    0    |    0    |
|          |        tmp_23_cast_fu_736        |    0    |    0    |    0    |
|          |        temp_V_mid2_fu_778        |    0    |    0    |    0    |
|          |           tmp_20_fu_806          |    0    |    0    |    0    |
|          |        tmp_19_cast_fu_829        |    0    |    0    |    0    |
|          |     input_V2_sum3_cast_fu_838    |    0    |    0    |    0    |
|          |            p_1_fu_848            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_5_fu_453           |    0    |    0    |    0    |
|          |           tmp_14_fu_499          |    0    |    0    |    0    |
|          |           tmp_15_fu_645          |    0    |    0    |    0    |
|   trunc  |           tmp_16_fu_701          |    0    |    0    |    0    |
|          |           tmp_19_fu_789          |    0    |    0    |    0    |
|          |           tmp_21_fu_816          |    0    |    0    |    0    |
|          |           tmp_13_fu_889          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|            idx_fu_503            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    1    |    0    |   1092  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|data_V|    4   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        bound_reg_1060       |   24   |
|     bytes_read_reg_1024     |   16   |
|    data_V_addr_1_reg_1084   |    9   |
|  exitcond_flatten_reg_1065  |    1   |
|     first_flag_1_reg_393    |    1   |
|      first_flag_reg_303     |    1   |
|      first_load_reg_936     |    1   |
|     first_new_1_reg_405     |    1   |
|gmem_read_addr_1_rea_reg_1055|   128  |
|  gmem_read_addr_1_reg_1049  |   128  |
|  gmem_read_addr_2_reg_1107  |   128  |
|    gmem_read_addr_reg_991   |   128  |
|          h2_reg_360         |   15   |
|         h_1_reg_1034        |   15   |
|          h_reg_337          |   15   |
|          i1_reg_382         |    3   |
|         i_1_reg_943         |    3   |
|         i_2_reg_1116        |    3   |
|          i_reg_292          |    3   |
|      idx_cast3_reg_1004     |   17   |
|       idx_cast_reg_981      |   12   |
|         idx_reg_976         |   11   |
| indvar_flatten_next_reg_1069|   24   |
|    indvar_flatten_reg_349   |   24   |
|    input_V2_sum3_reg_1102   |   29   |
|    input_V2_sum4_reg_1039   |   29   |
|     input_V2_sum_reg_986    |   29   |
|    stream_head_V_reg_997    |   128  |
| stream_tail_1_cast_reg_1044 |   16   |
|    stream_tail_1_reg_1009   |   16   |
|       stride_1_reg_963      |    3   |
|        stride_reg_316       |    3   |
|      t_V_mid2_reg_1074      |    4   |
|         t_V_reg_371         |    4   |
|    temp_V_mid2_v_reg_1079   |   15   |
|        tmp_14_reg_968       |    2   |
|     tmp_15_cast_reg_929     |   29   |
|       tmp_21_reg_1094       |   64   |
|        tmp_5_reg_953        |    2   |
|        tmp_7_reg_1030       |    1   |
|        tmp_8_reg_1020       |    1   |
|  useable_words_addr_reg_948 |    2   |
|      val_assign_reg_327     |   16   |
|       word_V_reg_1089       |    4   |
|        words_reg_1014       |    8   |
+-----------------------------+--------+
|            Total            |  1116  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_192  |  p1  |   2  |  128 |   256  ||    9    |
|  grp_readreq_fu_204  |  p1  |   2  |  128 |   256  ||    9    |
|   grp_write_fu_216   |  p2  |   2  |  64  |   128  ||    9    |
|   grp_write_fu_223   |  p2  |   2  |  64  |   128  ||    9    |
|   grp_write_fu_230   |  p2  |   2  |  64  |   128  ||    9    |
|   grp_write_fu_237   |  p2  |   2  |  64  |   128  ||    9    |
| grp_writeresp_fu_244 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_244 |  p1  |   2  |  128 |   256  ||    9    |
|   grp_access_fu_267  |  p0  |   2  |   2  |    4   ||    9    |
|   grp_access_fu_279  |  p0  |   3  |   9  |   27   ||    15   |
|  first_flag_reg_303  |  p0  |   2  |   1  |    2   ||    9    |
|       h_reg_337      |  p0  |   2  |  15  |   30   ||    9    |
|  first_new_1_reg_405 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1347  || 8.54675 ||   105   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |  1092  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   105  |
|  Register |    -   |    -   |    -   |  1116  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    1   |    8   |  1116  |  1197  |
+-----------+--------+--------+--------+--------+--------+
