// This code snippet generates a counter that counts from 0 to 7
module counter (  // define module
    input Clk,  // clock input
    input Rst,  // reset input
    output reg [2:0] count  // 3-bit output register
    );

    // make sure the counter starts at 0
    always @ (posedge Clk, posedge Rst)  // always block triggered by positive edge of clock or reset signal
        if (Rst)  // if reset is triggered
            count <= 0;  // set count to 0
        else if (count == 7)  // once count reaches 7
            count <= 0;  // reset count to 0
        else  // for any other value of count
            count <= count + 1;  // increment count by 1
            
endmodule  // end module definition