/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2017-2022 Kalray Inc.
 * Author(s): Clement Leger
 */

#ifndef _ASM_KVX_CACHE_H
#define _ASM_KVX_CACHE_H

/**
 * On kvx I$ and D$ have the same size (16KB).
 * Caches are 16K bytes big, VIPT 4-way set associative, true LRU, with 64-byte
 * lines. The D$ is also write-through.
 */
#define KVX_ICACHE_WAY_COUNT	4
#define KVX_ICACHE_SET_COUNT	64
#define KVX_ICACHE_LINE_SHIFT	6
#define KVX_ICACHE_LINE_SIZE	(1 << KVX_ICACHE_LINE_SHIFT)
#define KVX_ICACHE_SIZE	\
	(KVX_ICACHE_WAY_COUNT * KVX_ICACHE_SET_COUNT * KVX_ICACHE_LINE_SIZE)

/**
 * Invalidate the whole I-cache if the size to flush is more than this value
 */
#define KVX_ICACHE_INVAL_SIZE	(KVX_ICACHE_SIZE)

/* D-Cache */
#define KVX_DCACHE_WAY_COUNT	4
#define KVX_DCACHE_SET_COUNT	64
#define KVX_DCACHE_LINE_SHIFT	6
#define KVX_DCACHE_LINE_SIZE	(1 << KVX_DCACHE_LINE_SHIFT)
#define KVX_DCACHE_SIZE	\
	(KVX_DCACHE_WAY_COUNT * KVX_DCACHE_SET_COUNT * KVX_DCACHE_LINE_SIZE)

/**
 * Same for I-cache
 */
#define KVX_DCACHE_INVAL_SIZE	(KVX_DCACHE_SIZE)

#define L1_CACHE_SHIFT	KVX_DCACHE_LINE_SHIFT
#define L1_CACHE_BYTES	KVX_DCACHE_LINE_SIZE

#define L2_CACHE_LINE_SIZE	256
#define L2_CACHE_LINE_MASK	(L2_CACHE_LINE_SIZE - 1)

#endif	/* _ASM_KVX_CACHE_H */
