// Seed: 712983167
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_6;
  assign id_6 = id_3;
  always_latch id_2 = 1;
  id_7(
      id_6, id_1, 1, id_4, 1, 0, 1, 1'b0
  );
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2
  );
  assign id_2 = ~id_0 ==? id_0;
  wire id_3;
endmodule
