Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr  8 12:58:30 2025
| Host         : DESKTOP-88C58FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_To_HDMI_timing_summary_routed.rpt -pb VGA_To_HDMI_timing_summary_routed.pb -rpx VGA_To_HDMI_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_To_HDMI
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                246         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
LUTAR-1    Warning           LUT drives async reset alert               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (246)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1181)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (246)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: A1/pwm_clk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: A1/sample_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: M1/BG/clk_60fps_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: M1/WARIO/clk_60fps_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: M1/clk_60fps_reg/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: V1/VS_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button_clock/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1181)
---------------------------------------------------
 There are 1181 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.869       -8.280                     13                  880        0.128        0.000                      0                  880        3.000        0.000                       0                   760  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
C1/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C1/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.869       -8.280                     13                  880        0.128        0.000                      0                  880       19.020        0.000                       0                   746  
  clk_out2_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C1/inst/clk_in1
  To Clock:  C1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -0.869ns,  Total Violation       -8.280ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.869ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.697ns  (logic 19.304ns (47.434%)  route 21.393ns (52.566%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=1 LUT1=3 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 41.607 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.726     1.728    V1/clk_out1
    SLICE_X39Y117        FDRE                                         r  V1/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     2.184 f  V1/vcounter_reg[0]/Q
                         net (fo=124, routed)         0.543     2.727    V1/Q[0]
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  V1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.851    M1/WARIO/S[0]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.098 f  M1/WARIO/_inferred__0/i__carry/O[0]
                         net (fo=17, routed)          0.470     3.568    M1/WARIO/_inferred__0/i__carry_n_7
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.299     3.867 r  M1/WARIO/i__carry_i_9__0/O
                         net (fo=1, routed)           0.540     4.407    M1/WARIO/i__carry_i_9__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.987 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.209 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     5.835    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     6.134 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     6.873    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     7.506    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.630    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.031 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.145    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     8.974    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     9.276 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     9.968    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.092 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647    10.738    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.862    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.263 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.263    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.597 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    12.225    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.528 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    12.528    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.929 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.929    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    13.746    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    14.052 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    14.614    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.140 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.140    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.254 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    16.332    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    16.456 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    16.906    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.562 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.562    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.676 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.676    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.790    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.124 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    18.670    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    18.973 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    19.462    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.847 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.847    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.118 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    20.463    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    20.836 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    21.009    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    22.199    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    26.040 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    27.434    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    27.584 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    28.413    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    28.739 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    28.739    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.271 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.271    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.394    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.728 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    30.360    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.195 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.195    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.417 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    31.974    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    32.273 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    32.273    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.671 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.671    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.005 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    33.491    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    33.794 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    33.794    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.195 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.195    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.423 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.411    35.833    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X22Y139        LUT3 (Prop_lut3_I1_O)        0.313    36.146 r  M1/WARIO/BRAM00/data_out[5]_i_242/O
                         net (fo=102, routed)         1.076    37.223    M1/WARIO/BRAM00/data_out[5]_i_242_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I3_O)        0.124    37.347 r  M1/WARIO/BRAM00/data_out[6]_i_259/O
                         net (fo=2, routed)           1.225    38.572    M1/WARIO/BRAM00/data_out[6]_i_259_n_0
    SLICE_X33Y144        LUT6 (Prop_lut6_I0_O)        0.124    38.696 r  M1/WARIO/BRAM00/data_out[6]_i_185/O
                         net (fo=1, routed)           0.000    38.696    M1/WARIO/BRAM00/data_out[6]_i_185_n_0
    SLICE_X33Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    38.908 r  M1/WARIO/BRAM00/data_out_reg[6]_i_95/O
                         net (fo=1, routed)           0.923    39.831    M1/WARIO/BRAM00/data_out_reg[6]_i_95_n_0
    SLICE_X32Y139        LUT6 (Prop_lut6_I3_O)        0.299    40.130 r  M1/WARIO/BRAM00/data_out[6]_i_36/O
                         net (fo=1, routed)           1.356    41.486    M1/WARIO/BRAM00/data_out[6]_i_36_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I4_O)        0.124    41.610 r  M1/WARIO/BRAM00/data_out[6]_i_12/O
                         net (fo=1, routed)           0.000    41.610    M1/WARIO/BRAM00/data_out[6]_i_12_n_0
    SLICE_X11Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    41.827 r  M1/WARIO/BRAM00/data_out_reg[6]_i_4/O
                         net (fo=1, routed)           0.299    42.126    M1/WARIO/BRAM00/data_out_reg[6]_i_4_n_0
    SLICE_X11Y130        LUT5 (Prop_lut5_I4_O)        0.299    42.425 r  M1/WARIO/BRAM00/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    42.425    M1/WARIO/BRAM00/data_out[6]_i_1_n_0
    SLICE_X11Y130        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.604    41.607    M1/WARIO/BRAM00/clk_out1
    SLICE_X11Y130        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/C
                         clock pessimism              0.015    41.622    
                         clock uncertainty           -0.095    41.528    
    SLICE_X11Y130        FDRE (Setup_fdre_C_D)        0.029    41.557    M1/WARIO/BRAM00/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         41.557    
                         arrival time                         -42.425    
  -------------------------------------------------------------------
                         slack                                 -0.869    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.734ns  (logic 19.155ns (47.025%)  route 21.579ns (52.975%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=1 LUT1=3 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.726     1.728    V1/clk_out1
    SLICE_X39Y117        FDRE                                         r  V1/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     2.184 f  V1/vcounter_reg[0]/Q
                         net (fo=124, routed)         0.543     2.727    V1/Q[0]
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  V1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.851    M1/WARIO/S[0]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.098 f  M1/WARIO/_inferred__0/i__carry/O[0]
                         net (fo=17, routed)          0.470     3.568    M1/WARIO/_inferred__0/i__carry_n_7
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.299     3.867 r  M1/WARIO/i__carry_i_9__0/O
                         net (fo=1, routed)           0.540     4.407    M1/WARIO/i__carry_i_9__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.987 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.209 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     5.835    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     6.134 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     6.873    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     7.506    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.630    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.031 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.145    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     8.974    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     9.276 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     9.968    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.092 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647    10.738    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.862    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.263 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.263    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.597 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    12.225    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.528 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    12.528    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.929 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.929    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    13.746    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    14.052 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    14.614    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.140 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.140    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.254 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    16.332    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    16.456 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    16.906    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.562 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.562    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.676 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.676    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.790    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.124 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    18.670    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    18.973 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    19.462    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.847 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.847    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.118 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    20.463    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    20.836 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    21.009    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    22.199    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    26.040 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    27.434    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    27.584 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    28.413    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    28.739 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    28.739    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.271 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.271    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.394    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.728 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    30.360    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.195 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.195    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.417 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    31.974    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    32.273 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    32.273    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.671 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.671    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.005 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    33.491    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    33.794 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    33.794    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.195 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.195    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.423 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.310    35.732    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X32Y128        LUT3 (Prop_lut3_I1_O)        0.313    36.045 r  M1/WARIO/BRAM00/g16_b2__2_i_4/O
                         net (fo=91, routed)          1.302    37.347    M1/WARIO/BRAM00/g16_b2__2_i_4_n_0
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.124    37.471 r  M1/WARIO/BRAM00/g22_b11__3/O
                         net (fo=2, routed)           0.792    38.263    M1/WARIO/BRAM00/g22_b11__3_n_0
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.124    38.387 r  M1/WARIO/BRAM00/data_out[11]_i_131__3/O
                         net (fo=1, routed)           0.979    39.366    M1/WARIO/BRAM00/data_out[11]_i_131__3_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I3_O)        0.124    39.490 r  M1/WARIO/BRAM00/data_out[11]_i_52__7/O
                         net (fo=1, routed)           0.000    39.490    M1/WARIO/BRAM00/data_out[11]_i_52__7_n_0
    SLICE_X36Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    39.707 r  M1/WARIO/BRAM00/data_out_reg[11]_i_17/O
                         net (fo=1, routed)           0.977    40.684    M1/WARIO/BRAM00/data_out_reg[11]_i_17_n_0
    SLICE_X23Y127        LUT6 (Prop_lut6_I1_O)        0.299    40.983 r  M1/WARIO/BRAM00/data_out[11]_i_5/O
                         net (fo=1, routed)           1.118    42.100    M1/WARIO/BRAM00/data_out[11]_i_5_n_0
    SLICE_X24Y135        LUT6 (Prop_lut6_I1_O)        0.124    42.224 r  M1/WARIO/BRAM00/data_out[11]_i_2/O
                         net (fo=1, routed)           0.000    42.224    M1/WARIO/BRAM00/data_out[11]_i_2_n_0
    SLICE_X24Y135        MUXF7 (Prop_muxf7_I0_O)      0.238    42.462 r  M1/WARIO/BRAM00/data_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    42.462    M1/WARIO/BRAM00/data_out_reg[11]_i_1_n_0
    SLICE_X24Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.607    41.610    M1/WARIO/BRAM00/clk_out1
    SLICE_X24Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/C
                         clock pessimism              0.015    41.625    
                         clock uncertainty           -0.095    41.531    
    SLICE_X24Y135        FDRE (Setup_fdre_C_D)        0.064    41.595    M1/WARIO/BRAM00/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.595    
                         arrival time                         -42.462    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.855ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.692ns  (logic 19.031ns (46.768%)  route 21.661ns (53.232%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=1 LUT1=3 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 41.616 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.726     1.728    V1/clk_out1
    SLICE_X39Y117        FDRE                                         r  V1/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     2.184 f  V1/vcounter_reg[0]/Q
                         net (fo=124, routed)         0.543     2.727    V1/Q[0]
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  V1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.851    M1/WARIO/S[0]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.098 f  M1/WARIO/_inferred__0/i__carry/O[0]
                         net (fo=17, routed)          0.470     3.568    M1/WARIO/_inferred__0/i__carry_n_7
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.299     3.867 r  M1/WARIO/i__carry_i_9__0/O
                         net (fo=1, routed)           0.540     4.407    M1/WARIO/i__carry_i_9__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.987 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.209 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     5.835    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     6.134 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     6.873    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     7.506    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.630    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.031 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.145    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     8.974    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     9.276 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     9.968    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.092 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647    10.738    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.862    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.263 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.263    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.597 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    12.225    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.528 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    12.528    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.929 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.929    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    13.746    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    14.052 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    14.614    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.140 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.140    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.254 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    16.332    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    16.456 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    16.906    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.562 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.562    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.676 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.676    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.790    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.124 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    18.670    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    18.973 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    19.462    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.847 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.847    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.118 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    20.463    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    20.836 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    21.009    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    22.199    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    26.040 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    27.434    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    27.584 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    28.413    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    28.739 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    28.739    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.271 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.271    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.394    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.728 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    30.360    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.195 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.195    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.417 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    31.974    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    32.273 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    32.273    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.671 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.671    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.005 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    33.491    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    33.794 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    33.794    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.195 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.195    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.423 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.270    35.693    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I1_O)        0.313    36.006 r  M1/WARIO/BRAM00/g10_b6__2_i_2/O
                         net (fo=120, routed)         1.321    37.327    M1/WARIO/BRAM00/g10_b6__2_i_2_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I3_O)        0.124    37.451 r  M1/WARIO/BRAM00/g15_b3__1/O
                         net (fo=1, routed)           0.665    38.115    M1/WARIO/BRAM00/g15_b3__1_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.124    38.239 r  M1/WARIO/BRAM00/data_out[3]_i_206/O
                         net (fo=1, routed)           1.089    39.328    M1/WARIO/BRAM00/data_out[3]_i_206_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I0_O)        0.124    39.452 r  M1/WARIO/BRAM00/data_out[3]_i_90/O
                         net (fo=1, routed)           0.000    39.452    M1/WARIO/BRAM00/data_out[3]_i_90_n_0
    SLICE_X14Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    39.661 r  M1/WARIO/BRAM00/data_out_reg[3]_i_31/O
                         net (fo=1, routed)           1.277    40.938    M1/WARIO/BRAM00/data_out_reg[3]_i_31_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I5_O)        0.297    41.235 r  M1/WARIO/BRAM00/data_out[3]_i_9/O
                         net (fo=1, routed)           0.344    41.579    M1/WARIO/BRAM00/data_out[3]_i_9_n_0
    SLICE_X23Y140        LUT5 (Prop_lut5_I4_O)        0.124    41.703 r  M1/WARIO/BRAM00/data_out[3]_i_3/O
                         net (fo=1, routed)           0.594    42.297    M1/WARIO/BRAM00/data_out[3]_i_3_n_0
    SLICE_X23Y143        LUT5 (Prop_lut5_I2_O)        0.124    42.421 r  M1/WARIO/BRAM00/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    42.421    M1/WARIO/BRAM00/data_out[3]_i_1_n_0
    SLICE_X23Y143        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.613    41.616    M1/WARIO/BRAM00/clk_out1
    SLICE_X23Y143        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/C
                         clock pessimism              0.015    41.631    
                         clock uncertainty           -0.095    41.537    
    SLICE_X23Y143        FDRE (Setup_fdre_C_D)        0.029    41.566    M1/WARIO/BRAM00/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.566    
                         arrival time                         -42.420    
  -------------------------------------------------------------------
                         slack                                 -0.855    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.634ns  (logic 19.175ns (47.190%)  route 21.459ns (52.810%))
  Logic Levels:           53  (CARRY4=27 DSP48E1=1 LUT1=3 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.726     1.728    V1/clk_out1
    SLICE_X39Y117        FDRE                                         r  V1/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     2.184 f  V1/vcounter_reg[0]/Q
                         net (fo=124, routed)         0.543     2.727    V1/Q[0]
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  V1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.851    M1/WARIO/S[0]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.098 f  M1/WARIO/_inferred__0/i__carry/O[0]
                         net (fo=17, routed)          0.470     3.568    M1/WARIO/_inferred__0/i__carry_n_7
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.299     3.867 r  M1/WARIO/i__carry_i_9__0/O
                         net (fo=1, routed)           0.540     4.407    M1/WARIO/i__carry_i_9__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.987 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.209 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     5.835    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     6.134 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     6.873    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     7.506    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.630    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.031 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.145    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     8.974    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     9.276 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     9.968    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.092 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647    10.738    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.862    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.263 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.263    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.597 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    12.225    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.528 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    12.528    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.929 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.929    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    13.746    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    14.052 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    14.614    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.140 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.140    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.254 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    16.332    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    16.456 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    16.906    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.562 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.562    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.676 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.676    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.790    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.124 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    18.670    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    18.973 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    19.462    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.847 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.847    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.118 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    20.463    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    20.836 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    21.009    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    22.199    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    26.040 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    27.434    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    27.584 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    28.413    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    28.739 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    28.739    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.271 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.271    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.394    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.728 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    30.360    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.195 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.195    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.417 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    31.974    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    32.273 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    32.273    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.671 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.671    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.005 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    33.491    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    33.794 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    33.794    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.195 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.195    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.423 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.410    35.832    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X10Y139        LUT3 (Prop_lut3_I1_O)        0.313    36.145 r  M1/WARIO/BRAM00/data_out[8]_i_177/O
                         net (fo=109, routed)         1.747    37.892    M1/WARIO/BRAM00/data_out[8]_i_177_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I1_O)        0.124    38.016 r  M1/WARIO/BRAM00/data_out[2]_i_80/O
                         net (fo=3, routed)           1.107    39.124    M1/WARIO/BRAM00/data_out[2]_i_80_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I0_O)        0.124    39.248 r  M1/WARIO/BRAM00/data_out[1]_i_46/O
                         net (fo=1, routed)           0.000    39.248    M1/WARIO/BRAM00/data_out[1]_i_46_n_0
    SLICE_X12Y146        MUXF7 (Prop_muxf7_I1_O)      0.214    39.462 r  M1/WARIO/BRAM00/data_out_reg[1]_i_16/O
                         net (fo=1, routed)           0.832    40.294    M1/WARIO/BRAM00/data_out_reg[1]_i_16_n_0
    SLICE_X19Y143        LUT6 (Prop_lut6_I5_O)        0.297    40.591 r  M1/WARIO/BRAM00/data_out[1]_i_5/O
                         net (fo=1, routed)           0.000    40.591    M1/WARIO/BRAM00/data_out[1]_i_5_n_0
    SLICE_X19Y143        MUXF7 (Prop_muxf7_I0_O)      0.212    40.803 r  M1/WARIO/BRAM00/data_out_reg[1]_i_2/O
                         net (fo=1, routed)           1.261    42.063    M1/WARIO/BRAM00/data_out_reg[1]_i_2_n_0
    SLICE_X26Y135        LUT5 (Prop_lut5_I0_O)        0.299    42.362 r  M1/WARIO/BRAM00/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    42.362    M1/WARIO/BRAM00/data_out[1]_i_1_n_0
    SLICE_X26Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.607    41.610    M1/WARIO/BRAM00/clk_out1
    SLICE_X26Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[1]/C
                         clock pessimism              0.015    41.625    
                         clock uncertainty           -0.095    41.531    
    SLICE_X26Y135        FDRE (Setup_fdre_C_D)        0.029    41.560    M1/WARIO/BRAM00/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.560    
                         arrival time                         -42.362    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.802ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.674ns  (logic 18.861ns (46.371%)  route 21.813ns (53.629%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=1 LUT1=3 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 41.616 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.726     1.728    V1/clk_out1
    SLICE_X39Y117        FDRE                                         r  V1/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     2.184 f  V1/vcounter_reg[0]/Q
                         net (fo=124, routed)         0.543     2.727    V1/Q[0]
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  V1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.851    M1/WARIO/S[0]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.098 f  M1/WARIO/_inferred__0/i__carry/O[0]
                         net (fo=17, routed)          0.470     3.568    M1/WARIO/_inferred__0/i__carry_n_7
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.299     3.867 r  M1/WARIO/i__carry_i_9__0/O
                         net (fo=1, routed)           0.540     4.407    M1/WARIO/i__carry_i_9__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.987 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.209 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     5.835    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     6.134 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     6.873    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     7.506    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.630    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.031 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.145    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     8.974    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     9.276 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     9.968    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.092 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647    10.738    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.862    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.263 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.263    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.597 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    12.225    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.528 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    12.528    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.929 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.929    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    13.746    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    14.052 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    14.614    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.140 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.140    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.254 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    16.332    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    16.456 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    16.906    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.562 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.562    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.676 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.676    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.790    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.124 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    18.670    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    18.973 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    19.462    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.847 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.847    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.118 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    20.463    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    20.836 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    21.009    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    22.199    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    26.040 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    27.434    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    27.584 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    28.413    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    28.739 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    28.739    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.271 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.271    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.394    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.728 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    30.360    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.195 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.195    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.417 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    31.974    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    32.273 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    32.273    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.671 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.671    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.005 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    33.491    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    33.794 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    33.794    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.195 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.195    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.423 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.270    35.693    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I1_O)        0.313    36.006 r  M1/WARIO/BRAM00/g10_b6__2_i_2/O
                         net (fo=120, routed)         1.475    37.481    M1/WARIO/BRAM00/g10_b6__2_i_2_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I3_O)        0.124    37.605 r  M1/WARIO/BRAM00/g13_b6__2/O
                         net (fo=2, routed)           0.867    38.472    M1/WARIO/BRAM00/g13_b6__2_n_0
    SLICE_X12Y123        LUT5 (Prop_lut5_I2_O)        0.124    38.596 r  M1/WARIO/BRAM00/data_out[0]_i_98/O
                         net (fo=1, routed)           0.808    39.404    M1/WARIO/BRAM00/data_out[0]_i_98_n_0
    SLICE_X12Y124        LUT5 (Prop_lut5_I0_O)        0.124    39.528 r  M1/WARIO/BRAM00/data_out[0]_i_39/O
                         net (fo=1, routed)           1.048    40.576    M1/WARIO/BRAM00/data_out[0]_i_39_n_0
    SLICE_X14Y133        LUT5 (Prop_lut5_I2_O)        0.124    40.700 r  M1/WARIO/BRAM00/data_out[0]_i_15/O
                         net (fo=1, routed)           0.681    41.381    M1/WARIO/BRAM00/data_out[0]_i_15_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I5_O)        0.124    41.505 r  M1/WARIO/BRAM00/data_out[0]_i_5/O
                         net (fo=1, routed)           0.562    42.066    M1/WARIO/BRAM00/data_out[0]_i_5_n_0
    SLICE_X22Y143        LUT6 (Prop_lut6_I1_O)        0.124    42.190 r  M1/WARIO/BRAM00/data_out[0]_i_2/O
                         net (fo=1, routed)           0.000    42.190    M1/WARIO/BRAM00/data_out[0]_i_2_n_0
    SLICE_X22Y143        MUXF7 (Prop_muxf7_I0_O)      0.212    42.402 r  M1/WARIO/BRAM00/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    42.402    M1/WARIO/BRAM00/data_out_reg[0]_i_1_n_0
    SLICE_X22Y143        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.613    41.616    M1/WARIO/BRAM00/clk_out1
    SLICE_X22Y143        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/C
                         clock pessimism              0.015    41.631    
                         clock uncertainty           -0.095    41.537    
    SLICE_X22Y143        FDRE (Setup_fdre_C_D)        0.064    41.601    M1/WARIO/BRAM00/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.601    
                         arrival time                         -42.402    
  -------------------------------------------------------------------
                         slack                                 -0.802    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.569ns  (logic 18.773ns (46.274%)  route 21.796ns (53.726%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=1 LUT1=3 LUT2=3 LUT3=4 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 41.613 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.726     1.728    V1/clk_out1
    SLICE_X39Y117        FDRE                                         r  V1/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     2.184 f  V1/vcounter_reg[0]/Q
                         net (fo=124, routed)         0.543     2.727    V1/Q[0]
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  V1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.851    M1/WARIO/S[0]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.098 f  M1/WARIO/_inferred__0/i__carry/O[0]
                         net (fo=17, routed)          0.470     3.568    M1/WARIO/_inferred__0/i__carry_n_7
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.299     3.867 r  M1/WARIO/i__carry_i_9__0/O
                         net (fo=1, routed)           0.540     4.407    M1/WARIO/i__carry_i_9__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.987 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.209 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     5.835    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     6.134 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     6.873    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     7.506    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.630    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.031 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.145    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     8.974    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     9.276 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     9.968    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.092 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647    10.738    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.862    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.263 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.263    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.597 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    12.225    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.528 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    12.528    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.929 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.929    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    13.746    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    14.052 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    14.614    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.140 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.140    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.254 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    16.332    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    16.456 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    16.906    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.562 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.562    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.676 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.676    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.790    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.124 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    18.670    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    18.973 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    19.462    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.847 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.847    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.118 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    20.463    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    20.836 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    21.009    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    22.199    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    26.040 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    27.434    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    27.584 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    28.413    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    28.739 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    28.739    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.271 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.271    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.394    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.728 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    30.360    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.195 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.195    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.417 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    31.974    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    32.273 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    32.273    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.671 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.671    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.005 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    33.491    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    33.794 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    33.794    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.195 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.195    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.423 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.411    35.833    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X22Y139        LUT3 (Prop_lut3_I1_O)        0.313    36.146 f  M1/WARIO/BRAM00/data_out[5]_i_242/O
                         net (fo=102, routed)         1.436    37.582    M1/WARIO/BRAM00/data_out[5]_i_242_n_0
    SLICE_X35Y145        LUT5 (Prop_lut5_I4_O)        0.124    37.706 r  M1/WARIO/BRAM00/data_out[5]_i_247/O
                         net (fo=3, routed)           0.915    38.621    M1/WARIO/BRAM00/data_out[5]_i_247_n_0
    SLICE_X28Y145        LUT6 (Prop_lut6_I1_O)        0.124    38.745 r  M1/WARIO/BRAM00/data_out[5]_i_183/O
                         net (fo=1, routed)           0.499    39.244    M1/WARIO/BRAM00/data_out[5]_i_183_n_0
    SLICE_X27Y145        LUT6 (Prop_lut6_I5_O)        0.124    39.368 r  M1/WARIO/BRAM00/data_out[5]_i_92/O
                         net (fo=1, routed)           0.491    39.859    M1/WARIO/BRAM00/data_out[5]_i_92_n_0
    SLICE_X25Y144        LUT3 (Prop_lut3_I1_O)        0.124    39.983 r  M1/WARIO/BRAM00/data_out[5]_i_38/O
                         net (fo=1, routed)           0.600    40.583    M1/WARIO/BRAM00/data_out[5]_i_38_n_0
    SLICE_X21Y141        LUT6 (Prop_lut6_I5_O)        0.124    40.707 r  M1/WARIO/BRAM00/data_out[5]_i_12/O
                         net (fo=1, routed)           0.768    41.475    M1/WARIO/BRAM00/data_out[5]_i_12_n_0
    SLICE_X13Y135        LUT5 (Prop_lut5_I2_O)        0.124    41.599 r  M1/WARIO/BRAM00/data_out[5]_i_4/O
                         net (fo=1, routed)           0.575    42.174    M1/WARIO/BRAM00/data_out[5]_i_4_n_0
    SLICE_X13Y135        LUT5 (Prop_lut5_I4_O)        0.124    42.298 r  M1/WARIO/BRAM00/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    42.298    M1/WARIO/BRAM00/data_out[5]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.610    41.613    M1/WARIO/BRAM00/clk_out1
    SLICE_X13Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/C
                         clock pessimism              0.015    41.628    
                         clock uncertainty           -0.095    41.534    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)        0.029    41.563    M1/WARIO/BRAM00/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         41.563    
                         arrival time                         -42.298    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.710ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.547ns  (logic 19.041ns (46.961%)  route 21.506ns (53.039%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=1 LUT1=3 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 41.614 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.726     1.728    V1/clk_out1
    SLICE_X39Y117        FDRE                                         r  V1/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     2.184 f  V1/vcounter_reg[0]/Q
                         net (fo=124, routed)         0.543     2.727    V1/Q[0]
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  V1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.851    M1/WARIO/S[0]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.098 f  M1/WARIO/_inferred__0/i__carry/O[0]
                         net (fo=17, routed)          0.470     3.568    M1/WARIO/_inferred__0/i__carry_n_7
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.299     3.867 r  M1/WARIO/i__carry_i_9__0/O
                         net (fo=1, routed)           0.540     4.407    M1/WARIO/i__carry_i_9__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.987 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.209 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     5.835    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     6.134 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     6.873    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     7.506    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.630    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.031 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.145    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     8.974    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     9.276 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     9.968    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.092 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647    10.738    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.862    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.263 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.263    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.597 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    12.225    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.528 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    12.528    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.929 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.929    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    13.746    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    14.052 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    14.614    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.140 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.140    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.254 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    16.332    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    16.456 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    16.906    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.562 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.562    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.676 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.676    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.790    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.124 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    18.670    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    18.973 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    19.462    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.847 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.847    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.118 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    20.463    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    20.836 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    21.009    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    22.199    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    26.040 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    27.434    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    27.584 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    28.413    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    28.739 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    28.739    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.271 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.271    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.394    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.728 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    30.360    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.195 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.195    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.417 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    31.974    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    32.273 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    32.273    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.671 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.671    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.005 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    33.491    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    33.794 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    33.794    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.195 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.195    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.423 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.310    35.732    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X32Y128        LUT3 (Prop_lut3_I1_O)        0.313    36.045 r  M1/WARIO/BRAM00/g16_b2__2_i_4/O
                         net (fo=91, routed)          1.274    37.319    M1/WARIO/BRAM00/g16_b2__2_i_4_n_0
    SLICE_X40Y127        LUT6 (Prop_lut6_I5_O)        0.124    37.443 r  M1/WARIO/BRAM00/g26_b7__3/O
                         net (fo=1, routed)           0.674    38.117    M1/WARIO/BRAM00/g26_b7__3_n_0
    SLICE_X40Y127        LUT6 (Prop_lut6_I1_O)        0.124    38.241 r  M1/WARIO/BRAM00/data_out[7]_i_138/O
                         net (fo=1, routed)           1.319    39.561    M1/WARIO/BRAM00/data_out[7]_i_138_n_0
    SLICE_X26Y126        LUT6 (Prop_lut6_I1_O)        0.124    39.685 r  M1/WARIO/BRAM00/data_out[7]_i_65/O
                         net (fo=1, routed)           0.000    39.685    M1/WARIO/BRAM00/data_out[7]_i_65_n_0
    SLICE_X26Y126        MUXF7 (Prop_muxf7_I1_O)      0.217    39.902 r  M1/WARIO/BRAM00/data_out_reg[7]_i_24/O
                         net (fo=1, routed)           0.655    40.557    M1/WARIO/BRAM00/data_out_reg[7]_i_24_n_0
    SLICE_X22Y133        LUT6 (Prop_lut6_I1_O)        0.299    40.856 r  M1/WARIO/BRAM00/data_out[7]_i_9/O
                         net (fo=1, routed)           0.808    41.664    M1/WARIO/BRAM00/data_out[7]_i_9_n_0
    SLICE_X23Y139        LUT5 (Prop_lut5_I4_O)        0.124    41.788 r  M1/WARIO/BRAM00/data_out[7]_i_3/O
                         net (fo=1, routed)           0.363    42.151    M1/WARIO/BRAM00/data_out[7]_i_3_n_0
    SLICE_X23Y139        LUT5 (Prop_lut5_I2_O)        0.124    42.275 r  M1/WARIO/BRAM00/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    42.275    M1/WARIO/BRAM00/data_out[7]_i_1_n_0
    SLICE_X23Y139        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.611    41.614    M1/WARIO/BRAM00/clk_out1
    SLICE_X23Y139        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/C
                         clock pessimism              0.015    41.629    
                         clock uncertainty           -0.095    41.535    
    SLICE_X23Y139        FDRE (Setup_fdre_C_D)        0.031    41.566    M1/WARIO/BRAM00/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         41.566    
                         arrival time                         -42.275    
  -------------------------------------------------------------------
                         slack                                 -0.710    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.561ns  (logic 19.129ns (47.161%)  route 21.432ns (52.839%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=1 LUT1=3 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 41.614 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.726     1.728    V1/clk_out1
    SLICE_X39Y117        FDRE                                         r  V1/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     2.184 f  V1/vcounter_reg[0]/Q
                         net (fo=124, routed)         0.543     2.727    V1/Q[0]
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  V1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.851    M1/WARIO/S[0]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.098 f  M1/WARIO/_inferred__0/i__carry/O[0]
                         net (fo=17, routed)          0.470     3.568    M1/WARIO/_inferred__0/i__carry_n_7
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.299     3.867 r  M1/WARIO/i__carry_i_9__0/O
                         net (fo=1, routed)           0.540     4.407    M1/WARIO/i__carry_i_9__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.987 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.209 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     5.835    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     6.134 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     6.873    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     7.506    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.630    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.031 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.145    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     8.974    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     9.276 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     9.968    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.092 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647    10.738    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.862    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.263 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.263    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.597 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    12.225    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.528 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    12.528    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.929 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.929    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    13.746    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    14.052 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    14.614    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.140 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.140    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.254 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    16.332    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    16.456 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    16.906    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.562 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.562    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.676 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.676    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.790    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.124 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    18.670    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    18.973 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    19.462    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.847 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.847    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.118 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    20.463    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    20.836 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    21.009    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    22.199    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    26.040 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    27.434    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    27.584 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    28.413    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    28.739 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    28.739    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.271 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.271    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.394    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.728 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    30.360    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.195 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.195    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.417 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    31.974    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    32.273 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    32.273    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.671 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.671    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.005 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    33.491    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    33.794 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    33.794    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.195 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.195    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.423 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.183    35.606    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X13Y128        LUT3 (Prop_lut3_I1_O)        0.313    35.919 r  M1/WARIO/BRAM00/g4_b10__1_i_2/O
                         net (fo=120, routed)         1.139    37.058    M1/WARIO/BRAM00/g4_b10__1_i_2_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I3_O)        0.124    37.182 r  M1/WARIO/BRAM00/g35_b7__1/O
                         net (fo=2, routed)           0.967    38.150    M1/WARIO/BRAM00/g35_b7__1_n_0
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.124    38.274 r  M1/WARIO/BRAM00/data_out[7]_i_178/O
                         net (fo=1, routed)           1.277    39.551    M1/WARIO/BRAM00/data_out[7]_i_178_n_0
    SLICE_X16Y134        LUT5 (Prop_lut5_I3_O)        0.124    39.675 r  M1/WARIO/BRAM00/data_out[7]_i_81/O
                         net (fo=2, routed)           0.966    40.641    M1/WARIO/BRAM00/data_out[7]_i_81_n_0
    SLICE_X25Y141        LUT5 (Prop_lut5_I0_O)        0.124    40.765 r  M1/WARIO/BRAM00/data_out[2]_i_16/O
                         net (fo=1, routed)           0.000    40.765    M1/WARIO/BRAM00/data_out[2]_i_16_n_0
    SLICE_X25Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    40.982 r  M1/WARIO/BRAM00/data_out_reg[2]_i_6/O
                         net (fo=1, routed)           0.796    41.778    M1/WARIO/BRAM00/data_out_reg[2]_i_6_n_0
    SLICE_X26Y141        LUT6 (Prop_lut6_I3_O)        0.299    42.077 r  M1/WARIO/BRAM00/data_out[2]_i_2/O
                         net (fo=1, routed)           0.000    42.077    M1/WARIO/BRAM00/data_out[2]_i_2_n_0
    SLICE_X26Y141        MUXF7 (Prop_muxf7_I0_O)      0.212    42.289 r  M1/WARIO/BRAM00/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    42.289    M1/WARIO/BRAM00/data_out_reg[2]_i_1_n_0
    SLICE_X26Y141        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.611    41.614    M1/WARIO/BRAM00/clk_out1
    SLICE_X26Y141        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[2]/C
                         clock pessimism              0.015    41.629    
                         clock uncertainty           -0.095    41.535    
    SLICE_X26Y141        FDRE (Setup_fdre_C_D)        0.064    41.599    M1/WARIO/BRAM00/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.599    
                         arrival time                         -42.289    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.500ns  (logic 19.503ns (48.155%)  route 20.997ns (51.845%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=1 LUT1=3 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=11 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 41.608 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.726     1.728    V1/clk_out1
    SLICE_X39Y117        FDRE                                         r  V1/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     2.184 f  V1/vcounter_reg[0]/Q
                         net (fo=124, routed)         0.543     2.727    V1/Q[0]
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  V1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.851    M1/WARIO/S[0]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.098 f  M1/WARIO/_inferred__0/i__carry/O[0]
                         net (fo=17, routed)          0.470     3.568    M1/WARIO/_inferred__0/i__carry_n_7
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.299     3.867 r  M1/WARIO/i__carry_i_9__0/O
                         net (fo=1, routed)           0.540     4.407    M1/WARIO/i__carry_i_9__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.987 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.209 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     5.835    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     6.134 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     6.873    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     7.506    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.630    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.031 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.145    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     8.974    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     9.276 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     9.968    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.092 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647    10.738    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.862    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.263 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.263    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.597 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    12.225    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.528 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    12.528    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.929 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.929    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    13.746    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    14.052 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    14.614    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.140 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.140    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.254 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    16.332    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    16.456 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    16.906    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.562 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.562    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.676 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.676    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.790    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.124 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    18.670    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    18.973 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    19.462    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.847 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.847    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.118 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    20.463    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    20.836 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    21.009    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    22.199    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    26.040 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    27.434    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    27.584 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    28.413    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    28.739 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    28.739    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.271 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.271    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.394    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.728 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    30.360    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.195 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.195    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.417 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    31.974    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    32.273 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    32.273    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.671 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.671    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.005 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    33.491    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    33.794 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    33.794    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.195 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.195    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.423 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.411    35.833    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X22Y139        LUT3 (Prop_lut3_I1_O)        0.313    36.146 f  M1/WARIO/BRAM00/data_out[5]_i_242/O
                         net (fo=102, routed)         1.689    37.835    M1/WARIO/BRAM00/data_out[5]_i_242_n_0
    SLICE_X44Y136        LUT6 (Prop_lut6_I2_O)        0.124    37.959 r  M1/WARIO/BRAM00/data_out[9]_i_183/O
                         net (fo=1, routed)           1.136    39.095    M1/WARIO/BRAM00/data_out[9]_i_183_n_0
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.124    39.219 r  M1/WARIO/BRAM00/data_out[9]_i_162/O
                         net (fo=1, routed)           0.000    39.219    M1/WARIO/BRAM00/data_out[9]_i_162_n_0
    SLICE_X33Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    39.436 r  M1/WARIO/BRAM00/data_out_reg[9]_i_97/O
                         net (fo=1, routed)           0.000    39.436    M1/WARIO/BRAM00/data_out_reg[9]_i_97_n_0
    SLICE_X33Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    39.530 r  M1/WARIO/BRAM00/data_out_reg[9]_i_40/O
                         net (fo=1, routed)           1.018    40.548    M1/WARIO/BRAM00/data_out_reg[9]_i_40_n_0
    SLICE_X28Y133        LUT6 (Prop_lut6_I1_O)        0.316    40.864 r  M1/WARIO/BRAM00/data_out[9]_i_16/O
                         net (fo=1, routed)           0.000    40.864    M1/WARIO/BRAM00/data_out[9]_i_16_n_0
    SLICE_X28Y133        MUXF7 (Prop_muxf7_I0_O)      0.212    41.076 r  M1/WARIO/BRAM00/data_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.642    41.718    M1/WARIO/BRAM00/data_out_reg[9]_i_6_n_0
    SLICE_X28Y134        LUT6 (Prop_lut6_I3_O)        0.299    42.017 r  M1/WARIO/BRAM00/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    42.017    M1/WARIO/BRAM00/data_out[9]_i_2_n_0
    SLICE_X28Y134        MUXF7 (Prop_muxf7_I0_O)      0.212    42.229 r  M1/WARIO/BRAM00/data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    42.229    M1/WARIO/BRAM00/data_out_reg[9]_i_1_n_0
    SLICE_X28Y134        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.605    41.608    M1/WARIO/BRAM00/clk_out1
    SLICE_X28Y134        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/C
                         clock pessimism              0.015    41.623    
                         clock uncertainty           -0.095    41.529    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.064    41.593    M1/WARIO/BRAM00/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.593    
                         arrival time                         -42.229    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.397ns  (logic 19.503ns (48.278%)  route 20.894ns (51.722%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=1 LUT1=3 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=11 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 41.614 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.726     1.728    V1/clk_out1
    SLICE_X39Y117        FDRE                                         r  V1/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.456     2.184 f  V1/vcounter_reg[0]/Q
                         net (fo=124, routed)         0.543     2.727    V1/Q[0]
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.124     2.851 r  V1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.851    M1/WARIO/S[0]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.098 f  M1/WARIO/_inferred__0/i__carry/O[0]
                         net (fo=17, routed)          0.470     3.568    M1/WARIO/_inferred__0/i__carry_n_7
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.299     3.867 r  M1/WARIO/i__carry_i_9__0/O
                         net (fo=1, routed)           0.540     4.407    M1/WARIO/i__carry_i_9__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.987 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.209 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     5.835    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     6.134 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     6.873    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     7.506    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.630    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.031 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.145    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     8.974    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     9.276 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     9.968    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124    10.092 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647    10.738    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.862    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.263 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.263    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.597 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    12.225    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.528 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    12.528    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.929 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.929    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    13.746    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    14.052 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    14.614    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.140 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.140    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.254 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    16.332    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    16.456 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    16.906    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.562 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.562    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.676 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.676    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.790    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.124 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    18.670    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    18.973 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    19.462    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.847 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.847    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.118 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    20.463    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    20.836 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    21.009    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    22.199    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    26.040 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    27.434    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    27.584 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    28.413    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    28.739 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    28.739    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.271 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.271    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.394    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.728 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    30.360    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.195 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.195    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.417 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    31.974    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    32.273 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    32.273    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.671 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.671    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.005 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    33.491    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    33.794 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    33.794    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.195 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.195    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.423 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.411    35.833    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X22Y139        LUT3 (Prop_lut3_I1_O)        0.313    36.146 r  M1/WARIO/BRAM00/data_out[5]_i_242/O
                         net (fo=102, routed)         1.902    38.049    M1/WARIO/BRAM00/data_out[5]_i_242_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I0_O)        0.124    38.173 r  M1/WARIO/BRAM00/data_out[11]_i_284/O
                         net (fo=3, routed)           0.769    38.942    M1/WARIO/BRAM00/data_out[11]_i_284_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I5_O)        0.124    39.066 r  M1/WARIO/BRAM00/data_out[8]_i_251/O
                         net (fo=1, routed)           0.000    39.066    M1/WARIO/BRAM00/data_out[8]_i_251_n_0
    SLICE_X29Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    39.283 r  M1/WARIO/BRAM00/data_out_reg[8]_i_124/O
                         net (fo=1, routed)           0.000    39.283    M1/WARIO/BRAM00/data_out_reg[8]_i_124_n_0
    SLICE_X29Y139        MUXF8 (Prop_muxf8_I1_O)      0.094    39.377 r  M1/WARIO/BRAM00/data_out_reg[8]_i_47/O
                         net (fo=1, routed)           0.878    40.254    M1/WARIO/BRAM00/data_out_reg[8]_i_47_n_0
    SLICE_X23Y140        LUT6 (Prop_lut6_I1_O)        0.316    40.570 r  M1/WARIO/BRAM00/data_out[8]_i_17/O
                         net (fo=1, routed)           0.000    40.570    M1/WARIO/BRAM00/data_out[8]_i_17_n_0
    SLICE_X23Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    40.782 r  M1/WARIO/BRAM00/data_out_reg[8]_i_6/O
                         net (fo=1, routed)           0.832    41.615    M1/WARIO/BRAM00/data_out_reg[8]_i_6_n_0
    SLICE_X23Y139        LUT6 (Prop_lut6_I3_O)        0.299    41.914 r  M1/WARIO/BRAM00/data_out[8]_i_2/O
                         net (fo=1, routed)           0.000    41.914    M1/WARIO/BRAM00/data_out[8]_i_2_n_0
    SLICE_X23Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    42.126 r  M1/WARIO/BRAM00/data_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    42.126    M1/WARIO/BRAM00/data_out_reg[8]_i_1_n_0
    SLICE_X23Y139        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.611    41.614    M1/WARIO/BRAM00/clk_out1
    SLICE_X23Y139        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/C
                         clock pessimism              0.015    41.629    
                         clock uncertainty           -0.095    41.535    
    SLICE_X23Y139        FDRE (Setup_fdre_C_D)        0.064    41.599    M1/WARIO/BRAM00/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         41.599    
                         arrival time                         -42.126    
  -------------------------------------------------------------------
                         slack                                 -0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 H1/inst/encg/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.580     0.582    H1/inst/encg/pix_clk
    SLICE_X7Y25          FDRE                                         r  H1/inst/encg/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  H1/inst/encg/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.076     0.799    H1/inst/encg/p_0_in0_in
    SLICE_X6Y25          LUT3 (Prop_lut3_I2_O)        0.045     0.844 r  H1/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.844    H1/inst/encg/q_m_6
    SLICE_X6Y25          FDRE                                         r  H1/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.848     0.850    H1/inst/encg/pix_clk
    SLICE_X6Y25          FDRE                                         r  H1/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.121     0.716    H1/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 H1/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encb/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.772%)  route 0.081ns (30.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.586     0.588    H1/inst/encb/pix_clk
    SLICE_X5Y18          FDRE                                         r  H1/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  H1/inst/encb/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.081     0.809    H1/inst/encb/p_0_in1_in
    SLICE_X4Y18          LUT3 (Prop_lut3_I2_O)        0.045     0.854 r  H1/inst/encb/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.854    H1/inst/encb/q_m_reg[5]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  H1/inst/encb/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.855     0.857    H1/inst/encb/pix_clk
    SLICE_X4Y18          FDRE                                         r  H1/inst/encb/q_m_reg_reg[5]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.092     0.693    H1/inst/encb/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 M1/CHAIN/BALLBRAM1/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/pix_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.499%)  route 0.288ns (55.501%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.552     0.554    M1/CHAIN/BALLBRAM1/clk_out1
    SLICE_X36Y79         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  M1/CHAIN/BALLBRAM1/data_out_reg[1]/Q
                         net (fo=1, routed)           0.153     0.848    M1/CHAIN/BRAM6/pix_reg[10][1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.045     0.893 f  M1/CHAIN/BRAM6/pix[1]_i_2/O
                         net (fo=1, routed)           0.135     1.028    M1/CHAIN/BRAM6/pix[1]_i_2_n_0
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.073 r  M1/CHAIN/BRAM6/pix[1]_i_1/O
                         net (fo=1, routed)           0.000     1.073    M1/CHAIN/BRAM6_n_57
    SLICE_X35Y79         FDPE                                         r  M1/CHAIN/pix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.817     0.819    M1/CHAIN/clk_out1
    SLICE_X35Y79         FDPE                                         r  M1/CHAIN/pix_reg[1]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X35Y79         FDPE (Hold_fdpe_C_D)         0.091     0.905    M1/CHAIN/pix_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 M1/CHAIN/BRAM7/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/pix_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.254ns (45.092%)  route 0.309ns (54.908%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551     0.553    M1/CHAIN/BRAM7/clk_out1
    SLICE_X38Y78         FDRE                                         r  M1/CHAIN/BRAM7/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  M1/CHAIN/BRAM7/data_out_reg[11]/Q
                         net (fo=4, routed)           0.253     0.970    M1/CHAIN/BALLBRAM1/pix[15]_i_2_0[0]
    SLICE_X34Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.015 r  M1/CHAIN/BALLBRAM1/pix[11]_i_4/O
                         net (fo=1, routed)           0.056     1.071    M1/CHAIN/BRAM2/pix_reg[11]_3
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.045     1.116 r  M1/CHAIN/BRAM2/pix[11]_i_1/O
                         net (fo=1, routed)           0.000     1.116    M1/CHAIN/BRAM2_n_45
    SLICE_X34Y78         FDPE                                         r  M1/CHAIN/pix_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.817     0.818    M1/CHAIN/clk_out1
    SLICE_X34Y78         FDPE                                         r  M1/CHAIN/pix_reg[11]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X34Y78         FDPE (Hold_fdpe_C_D)         0.120     0.933    M1/CHAIN/pix_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 M1/hit_counter_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.335%)  route 0.275ns (59.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.644     0.646    M1/clk_out1
    SLICE_X41Y102        FDCE                                         r  M1/hit_counter_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.141     0.787 f  M1/hit_counter_signal_reg[1]/Q
                         net (fo=9, routed)           0.275     1.062    M1/hit_counter[1]
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.107 r  M1/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.107    M1/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X43Y99         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832     0.833    M1/clk_out1
    SLICE_X43Y99         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X43Y99         FDCE (Hold_fdce_C_D)         0.091     0.920    M1/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 H1/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encg/q_m_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.292%)  route 0.147ns (43.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.580     0.582    H1/inst/encg/pix_clk
    SLICE_X7Y25          FDRE                                         r  H1/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  H1/inst/encg/n1d_reg[2]/Q
                         net (fo=14, routed)          0.147     0.869    H1/inst/encg/q_m_reg[7]_i_2__0_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I1_O)        0.048     0.917 r  H1/inst/encg/q_m_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.917    H1/inst/encg/q_m_reg[7]_i_1__0_n_0
    SLICE_X6Y25          FDRE                                         r  H1/inst/encg/q_m_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.848     0.850    H1/inst/encg/pix_clk
    SLICE_X6Y25          FDRE                                         r  H1/inst/encg/q_m_reg_reg[7]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.133     0.728    H1/inst/encg/q_m_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 H1/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.765%)  route 0.131ns (41.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.580     0.582    H1/inst/encg/pix_clk
    SLICE_X7Y25          FDRE                                         r  H1/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  H1/inst/encg/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.131     0.853    H1/inst/encg/p_0_in1_in
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.045     0.898 r  H1/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.898    H1/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X5Y25          FDRE                                         r  H1/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.848     0.850    H1/inst/encg/pix_clk
    SLICE_X5Y25          FDRE                                         r  H1/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.091     0.686    H1/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 H1/inst/encr/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encr/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.386%)  route 0.162ns (46.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.585     0.587    H1/inst/encr/pix_clk
    SLICE_X7Y30          FDRE                                         r  H1/inst/encr/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  H1/inst/encr/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.162     0.890    H1/inst/encr/p_0_in1_in
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.045     0.935 r  H1/inst/encr/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.935    H1/inst/encr/q_m_6
    SLICE_X6Y30          FDRE                                         r  H1/inst/encr/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.854     0.856    H1/inst/encr/pix_clk
    SLICE_X6Y30          FDRE                                         r  H1/inst/encr/q_m_reg_reg[6]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121     0.721    H1/inst/encr/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 M1/punch_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.562     0.564    M1/clk_out1
    SLICE_X43Y99         FDCE                                         r  M1/punch_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDCE (Prop_fdce_C_Q)         0.128     0.692 f  M1/punch_active_reg/Q
                         net (fo=3, routed)           0.082     0.774    M1/punch_active_reg_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.099     0.873 r  M1/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.873    M1/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X43Y99         FDCE                                         r  M1/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832     0.833    M1/clk_out1
    SLICE_X43Y99         FDCE                                         r  M1/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X43Y99         FDCE (Hold_fdce_C_D)         0.092     0.656    M1/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 H1/inst/encb/vde_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.587     0.589    H1/inst/encb/pix_clk
    SLICE_X1Y19          FDRE                                         r  H1/inst/encb/vde_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.730 f  H1/inst/encb/vde_reg_reg/Q
                         net (fo=47, routed)          0.143     0.872    H1/inst/encb/vde_reg
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.045     0.917 r  H1/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.917    H1/inst/encb/dout[6]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  H1/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.857     0.859    H1/inst/encb/pix_clk
    SLICE_X0Y18          FDCE                                         r  H1/inst/encb/dout_reg[6]/C
                         clock pessimism             -0.255     0.604    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.092     0.696    H1/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { C1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y8      G1/CHAR_LOOP[0].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y8      G1/CHAR_LOOP[0].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y0      G1/CHAR_LOOP[10].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y0      G1/CHAR_LOOP[10].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y6      G1/CHAR_LOOP[11].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y6      G1/CHAR_LOOP[11].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y7      G1/CHAR_LOOP[12].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y7      G1/CHAR_LOOP[12].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y20     G1/CHAR_LOOP[13].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y20     G1/CHAR_LOOP[13].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      H1/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      H1/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      H1/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      H1/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      H1/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      H1/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      H1/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      H1/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y47     H1/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { C1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    C1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y16     H1/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y15     H1/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     H1/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     H1/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     H1/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     H1/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y26     H1/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y25     H1/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    C1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1172 Endpoints
Min Delay          1172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.225ns  (logic 1.375ns (9.666%)  route 12.850ns (90.334%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE                         0.000     0.000 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=120, routed)         9.647    10.165    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.289 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[2]_i_25/O
                         net (fo=1, routed)           0.000    10.289    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[2]_i_25_n_0
    SLICE_X47Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    10.506 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[2]_i_11/O
                         net (fo=1, routed)           3.203    13.709    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[2]_i_11_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.299    14.008 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[2]_i_3/O
                         net (fo=1, routed)           0.000    14.008    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[2]_i_3_n_0
    SLICE_X39Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.225 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.225    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[63]_0[2]
    SLICE_X39Y75         FDRE                                         r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.944ns  (logic 1.375ns (9.861%)  route 12.569ns (90.139%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE                         0.000     0.000 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=120, routed)         9.018     9.536    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[0]_i_25/O
                         net (fo=1, routed)           0.000     9.660    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[0]_i_25_n_0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.877 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]_i_11/O
                         net (fo=1, routed)           3.551    13.428    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]_i_11_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.299    13.727 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[0]_i_3/O
                         net (fo=1, routed)           0.000    13.727    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[0]_i_3_n_0
    SLICE_X44Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.944 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.944    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[63]_0[0]
    SLICE_X44Y76         FDRE                                         r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.380ns  (logic 1.375ns (10.277%)  route 12.005ns (89.723%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE                         0.000     0.000 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=120, routed)         8.840     9.358    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.482 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[1]_i_25/O
                         net (fo=1, routed)           0.000     9.482    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[1]_i_25_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.699 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[1]_i_11/O
                         net (fo=1, routed)           3.164    12.864    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[1]_i_11_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I5_O)        0.299    13.163 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[1]_i_3/O
                         net (fo=1, routed)           0.000    13.163    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[1]_i_3_n_0
    SLICE_X36Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.380 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.380    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[63]_0[1]
    SLICE_X36Y76         FDRE                                         r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.351ns  (logic 1.372ns (10.276%)  route 11.979ns (89.724%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE                         0.000     0.000 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=120, routed)         8.681     9.199    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[3]_i_25/O
                         net (fo=1, routed)           0.000     9.323    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[3]_i_25_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     9.540 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[3]_i_11/O
                         net (fo=1, routed)           3.298    12.838    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[3]_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[3]_i_3/O
                         net (fo=1, routed)           0.000    13.137    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[3]_i_3_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    13.351 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.351    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[63]_0[3]
    SLICE_X38Y76         FDRE                                         r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.275ns  (logic 1.402ns (10.561%)  route 11.873ns (89.439%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE                         0.000     0.000 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=120, routed)         9.412     9.930    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.054 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[4]_i_25/O
                         net (fo=1, routed)           0.000    10.054    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[4]_i_25_n_0
    SLICE_X47Y10         MUXF7 (Prop_muxf7_I1_O)      0.245    10.299 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[4]_i_11/O
                         net (fo=1, routed)           2.461    12.760    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[4]_i_11_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.298    13.058 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[4]_i_3/O
                         net (fo=1, routed)           0.000    13.058    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[4]_i_3_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.275 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.275    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[63]_0[4]
    SLICE_X43Y76         FDRE                                         r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.045ns  (logic 1.405ns (10.770%)  route 11.640ns (89.230%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE                         0.000     0.000 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=120, routed)         8.504     9.022    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.146 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[5]_i_25/O
                         net (fo=1, routed)           0.000     9.146    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[5]_i_25_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.363 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[5]_i_11/O
                         net (fo=1, routed)           3.136    12.499    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[5]_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.299    12.798 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[5]_i_3/O
                         net (fo=1, routed)           0.000    12.798    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[5]_i_3_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.247    13.045 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.045    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[63]_0[5]
    SLICE_X38Y76         FDRE                                         r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.516ns  (logic 1.432ns (11.441%)  route 11.084ns (88.559%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE                         0.000     0.000 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=120, routed)         9.000     9.518    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.642 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[6]_i_25/O
                         net (fo=1, routed)           0.000     9.642    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[6]_i_25_n_0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     9.887 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[6]_i_11/O
                         net (fo=1, routed)           2.085    11.971    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[6]_i_11_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I5_O)        0.298    12.269 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[6]_i_3/O
                         net (fo=1, routed)           0.000    12.269    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[6]_i_3_n_0
    SLICE_X38Y75         MUXF7 (Prop_muxf7_I1_O)      0.247    12.516 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.516    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[63]_0[6]
    SLICE_X38Y75         FDRE                                         r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.248ns  (logic 1.430ns (11.675%)  route 10.818ns (88.325%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE                         0.000     0.000 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=120, routed)         8.714     9.232    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[7]_i_25/O
                         net (fo=1, routed)           0.000     9.356    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[7]_i_25_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     9.601 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[7]_i_11/O
                         net (fo=1, routed)           2.104    11.705    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[7]_i_11_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.298    12.003 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[7]_i_3/O
                         net (fo=1, routed)           0.000    12.003    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i[7]_i_3_n_0
    SLICE_X44Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    12.248 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.248    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[63]_0[7]
    SLICE_X44Y76         FDRE                                         r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/addr_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 0.642ns (5.683%)  route 10.654ns (94.316%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDCE                         0.000     0.000 r  A1/addr_reg[17]/C
    SLICE_X2Y122         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/addr_reg[17]/Q
                         net (fo=79, routed)          9.579    10.097    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[17]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.221 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.075    11.296    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/ena_array[39]
    RAMB36_X1Y1          RAMB36E1                                     r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/addr_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.294ns  (logic 0.642ns (5.684%)  route 10.652ns (94.316%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDCE                         0.000     0.000 r  A1/addr_reg[16]/C
    SLICE_X2Y122         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/addr_reg[16]/Q
                         net (fo=79, routed)          9.773    10.291    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.415 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__32/O
                         net (fo=1, routed)           0.879    11.294    A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/WARIO/frame_update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/WARIO/current_sprite_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE                         0.000     0.000 r  M1/WARIO/frame_update_reg/C
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M1/WARIO/frame_update_reg/Q
                         net (fo=2, routed)           0.097     0.238    M1/WARIO/frame_update
    SLICE_X37Y102        LUT5 (Prop_lut5_I0_O)        0.045     0.283 r  M1/WARIO/current_sprite[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.283    M1/WARIO/current_sprite[0]
    SLICE_X37Y102        FDCE                                         r  M1/WARIO/current_sprite_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/pwm_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.422%)  route 0.106ns (33.578%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE                         0.000     0.000 r  A1/pwm_counter_reg[0]/C
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  A1/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.106     0.270    A1/pwm_counter_reg[0]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.315 r  A1/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.315    A1/p_0_in[5]
    SLICE_X31Y77         FDCE                                         r  A1/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/super_move_delay_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/super_move_delay_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDCE                         0.000     0.000 r  M1/super_move_delay_reg[3]/C
    SLICE_X35Y103        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  M1/super_move_delay_reg[3]/Q
                         net (fo=4, routed)           0.096     0.224    M1/super_move_delay_reg_n_0_[3]
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.099     0.323 r  M1/super_move_delay[2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    M1/super_move_delay[2]
    SLICE_X35Y103        FDCE                                         r  M1/super_move_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/BG/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/BG/frame_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.776%)  route 0.142ns (43.224%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE                         0.000     0.000 r  M1/BG/frame_counter_reg[4]/C
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/BG/frame_counter_reg[4]/Q
                         net (fo=4, routed)           0.142     0.283    M1/BG/frame_counter[4]
    SLICE_X29Y98         LUT5 (Prop_lut5_I2_O)        0.045     0.328 r  M1/BG/frame_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    M1/BG/frame_counter[5]_i_1_n_0
    SLICE_X29Y98         FDCE                                         r  M1/BG/frame_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/chain_punch_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/CHAIN/current_sprite_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.596%)  route 0.143ns (43.404%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDCE                         0.000     0.000 r  M1/CHAIN/chain_punch_counter_reg[1]/C
    SLICE_X45Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/CHAIN/chain_punch_counter_reg[1]/Q
                         net (fo=4, routed)           0.143     0.284    M1/CHAIN/chain_punch_counter_reg_n_0_[1]
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.329 r  M1/CHAIN/current_sprite[1]_i_1/O
                         net (fo=1, routed)           0.000     0.329    M1/CHAIN/current_sprite[1]
    SLICE_X43Y83         FDRE                                         r  M1/CHAIN/current_sprite_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/chain_punch_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/CHAIN/current_sprite_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.424%)  route 0.144ns (43.576%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDCE                         0.000     0.000 r  M1/CHAIN/chain_punch_counter_reg[1]/C
    SLICE_X45Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  M1/CHAIN/chain_punch_counter_reg[1]/Q
                         net (fo=4, routed)           0.144     0.285    M1/CHAIN/chain_punch_counter_reg_n_0_[1]
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.330 r  M1/CHAIN/current_sprite[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    M1/CHAIN/current_sprite[2]
    SLICE_X43Y83         FDRE                                         r  M1/CHAIN/current_sprite_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/pwm_div_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/pwm_div_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE                         0.000     0.000 r  A1/pwm_div_counter_reg[2]/C
    SLICE_X11Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/pwm_div_counter_reg[2]/Q
                         net (fo=7, routed)           0.144     0.285    A1/pwm_div_counter[2]
    SLICE_X10Y73         LUT6 (Prop_lut6_I1_O)        0.045     0.330 r  A1/pwm_div_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.330    A1/pwm_div_counter_1[5]
    SLICE_X10Y73         FDCE                                         r  A1/pwm_div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/pwm_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE                         0.000     0.000 r  A1/pwm_counter_reg[1]/C
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  A1/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.128     0.292    A1/pwm_counter_reg[1]
    SLICE_X31Y77         LUT4 (Prop_lut4_I1_O)        0.045     0.337 r  A1/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.337    A1/p_0_in[3]
    SLICE_X31Y77         FDCE                                         r  A1/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/super_move_delay_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/super_move_delay_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.251%)  route 0.151ns (44.749%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDCE                         0.000     0.000 r  M1/super_move_delay_reg[0]/C
    SLICE_X33Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/super_move_delay_reg[0]/Q
                         net (fo=6, routed)           0.151     0.292    M1/super_move_delay_reg_n_0_[0]
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  M1/super_move_delay[4]_i_1/O
                         net (fo=1, routed)           0.000     0.337    M1/super_move_delay[4]
    SLICE_X35Y103        FDCE                                         r  M1/super_move_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/pwm_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE                         0.000     0.000 r  A1/pwm_counter_reg[1]/C
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  A1/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.128     0.292    A1/pwm_counter_reg[1]
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.048     0.340 r  A1/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.340    A1/p_0_in[4]
    SLICE_X31Y77         FDCE                                         r  A1/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 1.082ns (17.496%)  route 5.102ns (82.504%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.736     1.738    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     2.194 f  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          1.350     3.545    M1/CHAIN/current_sprite_reg[1]_0[4]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.150     3.695 f  M1/CHAIN/last_hit_counter[2]_i_4/O
                         net (fo=23, routed)          1.050     4.744    M1/CHAIN/current_state_reg[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.326     5.070 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.563     6.633    M1/CHAIN/swing_counter
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.783 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.139     7.923    M1/CHAIN/swing_counter0
    SLICE_X36Y99         FDCE                                         r  M1/CHAIN/swing_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 1.082ns (17.496%)  route 5.102ns (82.504%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.736     1.738    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     2.194 f  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          1.350     3.545    M1/CHAIN/current_sprite_reg[1]_0[4]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.150     3.695 f  M1/CHAIN/last_hit_counter[2]_i_4/O
                         net (fo=23, routed)          1.050     4.744    M1/CHAIN/current_state_reg[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.326     5.070 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.563     6.633    M1/CHAIN/swing_counter
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.783 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.139     7.923    M1/CHAIN/swing_counter0
    SLICE_X36Y99         FDCE                                         r  M1/CHAIN/swing_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 1.082ns (17.496%)  route 5.102ns (82.504%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.736     1.738    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     2.194 f  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          1.350     3.545    M1/CHAIN/current_sprite_reg[1]_0[4]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.150     3.695 f  M1/CHAIN/last_hit_counter[2]_i_4/O
                         net (fo=23, routed)          1.050     4.744    M1/CHAIN/current_state_reg[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.326     5.070 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.563     6.633    M1/CHAIN/swing_counter
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.783 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.139     7.923    M1/CHAIN/swing_counter0
    SLICE_X36Y99         FDCE                                         r  M1/CHAIN/swing_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 1.082ns (17.496%)  route 5.102ns (82.504%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.736     1.738    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     2.194 f  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          1.350     3.545    M1/CHAIN/current_sprite_reg[1]_0[4]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.150     3.695 f  M1/CHAIN/last_hit_counter[2]_i_4/O
                         net (fo=23, routed)          1.050     4.744    M1/CHAIN/current_state_reg[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.326     5.070 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.563     6.633    M1/CHAIN/swing_counter
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.783 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.139     7.923    M1/CHAIN/swing_counter0
    SLICE_X36Y99         FDCE                                         r  M1/CHAIN/swing_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.141ns  (logic 1.082ns (17.618%)  route 5.059ns (82.382%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.736     1.738    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     2.194 f  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          1.350     3.545    M1/CHAIN/current_sprite_reg[1]_0[4]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.150     3.695 f  M1/CHAIN/last_hit_counter[2]_i_4/O
                         net (fo=23, routed)          1.050     4.744    M1/CHAIN/current_state_reg[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.326     5.070 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.563     6.633    M1/CHAIN/swing_counter
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.783 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.096     7.880    M1/CHAIN/swing_counter0
    SLICE_X40Y100        FDCE                                         r  M1/CHAIN/swing_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.141ns  (logic 1.082ns (17.618%)  route 5.059ns (82.382%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.736     1.738    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     2.194 f  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          1.350     3.545    M1/CHAIN/current_sprite_reg[1]_0[4]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.150     3.695 f  M1/CHAIN/last_hit_counter[2]_i_4/O
                         net (fo=23, routed)          1.050     4.744    M1/CHAIN/current_state_reg[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.326     5.070 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.563     6.633    M1/CHAIN/swing_counter
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.783 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.096     7.880    M1/CHAIN/swing_counter0
    SLICE_X40Y100        FDCE                                         r  M1/CHAIN/swing_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.141ns  (logic 1.082ns (17.618%)  route 5.059ns (82.382%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.736     1.738    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     2.194 f  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          1.350     3.545    M1/CHAIN/current_sprite_reg[1]_0[4]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.150     3.695 f  M1/CHAIN/last_hit_counter[2]_i_4/O
                         net (fo=23, routed)          1.050     4.744    M1/CHAIN/current_state_reg[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.326     5.070 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.563     6.633    M1/CHAIN/swing_counter
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.783 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.096     7.880    M1/CHAIN/swing_counter0
    SLICE_X40Y100        FDCE                                         r  M1/CHAIN/swing_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.141ns  (logic 1.082ns (17.618%)  route 5.059ns (82.382%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.736     1.738    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     2.194 f  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          1.350     3.545    M1/CHAIN/current_sprite_reg[1]_0[4]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.150     3.695 f  M1/CHAIN/last_hit_counter[2]_i_4/O
                         net (fo=23, routed)          1.050     4.744    M1/CHAIN/current_state_reg[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.326     5.070 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.563     6.633    M1/CHAIN/swing_counter
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.783 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.096     7.880    M1/CHAIN/swing_counter0
    SLICE_X40Y100        FDCE                                         r  M1/CHAIN/swing_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.035ns  (logic 1.082ns (17.928%)  route 4.953ns (82.072%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.736     1.738    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     2.194 f  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          1.350     3.545    M1/CHAIN/current_sprite_reg[1]_0[4]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.150     3.695 f  M1/CHAIN/last_hit_counter[2]_i_4/O
                         net (fo=23, routed)          1.050     4.744    M1/CHAIN/current_state_reg[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.326     5.070 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.563     6.633    M1/CHAIN/swing_counter
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.783 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          0.990     7.774    M1/CHAIN/swing_counter0
    SLICE_X38Y98         FDCE                                         r  M1/CHAIN/swing_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.035ns  (logic 1.082ns (17.928%)  route 4.953ns (82.072%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.736     1.738    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     2.194 f  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          1.350     3.545    M1/CHAIN/current_sprite_reg[1]_0[4]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.150     3.695 f  M1/CHAIN/last_hit_counter[2]_i_4/O
                         net (fo=23, routed)          1.050     4.744    M1/CHAIN/current_state_reg[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.326     5.070 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.563     6.633    M1/CHAIN/swing_counter
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.783 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          0.990     7.774    M1/CHAIN/swing_counter0
    SLICE_X38Y98         FDCE                                         r  M1/CHAIN/swing_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/sprite_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.857%)  route 0.173ns (48.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.643     0.645    M1/clk_out1
    SLICE_X39Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_fdce_C_Q)         0.141     0.786 r  M1/FSM_onehot_current_state_reg[6]/Q
                         net (fo=14, routed)          0.173     0.959    M1/WARIO/sprite_y_reg[8]_1[5]
    SLICE_X39Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.004 r  M1/WARIO/sprite_y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.004    M1/WARIO/sprite_y[7]_i_1_n_0
    SLICE_X39Y102        FDCE                                         r  M1/WARIO/sprite_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/sprite_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.713%)  route 0.174ns (48.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.643     0.645    M1/clk_out1
    SLICE_X39Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_fdce_C_Q)         0.141     0.786 r  M1/FSM_onehot_current_state_reg[6]/Q
                         net (fo=14, routed)          0.174     0.960    M1/WARIO/sprite_y_reg[8]_1[5]
    SLICE_X39Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.005 r  M1/WARIO/sprite_y[8]_i_1/O
                         net (fo=1, routed)           0.000     1.005    M1/WARIO/sprite_y[8]_i_1_n_0
    SLICE_X39Y102        FDPE                                         r  M1/WARIO/sprite_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/init_delay_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.252%)  route 0.254ns (57.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.644     0.646    M1/clk_out1
    SLICE_X40Y101        FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.787 r  M1/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.254     1.041    M1/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X40Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.086 r  M1/init_delay[4]_i_1/O
                         net (fo=1, routed)           0.000     1.086    M1/init_delay[4]
    SLICE_X40Y104        FDCE                                         r  M1/init_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/init_delay_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.156%)  route 0.255ns (57.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.644     0.646    M1/clk_out1
    SLICE_X40Y101        FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.787 r  M1/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.255     1.042    M1/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X40Y104        LUT4 (Prop_lut4_I0_O)        0.045     1.087 r  M1/init_delay[2]_i_1/O
                         net (fo=1, routed)           0.000     1.087    M1/init_delay[2]
    SLICE_X40Y104        FDCE                                         r  M1/init_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/init_delay_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.186ns (39.318%)  route 0.287ns (60.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.644     0.646    M1/clk_out1
    SLICE_X40Y101        FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.787 r  M1/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.287     1.074    M1/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.119 r  M1/init_delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.119    M1/init_delay[0]
    SLICE_X40Y103        FDCE                                         r  M1/init_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/init_delay_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.186ns (39.235%)  route 0.288ns (60.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.644     0.646    M1/clk_out1
    SLICE_X40Y101        FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.787 r  M1/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.288     1.075    M1/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.120 r  M1/init_delay[1]_i_1/O
                         net (fo=1, routed)           0.000     1.120    M1/init_delay[1]
    SLICE_X40Y103        FDCE                                         r  M1/init_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/last_hit_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.141ns (28.359%)  route 0.356ns (71.641%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.644     0.646    M1/clk_out1
    SLICE_X41Y102        FDCE                                         r  M1/hit_counter_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.141     0.787 r  M1/hit_counter_signal_reg[0]/Q
                         net (fo=10, routed)          0.356     1.143    M1/CHAIN/hit_counter[0]
    SLICE_X37Y99         FDCE                                         r  M1/CHAIN/last_hit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/frame_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.186ns (29.901%)  route 0.436ns (70.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.562     0.564    M1/clk_out1
    SLICE_X43Y99         FDCE                                         r  M1/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  M1/FSM_onehot_current_state_reg[3]/Q
                         net (fo=11, routed)          0.220     0.925    M1/WARIO/sprite_y_reg[8]_1[2]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.970 r  M1/WARIO/frame_counter[4]_i_1__0/O
                         net (fo=6, routed)           0.216     1.186    M1/WARIO/frame_counter0
    SLICE_X36Y103        FDCE                                         r  M1/WARIO/frame_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/frame_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.186ns (29.901%)  route 0.436ns (70.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.562     0.564    M1/clk_out1
    SLICE_X43Y99         FDCE                                         r  M1/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  M1/FSM_onehot_current_state_reg[3]/Q
                         net (fo=11, routed)          0.220     0.925    M1/WARIO/sprite_y_reg[8]_1[2]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.970 r  M1/WARIO/frame_counter[4]_i_1__0/O
                         net (fo=6, routed)           0.216     1.186    M1/WARIO/frame_counter0
    SLICE_X36Y103        FDCE                                         r  M1/WARIO/frame_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/frame_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.186ns (29.901%)  route 0.436ns (70.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.562     0.564    M1/clk_out1
    SLICE_X43Y99         FDCE                                         r  M1/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  M1/FSM_onehot_current_state_reg[3]/Q
                         net (fo=11, routed)          0.220     0.925    M1/WARIO/sprite_y_reg[8]_1[2]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.970 r  M1/WARIO/frame_counter[4]_i_1__0/O
                         net (fo=6, routed)           0.216     1.186    M1/WARIO/frame_counter0
    SLICE_X37Y103        FDCE                                         r  M1/WARIO/frame_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.667    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.139 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.140    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.978 r  H1/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.978    HDMI_tx_n[1]
    R17                                                               r  HDMI_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.667    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.139 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.140    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.977 r  H1/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.977    HDMI_tx_p[1]
    R16                                                               r  HDMI_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 2.294ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.673     1.675    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.147 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.148    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    1.822     3.970 r  H1/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.970    HDMI_tx_n[0]
    T15                                                               r  HDMI_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.294ns  (logic 2.293ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.673     1.675    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.147 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.148    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     1.821     3.969 r  H1/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.969    HDMI_tx_p[0]
    R15                                                               r  HDMI_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.964 r  H1/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.964    HDMI_clk_n
    T14                                                               r  HDMI_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.963 r  H1/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.963    HDMI_clk_p
    R14                                                               r  HDMI_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 2.296ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    1.824     3.962 r  H1/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    HDMI_tx_n[2]
    P16                                                               r  HDMI_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 2.295ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     1.823     3.961 r  H1/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    HDMI_tx_p[2]
    N15                                                               r  HDMI_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.950ns  (logic 0.949ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     0.772     1.532 r  H1/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    HDMI_tx_p[2]
    N15                                                               r  HDMI_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.950ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    0.773     1.533 r  H1/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    HDMI_tx_n[2]
    P16                                                               r  HDMI_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.534 r  H1/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.534    HDMI_clk_p
    R14                                                               r  HDMI_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.535 r  H1/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.535    HDMI_clk_n
    T14                                                               r  HDMI_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.947ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585     0.587    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.764 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.765    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     0.770     1.535 r  H1/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.535    HDMI_tx_p[0]
    R15                                                               r  HDMI_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.948ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585     0.587    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.764 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.765    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    0.771     1.536 r  H1/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.536    HDMI_tx_n[0]
    T15                                                               r  HDMI_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.583    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.760 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.761    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.547 r  H1/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.547    HDMI_tx_p[1]
    R16                                                               r  HDMI_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.583    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.760 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.761    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.548 r  H1/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.548    HDMI_tx_n[1]
    R17                                                               r  HDMI_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.577     6.577    C1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.245 f  C1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.906    C1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.002 f  C1/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.577    C1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  C1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.551     0.551    C1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    C1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  C1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           505 Endpoints
Min Delay           505 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.088ns  (logic 19.324ns (47.030%)  route 21.764ns (52.970%))
  Logic Levels:           56  (CARRY4=28 DSP48E1=1 FDCE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=12 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          1.396     1.852    V1/_inferred__0/i__carry
    SLICE_X38Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.976 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X38Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.356 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.356    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.575 f  M1/WARIO/b2_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.342     2.917    M1/WARIO/b2_inferred__0/i__carry__0_n_7
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.295     3.212 r  M1/WARIO/i__carry_i_10__0/O
                         net (fo=1, routed)           0.000     3.212    M1/WARIO/i__carry_i_10__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.613 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.613    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     4.461    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     4.760 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     5.499    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     6.132    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.256    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.657 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.771    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     7.600    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     7.902 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     8.594    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647     9.364    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.488    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.889 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.889    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    10.851    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    11.154 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.154    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    12.372    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    12.678 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    13.240    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.766 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    14.958    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.082 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    15.533    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.189 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.189    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.303    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    16.417    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.751 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    17.296    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    17.599 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    18.088    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.473 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.473    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.744 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    19.089    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    19.462 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    19.635    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.759 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    20.825    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    24.666 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    26.060    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    26.210 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    27.039    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    27.365 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    27.365    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.897 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    27.897    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.020    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.354 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    28.986    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.821 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.821    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    30.600    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    30.899 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    30.899    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.297 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.297    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.631 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    32.117    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    32.420 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    32.420    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.821 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.821    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.049 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.310    34.358    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X32Y128        LUT3 (Prop_lut3_I1_O)        0.313    34.671 r  M1/WARIO/BRAM00/g16_b2__2_i_4/O
                         net (fo=91, routed)          1.302    35.973    M1/WARIO/BRAM00/g16_b2__2_i_4_n_0
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.124    36.097 r  M1/WARIO/BRAM00/g22_b11__3/O
                         net (fo=2, routed)           0.792    36.889    M1/WARIO/BRAM00/g22_b11__3_n_0
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.124    37.013 r  M1/WARIO/BRAM00/data_out[11]_i_131__3/O
                         net (fo=1, routed)           0.979    37.992    M1/WARIO/BRAM00/data_out[11]_i_131__3_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I3_O)        0.124    38.116 r  M1/WARIO/BRAM00/data_out[11]_i_52__7/O
                         net (fo=1, routed)           0.000    38.116    M1/WARIO/BRAM00/data_out[11]_i_52__7_n_0
    SLICE_X36Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    38.333 r  M1/WARIO/BRAM00/data_out_reg[11]_i_17/O
                         net (fo=1, routed)           0.977    39.310    M1/WARIO/BRAM00/data_out_reg[11]_i_17_n_0
    SLICE_X23Y127        LUT6 (Prop_lut6_I1_O)        0.299    39.609 r  M1/WARIO/BRAM00/data_out[11]_i_5/O
                         net (fo=1, routed)           1.118    40.726    M1/WARIO/BRAM00/data_out[11]_i_5_n_0
    SLICE_X24Y135        LUT6 (Prop_lut6_I1_O)        0.124    40.850 r  M1/WARIO/BRAM00/data_out[11]_i_2/O
                         net (fo=1, routed)           0.000    40.850    M1/WARIO/BRAM00/data_out[11]_i_2_n_0
    SLICE_X24Y135        MUXF7 (Prop_muxf7_I0_O)      0.238    41.088 r  M1/WARIO/BRAM00/data_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    41.088    M1/WARIO/BRAM00/data_out_reg[11]_i_1_n_0
    SLICE_X24Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.607     1.610    M1/WARIO/BRAM00/clk_out1
    SLICE_X24Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.051ns  (logic 19.473ns (47.436%)  route 21.578ns (52.564%))
  Logic Levels:           56  (CARRY4=28 DSP48E1=1 FDCE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=1 LUT5=4 LUT6=10 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          1.396     1.852    V1/_inferred__0/i__carry
    SLICE_X38Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.976 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X38Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.356 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.356    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.575 f  M1/WARIO/b2_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.342     2.917    M1/WARIO/b2_inferred__0/i__carry__0_n_7
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.295     3.212 r  M1/WARIO/i__carry_i_10__0/O
                         net (fo=1, routed)           0.000     3.212    M1/WARIO/i__carry_i_10__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.613 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.613    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     4.461    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     4.760 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     5.499    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     6.132    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.256    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.657 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.771    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     7.600    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     7.902 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     8.594    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647     9.364    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.488    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.889 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.889    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    10.851    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    11.154 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.154    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    12.372    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    12.678 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    13.240    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.766 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    14.958    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.082 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    15.533    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.189 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.189    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.303    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    16.417    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.751 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    17.296    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    17.599 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    18.088    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.473 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.473    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.744 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    19.089    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    19.462 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    19.635    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.759 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    20.825    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    24.666 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    26.060    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    26.210 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    27.039    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    27.365 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    27.365    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.897 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    27.897    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.020    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.354 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    28.986    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.821 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.821    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    30.600    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    30.899 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    30.899    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.297 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.297    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.631 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    32.117    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    32.420 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    32.420    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.821 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.821    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.049 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.411    34.459    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X22Y139        LUT3 (Prop_lut3_I1_O)        0.313    34.772 r  M1/WARIO/BRAM00/data_out[5]_i_242/O
                         net (fo=102, routed)         1.076    35.849    M1/WARIO/BRAM00/data_out[5]_i_242_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I3_O)        0.124    35.973 r  M1/WARIO/BRAM00/data_out[6]_i_259/O
                         net (fo=2, routed)           1.225    37.198    M1/WARIO/BRAM00/data_out[6]_i_259_n_0
    SLICE_X33Y144        LUT6 (Prop_lut6_I0_O)        0.124    37.322 r  M1/WARIO/BRAM00/data_out[6]_i_185/O
                         net (fo=1, routed)           0.000    37.322    M1/WARIO/BRAM00/data_out[6]_i_185_n_0
    SLICE_X33Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    37.534 r  M1/WARIO/BRAM00/data_out_reg[6]_i_95/O
                         net (fo=1, routed)           0.923    38.457    M1/WARIO/BRAM00/data_out_reg[6]_i_95_n_0
    SLICE_X32Y139        LUT6 (Prop_lut6_I3_O)        0.299    38.756 r  M1/WARIO/BRAM00/data_out[6]_i_36/O
                         net (fo=1, routed)           1.356    40.112    M1/WARIO/BRAM00/data_out[6]_i_36_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I4_O)        0.124    40.236 r  M1/WARIO/BRAM00/data_out[6]_i_12/O
                         net (fo=1, routed)           0.000    40.236    M1/WARIO/BRAM00/data_out[6]_i_12_n_0
    SLICE_X11Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    40.453 r  M1/WARIO/BRAM00/data_out_reg[6]_i_4/O
                         net (fo=1, routed)           0.299    40.752    M1/WARIO/BRAM00/data_out_reg[6]_i_4_n_0
    SLICE_X11Y130        LUT5 (Prop_lut5_I4_O)        0.299    41.051 r  M1/WARIO/BRAM00/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    41.051    M1/WARIO/BRAM00/data_out[6]_i_1_n_0
    SLICE_X11Y130        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.604     1.607    M1/WARIO/BRAM00/clk_out1
    SLICE_X11Y130        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.047ns  (logic 19.200ns (46.776%)  route 21.847ns (53.224%))
  Logic Levels:           56  (CARRY4=28 DSP48E1=1 FDCE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=1 LUT5=4 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          1.396     1.852    V1/_inferred__0/i__carry
    SLICE_X38Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.976 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X38Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.356 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.356    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.575 f  M1/WARIO/b2_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.342     2.917    M1/WARIO/b2_inferred__0/i__carry__0_n_7
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.295     3.212 r  M1/WARIO/i__carry_i_10__0/O
                         net (fo=1, routed)           0.000     3.212    M1/WARIO/i__carry_i_10__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.613 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.613    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     4.461    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     4.760 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     5.499    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     6.132    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.256    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.657 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.771    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     7.600    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     7.902 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     8.594    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647     9.364    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.488    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.889 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.889    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    10.851    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    11.154 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.154    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    12.372    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    12.678 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    13.240    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.766 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    14.958    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.082 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    15.533    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.189 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.189    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.303    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    16.417    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.751 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    17.296    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    17.599 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    18.088    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.473 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.473    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.744 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    19.089    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    19.462 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    19.635    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.759 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    20.825    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    24.666 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    26.060    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    26.210 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    27.039    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    27.365 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    27.365    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.897 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    27.897    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.020    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.354 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    28.986    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.821 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.821    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    30.600    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    30.899 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    30.899    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.297 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.297    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.631 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    32.117    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    32.420 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    32.420    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.821 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.821    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.049 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.270    34.319    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I1_O)        0.313    34.632 r  M1/WARIO/BRAM00/g10_b6__2_i_2/O
                         net (fo=120, routed)         1.321    35.953    M1/WARIO/BRAM00/g10_b6__2_i_2_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I3_O)        0.124    36.077 r  M1/WARIO/BRAM00/g15_b3__1/O
                         net (fo=1, routed)           0.665    36.742    M1/WARIO/BRAM00/g15_b3__1_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.124    36.866 r  M1/WARIO/BRAM00/data_out[3]_i_206/O
                         net (fo=1, routed)           1.089    37.954    M1/WARIO/BRAM00/data_out[3]_i_206_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I0_O)        0.124    38.078 r  M1/WARIO/BRAM00/data_out[3]_i_90/O
                         net (fo=1, routed)           0.000    38.078    M1/WARIO/BRAM00/data_out[3]_i_90_n_0
    SLICE_X14Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    38.287 r  M1/WARIO/BRAM00/data_out_reg[3]_i_31/O
                         net (fo=1, routed)           1.277    39.564    M1/WARIO/BRAM00/data_out_reg[3]_i_31_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I5_O)        0.297    39.861 r  M1/WARIO/BRAM00/data_out[3]_i_9/O
                         net (fo=1, routed)           0.344    40.205    M1/WARIO/BRAM00/data_out[3]_i_9_n_0
    SLICE_X23Y140        LUT5 (Prop_lut5_I4_O)        0.124    40.329 r  M1/WARIO/BRAM00/data_out[3]_i_3/O
                         net (fo=1, routed)           0.594    40.923    M1/WARIO/BRAM00/data_out[3]_i_3_n_0
    SLICE_X23Y143        LUT5 (Prop_lut5_I2_O)        0.124    41.047 r  M1/WARIO/BRAM00/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    41.047    M1/WARIO/BRAM00/data_out[3]_i_1_n_0
    SLICE_X23Y143        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.613     1.616    M1/WARIO/BRAM00/clk_out1
    SLICE_X23Y143        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.028ns  (logic 19.030ns (46.382%)  route 21.998ns (53.618%))
  Logic Levels:           56  (CARRY4=28 DSP48E1=1 FDCE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=1 LUT5=5 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          1.396     1.852    V1/_inferred__0/i__carry
    SLICE_X38Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.976 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X38Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.356 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.356    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.575 f  M1/WARIO/b2_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.342     2.917    M1/WARIO/b2_inferred__0/i__carry__0_n_7
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.295     3.212 r  M1/WARIO/i__carry_i_10__0/O
                         net (fo=1, routed)           0.000     3.212    M1/WARIO/i__carry_i_10__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.613 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.613    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     4.461    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     4.760 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     5.499    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     6.132    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.256    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.657 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.771    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     7.600    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     7.902 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     8.594    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647     9.364    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.488    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.889 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.889    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    10.851    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    11.154 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.154    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    12.372    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    12.678 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    13.240    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.766 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    14.958    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.082 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    15.533    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.189 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.189    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.303    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    16.417    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.751 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    17.296    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    17.599 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    18.088    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.473 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.473    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.744 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    19.089    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    19.462 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    19.635    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.759 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    20.825    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    24.666 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    26.060    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    26.210 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    27.039    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    27.365 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    27.365    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.897 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    27.897    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.020    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.354 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    28.986    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.821 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.821    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    30.600    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    30.899 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    30.899    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.297 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.297    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.631 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    32.117    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    32.420 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    32.420    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.821 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.821    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.049 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.270    34.319    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I1_O)        0.313    34.632 r  M1/WARIO/BRAM00/g10_b6__2_i_2/O
                         net (fo=120, routed)         1.475    36.107    M1/WARIO/BRAM00/g10_b6__2_i_2_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I3_O)        0.124    36.231 r  M1/WARIO/BRAM00/g13_b6__2/O
                         net (fo=2, routed)           0.867    37.098    M1/WARIO/BRAM00/g13_b6__2_n_0
    SLICE_X12Y123        LUT5 (Prop_lut5_I2_O)        0.124    37.222 r  M1/WARIO/BRAM00/data_out[0]_i_98/O
                         net (fo=1, routed)           0.808    38.030    M1/WARIO/BRAM00/data_out[0]_i_98_n_0
    SLICE_X12Y124        LUT5 (Prop_lut5_I0_O)        0.124    38.154 r  M1/WARIO/BRAM00/data_out[0]_i_39/O
                         net (fo=1, routed)           1.048    39.202    M1/WARIO/BRAM00/data_out[0]_i_39_n_0
    SLICE_X14Y133        LUT5 (Prop_lut5_I2_O)        0.124    39.326 r  M1/WARIO/BRAM00/data_out[0]_i_15/O
                         net (fo=1, routed)           0.681    40.007    M1/WARIO/BRAM00/data_out[0]_i_15_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I5_O)        0.124    40.131 r  M1/WARIO/BRAM00/data_out[0]_i_5/O
                         net (fo=1, routed)           0.562    40.692    M1/WARIO/BRAM00/data_out[0]_i_5_n_0
    SLICE_X22Y143        LUT6 (Prop_lut6_I1_O)        0.124    40.816 r  M1/WARIO/BRAM00/data_out[0]_i_2/O
                         net (fo=1, routed)           0.000    40.816    M1/WARIO/BRAM00/data_out[0]_i_2_n_0
    SLICE_X22Y143        MUXF7 (Prop_muxf7_I0_O)      0.212    41.028 r  M1/WARIO/BRAM00/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    41.028    M1/WARIO/BRAM00/data_out_reg[0]_i_1_n_0
    SLICE_X22Y143        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.613     1.616    M1/WARIO/BRAM00/clk_out1
    SLICE_X22Y143        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.988ns  (logic 19.344ns (47.194%)  route 21.644ns (52.806%))
  Logic Levels:           55  (CARRY4=28 DSP48E1=1 FDCE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=1 LUT5=3 LUT6=10 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          1.396     1.852    V1/_inferred__0/i__carry
    SLICE_X38Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.976 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X38Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.356 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.356    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.575 f  M1/WARIO/b2_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.342     2.917    M1/WARIO/b2_inferred__0/i__carry__0_n_7
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.295     3.212 r  M1/WARIO/i__carry_i_10__0/O
                         net (fo=1, routed)           0.000     3.212    M1/WARIO/i__carry_i_10__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.613 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.613    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     4.461    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     4.760 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     5.499    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     6.132    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.256    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.657 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.771    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     7.600    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     7.902 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     8.594    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647     9.364    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.488    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.889 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.889    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    10.851    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    11.154 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.154    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    12.372    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    12.678 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    13.240    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.766 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    14.958    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.082 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    15.533    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.189 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.189    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.303    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    16.417    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.751 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    17.296    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    17.599 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    18.088    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.473 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.473    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.744 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    19.089    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    19.462 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    19.635    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.759 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    20.825    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    24.666 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    26.060    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    26.210 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    27.039    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    27.365 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    27.365    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.897 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    27.897    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.020    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.354 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    28.986    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.821 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.821    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    30.600    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    30.899 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    30.899    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.297 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.297    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.631 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    32.117    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    32.420 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    32.420    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.821 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.821    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.049 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.410    34.458    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X10Y139        LUT3 (Prop_lut3_I1_O)        0.313    34.771 r  M1/WARIO/BRAM00/data_out[8]_i_177/O
                         net (fo=109, routed)         1.747    36.519    M1/WARIO/BRAM00/data_out[8]_i_177_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I1_O)        0.124    36.643 r  M1/WARIO/BRAM00/data_out[2]_i_80/O
                         net (fo=3, routed)           1.107    37.750    M1/WARIO/BRAM00/data_out[2]_i_80_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I0_O)        0.124    37.874 r  M1/WARIO/BRAM00/data_out[1]_i_46/O
                         net (fo=1, routed)           0.000    37.874    M1/WARIO/BRAM00/data_out[1]_i_46_n_0
    SLICE_X12Y146        MUXF7 (Prop_muxf7_I1_O)      0.214    38.088 r  M1/WARIO/BRAM00/data_out_reg[1]_i_16/O
                         net (fo=1, routed)           0.832    38.920    M1/WARIO/BRAM00/data_out_reg[1]_i_16_n_0
    SLICE_X19Y143        LUT6 (Prop_lut6_I5_O)        0.297    39.217 r  M1/WARIO/BRAM00/data_out[1]_i_5/O
                         net (fo=1, routed)           0.000    39.217    M1/WARIO/BRAM00/data_out[1]_i_5_n_0
    SLICE_X19Y143        MUXF7 (Prop_muxf7_I0_O)      0.212    39.429 r  M1/WARIO/BRAM00/data_out_reg[1]_i_2/O
                         net (fo=1, routed)           1.261    40.689    M1/WARIO/BRAM00/data_out_reg[1]_i_2_n_0
    SLICE_X26Y135        LUT5 (Prop_lut5_I0_O)        0.299    40.988 r  M1/WARIO/BRAM00/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    40.988    M1/WARIO/BRAM00/data_out[1]_i_1_n_0
    SLICE_X26Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.607     1.610    M1/WARIO/BRAM00/clk_out1
    SLICE_X26Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[1]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.924ns  (logic 18.942ns (46.286%)  route 21.982ns (53.714%))
  Logic Levels:           56  (CARRY4=28 DSP48E1=1 FDCE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          1.396     1.852    V1/_inferred__0/i__carry
    SLICE_X38Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.976 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X38Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.356 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.356    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.575 f  M1/WARIO/b2_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.342     2.917    M1/WARIO/b2_inferred__0/i__carry__0_n_7
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.295     3.212 r  M1/WARIO/i__carry_i_10__0/O
                         net (fo=1, routed)           0.000     3.212    M1/WARIO/i__carry_i_10__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.613 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.613    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     4.461    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     4.760 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     5.499    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     6.132    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.256    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.657 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.771    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     7.600    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     7.902 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     8.594    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647     9.364    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.488    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.889 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.889    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    10.851    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    11.154 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.154    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    12.372    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    12.678 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    13.240    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.766 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    14.958    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.082 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    15.533    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.189 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.189    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.303    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    16.417    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.751 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    17.296    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    17.599 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    18.088    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.473 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.473    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.744 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    19.089    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    19.462 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    19.635    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.759 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    20.825    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    24.666 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    26.060    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    26.210 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    27.039    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    27.365 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    27.365    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.897 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    27.897    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.020    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.354 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    28.986    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.821 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.821    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    30.600    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    30.899 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    30.899    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.297 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.297    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.631 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    32.117    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    32.420 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    32.420    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.821 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.821    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.049 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.411    34.459    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X22Y139        LUT3 (Prop_lut3_I1_O)        0.313    34.772 f  M1/WARIO/BRAM00/data_out[5]_i_242/O
                         net (fo=102, routed)         1.436    36.208    M1/WARIO/BRAM00/data_out[5]_i_242_n_0
    SLICE_X35Y145        LUT5 (Prop_lut5_I4_O)        0.124    36.332 r  M1/WARIO/BRAM00/data_out[5]_i_247/O
                         net (fo=3, routed)           0.915    37.247    M1/WARIO/BRAM00/data_out[5]_i_247_n_0
    SLICE_X28Y145        LUT6 (Prop_lut6_I1_O)        0.124    37.371 r  M1/WARIO/BRAM00/data_out[5]_i_183/O
                         net (fo=1, routed)           0.499    37.870    M1/WARIO/BRAM00/data_out[5]_i_183_n_0
    SLICE_X27Y145        LUT6 (Prop_lut6_I5_O)        0.124    37.994 r  M1/WARIO/BRAM00/data_out[5]_i_92/O
                         net (fo=1, routed)           0.491    38.485    M1/WARIO/BRAM00/data_out[5]_i_92_n_0
    SLICE_X25Y144        LUT3 (Prop_lut3_I1_O)        0.124    38.609 r  M1/WARIO/BRAM00/data_out[5]_i_38/O
                         net (fo=1, routed)           0.600    39.209    M1/WARIO/BRAM00/data_out[5]_i_38_n_0
    SLICE_X21Y141        LUT6 (Prop_lut6_I5_O)        0.124    39.333 r  M1/WARIO/BRAM00/data_out[5]_i_12/O
                         net (fo=1, routed)           0.768    40.101    M1/WARIO/BRAM00/data_out[5]_i_12_n_0
    SLICE_X13Y135        LUT5 (Prop_lut5_I2_O)        0.124    40.225 r  M1/WARIO/BRAM00/data_out[5]_i_4/O
                         net (fo=1, routed)           0.575    40.800    M1/WARIO/BRAM00/data_out[5]_i_4_n_0
    SLICE_X13Y135        LUT5 (Prop_lut5_I4_O)        0.124    40.924 r  M1/WARIO/BRAM00/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    40.924    M1/WARIO/BRAM00/data_out[5]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.610     1.613    M1/WARIO/BRAM00/clk_out1
    SLICE_X13Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.916ns  (logic 19.298ns (47.165%)  route 21.618ns (52.835%))
  Logic Levels:           56  (CARRY4=28 DSP48E1=1 FDCE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=1 LUT5=4 LUT6=10 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          1.396     1.852    V1/_inferred__0/i__carry
    SLICE_X38Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.976 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X38Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.356 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.356    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.575 f  M1/WARIO/b2_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.342     2.917    M1/WARIO/b2_inferred__0/i__carry__0_n_7
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.295     3.212 r  M1/WARIO/i__carry_i_10__0/O
                         net (fo=1, routed)           0.000     3.212    M1/WARIO/i__carry_i_10__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.613 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.613    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     4.461    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     4.760 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     5.499    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     6.132    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.256    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.657 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.771    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     7.600    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     7.902 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     8.594    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647     9.364    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.488    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.889 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.889    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    10.851    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    11.154 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.154    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    12.372    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    12.678 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    13.240    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.766 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    14.958    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.082 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    15.533    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.189 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.189    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.303    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    16.417    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.751 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    17.296    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    17.599 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    18.088    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.473 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.473    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.744 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    19.089    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    19.462 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    19.635    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.759 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    20.825    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    24.666 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    26.060    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    26.210 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    27.039    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    27.365 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    27.365    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.897 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    27.897    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.020    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.354 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    28.986    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.821 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.821    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    30.600    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    30.899 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    30.899    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.297 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.297    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.631 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    32.117    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    32.420 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    32.420    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.821 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.821    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.049 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.183    34.232    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X13Y128        LUT3 (Prop_lut3_I1_O)        0.313    34.545 r  M1/WARIO/BRAM00/g4_b10__1_i_2/O
                         net (fo=120, routed)         1.139    35.684    M1/WARIO/BRAM00/g4_b10__1_i_2_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I3_O)        0.124    35.808 r  M1/WARIO/BRAM00/g35_b7__1/O
                         net (fo=2, routed)           0.967    36.776    M1/WARIO/BRAM00/g35_b7__1_n_0
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.124    36.900 r  M1/WARIO/BRAM00/data_out[7]_i_178/O
                         net (fo=1, routed)           1.277    38.177    M1/WARIO/BRAM00/data_out[7]_i_178_n_0
    SLICE_X16Y134        LUT5 (Prop_lut5_I3_O)        0.124    38.301 r  M1/WARIO/BRAM00/data_out[7]_i_81/O
                         net (fo=2, routed)           0.966    39.267    M1/WARIO/BRAM00/data_out[7]_i_81_n_0
    SLICE_X25Y141        LUT5 (Prop_lut5_I0_O)        0.124    39.391 r  M1/WARIO/BRAM00/data_out[2]_i_16/O
                         net (fo=1, routed)           0.000    39.391    M1/WARIO/BRAM00/data_out[2]_i_16_n_0
    SLICE_X25Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    39.608 r  M1/WARIO/BRAM00/data_out_reg[2]_i_6/O
                         net (fo=1, routed)           0.796    40.405    M1/WARIO/BRAM00/data_out_reg[2]_i_6_n_0
    SLICE_X26Y141        LUT6 (Prop_lut6_I3_O)        0.299    40.704 r  M1/WARIO/BRAM00/data_out[2]_i_2/O
                         net (fo=1, routed)           0.000    40.704    M1/WARIO/BRAM00/data_out[2]_i_2_n_0
    SLICE_X26Y141        MUXF7 (Prop_muxf7_I0_O)      0.212    40.916 r  M1/WARIO/BRAM00/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    40.916    M1/WARIO/BRAM00/data_out_reg[2]_i_1_n_0
    SLICE_X26Y141        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.611     1.614    M1/WARIO/BRAM00/clk_out1
    SLICE_X26Y141        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[2]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.901ns  (logic 19.210ns (46.967%)  route 21.691ns (53.033%))
  Logic Levels:           56  (CARRY4=28 DSP48E1=1 FDCE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=1 LUT5=4 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          1.396     1.852    V1/_inferred__0/i__carry
    SLICE_X38Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.976 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X38Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.356 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.356    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.575 f  M1/WARIO/b2_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.342     2.917    M1/WARIO/b2_inferred__0/i__carry__0_n_7
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.295     3.212 r  M1/WARIO/i__carry_i_10__0/O
                         net (fo=1, routed)           0.000     3.212    M1/WARIO/i__carry_i_10__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.613 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.613    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     4.461    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     4.760 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     5.499    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     6.132    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.256    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.657 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.771    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     7.600    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     7.902 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     8.594    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647     9.364    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.488    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.889 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.889    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    10.851    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    11.154 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.154    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    12.372    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    12.678 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    13.240    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.766 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    14.958    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.082 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    15.533    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.189 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.189    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.303    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    16.417    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.751 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    17.296    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    17.599 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    18.088    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.473 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.473    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.744 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    19.089    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    19.462 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    19.635    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.759 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    20.825    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    24.666 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    26.060    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    26.210 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    27.039    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    27.365 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    27.365    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.897 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    27.897    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.020    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.354 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    28.986    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.821 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.821    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    30.600    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    30.899 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    30.899    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.297 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.297    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.631 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    32.117    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    32.420 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    32.420    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.821 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.821    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.049 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.310    34.358    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X32Y128        LUT3 (Prop_lut3_I1_O)        0.313    34.671 r  M1/WARIO/BRAM00/g16_b2__2_i_4/O
                         net (fo=91, routed)          1.274    35.945    M1/WARIO/BRAM00/g16_b2__2_i_4_n_0
    SLICE_X40Y127        LUT6 (Prop_lut6_I5_O)        0.124    36.069 r  M1/WARIO/BRAM00/g26_b7__3/O
                         net (fo=1, routed)           0.674    36.743    M1/WARIO/BRAM00/g26_b7__3_n_0
    SLICE_X40Y127        LUT6 (Prop_lut6_I1_O)        0.124    36.867 r  M1/WARIO/BRAM00/data_out[7]_i_138/O
                         net (fo=1, routed)           1.319    38.187    M1/WARIO/BRAM00/data_out[7]_i_138_n_0
    SLICE_X26Y126        LUT6 (Prop_lut6_I1_O)        0.124    38.311 r  M1/WARIO/BRAM00/data_out[7]_i_65/O
                         net (fo=1, routed)           0.000    38.311    M1/WARIO/BRAM00/data_out[7]_i_65_n_0
    SLICE_X26Y126        MUXF7 (Prop_muxf7_I1_O)      0.217    38.528 r  M1/WARIO/BRAM00/data_out_reg[7]_i_24/O
                         net (fo=1, routed)           0.655    39.183    M1/WARIO/BRAM00/data_out_reg[7]_i_24_n_0
    SLICE_X22Y133        LUT6 (Prop_lut6_I1_O)        0.299    39.482 r  M1/WARIO/BRAM00/data_out[7]_i_9/O
                         net (fo=1, routed)           0.808    40.290    M1/WARIO/BRAM00/data_out[7]_i_9_n_0
    SLICE_X23Y139        LUT5 (Prop_lut5_I4_O)        0.124    40.414 r  M1/WARIO/BRAM00/data_out[7]_i_3/O
                         net (fo=1, routed)           0.363    40.777    M1/WARIO/BRAM00/data_out[7]_i_3_n_0
    SLICE_X23Y139        LUT5 (Prop_lut5_I2_O)        0.124    40.901 r  M1/WARIO/BRAM00/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    40.901    M1/WARIO/BRAM00/data_out[7]_i_1_n_0
    SLICE_X23Y139        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.611     1.614    M1/WARIO/BRAM00/clk_out1
    SLICE_X23Y139        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.855ns  (logic 19.672ns (48.151%)  route 21.183ns (51.849%))
  Logic Levels:           57  (CARRY4=28 DSP48E1=1 FDCE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=11 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          1.396     1.852    V1/_inferred__0/i__carry
    SLICE_X38Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.976 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X38Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.356 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.356    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.575 f  M1/WARIO/b2_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.342     2.917    M1/WARIO/b2_inferred__0/i__carry__0_n_7
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.295     3.212 r  M1/WARIO/i__carry_i_10__0/O
                         net (fo=1, routed)           0.000     3.212    M1/WARIO/i__carry_i_10__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.613 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.613    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     4.461    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     4.760 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     5.499    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     6.132    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.256    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.657 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.771    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     7.600    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     7.902 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     8.594    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647     9.364    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.488    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.889 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.889    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    10.851    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    11.154 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.154    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    12.372    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    12.678 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    13.240    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.766 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    14.958    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.082 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    15.533    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.189 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.189    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.303    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    16.417    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.751 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    17.296    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    17.599 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    18.088    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.473 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.473    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.744 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    19.089    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    19.462 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    19.635    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.759 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    20.825    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    24.666 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    26.060    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    26.210 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    27.039    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    27.365 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    27.365    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.897 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    27.897    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.020    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.354 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    28.986    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.821 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.821    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    30.600    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    30.899 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    30.899    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.297 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.297    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.631 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    32.117    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    32.420 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    32.420    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.821 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.821    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.049 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.411    34.459    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X22Y139        LUT3 (Prop_lut3_I1_O)        0.313    34.772 f  M1/WARIO/BRAM00/data_out[5]_i_242/O
                         net (fo=102, routed)         1.689    36.461    M1/WARIO/BRAM00/data_out[5]_i_242_n_0
    SLICE_X44Y136        LUT6 (Prop_lut6_I2_O)        0.124    36.585 r  M1/WARIO/BRAM00/data_out[9]_i_183/O
                         net (fo=1, routed)           1.136    37.721    M1/WARIO/BRAM00/data_out[9]_i_183_n_0
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.124    37.845 r  M1/WARIO/BRAM00/data_out[9]_i_162/O
                         net (fo=1, routed)           0.000    37.845    M1/WARIO/BRAM00/data_out[9]_i_162_n_0
    SLICE_X33Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    38.062 r  M1/WARIO/BRAM00/data_out_reg[9]_i_97/O
                         net (fo=1, routed)           0.000    38.062    M1/WARIO/BRAM00/data_out_reg[9]_i_97_n_0
    SLICE_X33Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    38.156 r  M1/WARIO/BRAM00/data_out_reg[9]_i_40/O
                         net (fo=1, routed)           1.018    39.174    M1/WARIO/BRAM00/data_out_reg[9]_i_40_n_0
    SLICE_X28Y133        LUT6 (Prop_lut6_I1_O)        0.316    39.490 r  M1/WARIO/BRAM00/data_out[9]_i_16/O
                         net (fo=1, routed)           0.000    39.490    M1/WARIO/BRAM00/data_out[9]_i_16_n_0
    SLICE_X28Y133        MUXF7 (Prop_muxf7_I0_O)      0.212    39.702 r  M1/WARIO/BRAM00/data_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.642    40.344    M1/WARIO/BRAM00/data_out_reg[9]_i_6_n_0
    SLICE_X28Y134        LUT6 (Prop_lut6_I3_O)        0.299    40.643 r  M1/WARIO/BRAM00/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    40.643    M1/WARIO/BRAM00/data_out[9]_i_2_n_0
    SLICE_X28Y134        MUXF7 (Prop_muxf7_I0_O)      0.212    40.855 r  M1/WARIO/BRAM00/data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    40.855    M1/WARIO/BRAM00/data_out_reg[9]_i_1_n_0
    SLICE_X28Y134        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.605     1.608    M1/WARIO/BRAM00/clk_out1
    SLICE_X28Y134        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.752ns  (logic 19.672ns (48.273%)  route 21.080ns (51.727%))
  Logic Levels:           57  (CARRY4=28 DSP48E1=1 FDCE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=11 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          1.396     1.852    V1/_inferred__0/i__carry
    SLICE_X38Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.976 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X38Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.356 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.356    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.575 f  M1/WARIO/b2_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.342     2.917    M1/WARIO/b2_inferred__0/i__carry__0_n_7
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.295     3.212 r  M1/WARIO/i__carry_i_10__0/O
                         net (fo=1, routed)           0.000     3.212    M1/WARIO/i__carry_i_10__0_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.613 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.613    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.625     4.461    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.299     4.760 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.739     5.499    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  M1/WARIO/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.509     6.132    M1/WARIO/i__carry__0_i_1__1_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  M1/WARIO/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.256    M1/WARIO/i__carry__0_i_5__0_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.657 r  M1/WARIO/b0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    M1/WARIO/b0_inferred__0/i__carry__0_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.771    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.590     7.600    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.302     7.902 r  M1/WARIO/i___92_carry__1_i_9/O
                         net (fo=2, routed)           0.692     8.594    M1/WARIO/i___92_carry__1_i_9_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  M1/WARIO/i___92_carry__1_i_1/O
                         net (fo=2, routed)           0.647     9.364    M1/WARIO/i___92_carry__1_i_1_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  M1/WARIO/i___92_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.488    M1/WARIO/i___92_carry__1_i_5_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.889 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.889    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.223 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.628    10.851    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X33Y115        LUT2 (Prop_lut2_I1_O)        0.303    11.154 r  M1/WARIO/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.154    M1/WARIO/i___153_carry_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.555 r  M1/WARIO/b0_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    M1/WARIO/b0_inferred__0/i___153_carry_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[3]
                         net (fo=3, routed)           0.504    12.372    M1/WARIO/b0_inferred__0/i___153_carry__0_n_4
    SLICE_X34Y116        LUT4 (Prop_lut4_I0_O)        0.306    12.678 r  M1/WARIO/i___198_carry__1_i_4/O
                         net (fo=1, routed)           0.562    13.240    M1/WARIO/i___198_carry__1_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.766 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.078    14.958    V1/addr_signal0_12[0]
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.082 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.450    15.533    V1/addr_signal0_i_34_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.189 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.189    V1/addr_signal0_i_18_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.303    V1/addr_signal0_i_15_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    16.417    V1/i__carry__0_i_10__0_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.751 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.546    17.296    V1/addr_signal0_i_16_n_6
    SLICE_X30Y120        LUT6 (Prop_lut6_I4_O)        0.303    17.599 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.489    18.088    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X29Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.473 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.473    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.744 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.345    19.089    V1/addr_signal0_14[0]
    SLICE_X30Y121        LUT3 (Prop_lut3_I2_O)        0.373    19.462 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    19.635    V1/addr_signal0_i_19_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.759 r  V1/addr_signal0_i_4/O
                         net (fo=1, routed)           1.066    20.825    M1/WARIO/A[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    24.666 r  M1/WARIO/addr_signal0/P[3]
                         net (fo=7, routed)           1.394    26.060    V1/P[3]
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.150    26.210 r  V1/g2_b6_i_17/O
                         net (fo=4, routed)           0.829    27.039    V1/M1/WARIO/addr[3]
    SLICE_X20Y123        LUT6 (Prop_lut6_I2_O)        0.326    27.365 r  V1/g2_b6_i_94/O
                         net (fo=1, routed)           0.000    27.365    V1_n_591
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.897 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    27.897    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.020    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.354 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.632    28.986    V1_n_597
    SLICE_X20Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    29.821 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.821    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.043 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.556    30.600    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X22Y129        LUT2 (Prop_lut2_I1_O)        0.299    30.899 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    30.899    V1_n_605
    SLICE_X22Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.297 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.297    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.631 f  WARIO/BRAM00/g2_b6_i_26/O[1]
                         net (fo=5, routed)           0.486    32.117    WARIO/BRAM00/g2_b6_i_26_n_6
    SLICE_X21Y130        LUT1 (Prop_lut1_I0_O)        0.303    32.420 r  WARIO/BRAM00/g2_b6_i_40/O
                         net (fo=1, routed)           0.000    32.420    WARIO/BRAM00/g2_b6_i_40_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.821 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.821    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.049 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.411    34.459    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X22Y139        LUT3 (Prop_lut3_I1_O)        0.313    34.772 r  M1/WARIO/BRAM00/data_out[5]_i_242/O
                         net (fo=102, routed)         1.902    36.675    M1/WARIO/BRAM00/data_out[5]_i_242_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I0_O)        0.124    36.799 r  M1/WARIO/BRAM00/data_out[11]_i_284/O
                         net (fo=3, routed)           0.769    37.568    M1/WARIO/BRAM00/data_out[11]_i_284_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I5_O)        0.124    37.692 r  M1/WARIO/BRAM00/data_out[8]_i_251/O
                         net (fo=1, routed)           0.000    37.692    M1/WARIO/BRAM00/data_out[8]_i_251_n_0
    SLICE_X29Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    37.909 r  M1/WARIO/BRAM00/data_out_reg[8]_i_124/O
                         net (fo=1, routed)           0.000    37.909    M1/WARIO/BRAM00/data_out_reg[8]_i_124_n_0
    SLICE_X29Y139        MUXF8 (Prop_muxf8_I1_O)      0.094    38.003 r  M1/WARIO/BRAM00/data_out_reg[8]_i_47/O
                         net (fo=1, routed)           0.878    38.881    M1/WARIO/BRAM00/data_out_reg[8]_i_47_n_0
    SLICE_X23Y140        LUT6 (Prop_lut6_I1_O)        0.316    39.197 r  M1/WARIO/BRAM00/data_out[8]_i_17/O
                         net (fo=1, routed)           0.000    39.197    M1/WARIO/BRAM00/data_out[8]_i_17_n_0
    SLICE_X23Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    39.409 r  M1/WARIO/BRAM00/data_out_reg[8]_i_6/O
                         net (fo=1, routed)           0.832    40.241    M1/WARIO/BRAM00/data_out_reg[8]_i_6_n_0
    SLICE_X23Y139        LUT6 (Prop_lut6_I3_O)        0.299    40.540 r  M1/WARIO/BRAM00/data_out[8]_i_2/O
                         net (fo=1, routed)           0.000    40.540    M1/WARIO/BRAM00/data_out[8]_i_2_n_0
    SLICE_X23Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    40.752 r  M1/WARIO/BRAM00/data_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    40.752    M1/WARIO/BRAM00/data_out_reg[8]_i_1_n_0
    SLICE_X23Y139        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.611     1.614    M1/WARIO/BRAM00/clk_out1
    SLICE_X23Y139        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.234%)  route 0.242ns (56.766%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.242     0.383    V1/pix_reg[11]
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.043     0.426 r  V1/pix[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.426    M1/WARIO/pix_reg[12]_0[3]
    SLICE_X28Y101        FDCE                                         r  M1/WARIO/pix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.918     0.920    M1/WARIO/clk_out1
    SLICE_X28Y101        FDCE                                         r  M1/WARIO/pix_reg[3]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.500%)  route 0.242ns (56.500%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.242     0.383    V1/pix_reg[11]
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.045     0.428 r  V1/pix[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.428    M1/WARIO/pix_reg[12]_0[1]
    SLICE_X28Y101        FDCE                                         r  M1/WARIO/pix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.918     0.920    M1/WARIO/clk_out1
    SLICE_X28Y101        FDCE                                         r  M1/WARIO/pix_reg[1]/C

Slack:                    inf
  Source:                 M1/CHAIN/current_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/CHAIN/BALLBRAM1/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.129%)  route 0.266ns (58.871%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE                         0.000     0.000 r  M1/CHAIN/current_sprite_reg[2]/C
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M1/CHAIN/current_sprite_reg[2]/Q
                         net (fo=13, routed)          0.266     0.407    M1/CHAIN/BALLBRAM1/data_out_reg[0]_0[2]
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.452 r  M1/CHAIN/BALLBRAM1/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.452    M1/CHAIN/BALLBRAM1/data_out[7]_i_1_n_0
    SLICE_X42Y80         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.821     0.822    M1/CHAIN/BALLBRAM1/clk_out1
    SLICE_X42Y80         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[7]/C

Slack:                    inf
  Source:                 M1/super_move_delay_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.255%)  route 0.288ns (60.745%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDCE                         0.000     0.000 r  M1/super_move_delay_flag_reg/C
    SLICE_X35Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  M1/super_move_delay_flag_reg/Q
                         net (fo=2, routed)           0.288     0.429    M1/super_move_delay_flag_reg_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.474 r  M1/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.474    M1/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.917     0.919    M1/clk_out1
    SLICE_X40Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 M1/init_delay_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.956%)  route 0.291ns (61.044%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE                         0.000     0.000 r  M1/init_delay_flag_reg/C
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  M1/init_delay_flag_reg/Q
                         net (fo=2, routed)           0.291     0.432    M1/init_delay_flag_reg_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I1_O)        0.045     0.477 r  M1/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.477    M1/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X40Y101        FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.917     0.919    M1/clk_out1
    SLICE_X40Y101        FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.975%)  route 0.331ns (64.025%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.331     0.472    V1/pix_reg[11]
    SLICE_X27Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.517 r  V1/pix[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.517    M1/WARIO/pix_reg[12]_0[11]
    SLICE_X27Y100        FDCE                                         r  M1/WARIO/pix_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.919     0.921    M1/WARIO/clk_out1
    SLICE_X27Y100        FDCE                                         r  M1/WARIO/pix_reg[11]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.975%)  route 0.331ns (64.025%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.331     0.472    V1/pix_reg[11]
    SLICE_X27Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.517 r  V1/pix[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.517    M1/WARIO/pix_reg[12]_0[9]
    SLICE_X27Y100        FDCE                                         r  M1/WARIO/pix_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.919     0.921    M1/WARIO/clk_out1
    SLICE_X27Y100        FDCE                                         r  M1/WARIO/pix_reg[9]/C

Slack:                    inf
  Source:                 M1/super_move_delay_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.207%)  route 0.392ns (67.793%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDCE                         0.000     0.000 r  M1/super_move_delay_flag_reg/C
    SLICE_X35Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/super_move_delay_flag_reg/Q
                         net (fo=2, routed)           0.392     0.533    M1/super_move_delay_flag_reg_n_0
    SLICE_X39Y101        LUT3 (Prop_lut3_I0_O)        0.045     0.578 r  M1/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.578    M1/FSM_onehot_current_state[6]_i_1_n_0
    SLICE_X39Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.917     0.919    M1/clk_out1
    SLICE_X39Y101        FDCE                                         r  M1/FSM_onehot_current_state_reg[6]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.184ns (30.717%)  route 0.415ns (69.283%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.415     0.556    V1/pix_reg[11]
    SLICE_X27Y100        LUT4 (Prop_lut4_I3_O)        0.043     0.599 r  V1/pix[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.599    M1/WARIO/pix_reg[12]_0[7]
    SLICE_X27Y100        FDCE                                         r  M1/WARIO/pix_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.919     0.921    M1/WARIO/clk_out1
    SLICE_X27Y100        FDCE                                         r  M1/WARIO/pix_reg[7]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.947%)  route 0.415ns (69.053%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.415     0.556    V1/pix_reg[11]
    SLICE_X27Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.601 r  V1/pix[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.601    M1/WARIO/pix_reg[12]_0[5]
    SLICE_X27Y100        FDCE                                         r  M1/WARIO/pix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.919     0.921    M1/WARIO/clk_out1
    SLICE_X27Y100        FDCE                                         r  M1/WARIO/pix_reg[5]/C





