

================================================================
== Vivado HLS Report for 'block_mmul'
================================================================
* Date:           Sun Nov 26 02:18:15 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1000019|  1000019| 10.000 ms | 10.000 ms |  1000019|  1000019|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  1000017|  1000017|        34|         16|          1|  62500|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     16|       -|      -|    -|
|Expression       |        -|      0|       0|    894|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    534|    -|
|Register         |        0|      -|    1066|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|    1066|   1460|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |block_mmul_mac_mubkb_U1   |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U2   |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U3   |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U4   |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U5   |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U6   |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U7   |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U8   |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U9   |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U10  |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U11  |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U12  |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U13  |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U14  |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U15  |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    |block_mmul_mac_mubkb_U16  |block_mmul_mac_mubkb  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln43_16_fu_417_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln43_17_fu_540_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln43_18_fu_594_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln43_19_fu_668_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln43_20_fu_704_p2     |     *    |      0|  0|  33|           7|           7|
    |add_ln37_fu_371_p2        |     +    |      0|  0|  23|          16|           1|
    |add_ln38_1_fu_523_p2      |     +    |      0|  0|  14|          10|           1|
    |add_ln43_16_fu_581_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_17_fu_656_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_18_fu_692_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_19_fu_728_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_20_fu_549_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_21_fu_600_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_22_fu_710_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_23_fu_755_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_24_fu_773_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_25_fu_568_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_26_fu_609_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_27_fu_719_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_28_fu_764_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_29_fu_777_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_30_fu_627_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_31_fu_674_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_32_fu_737_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_33_fu_781_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_34_fu_790_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_35_fu_646_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_36_fu_683_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_37_fu_746_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_38_fu_794_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln43_39_fu_803_p2     |     +    |      0|  0|  19|          14|          14|
    |ii_fu_459_p2              |     +    |      0|  0|  15|           7|           3|
    |jj_fu_823_p2              |     +    |      0|  0|  15|           7|           3|
    |k_fu_377_p2               |     +    |      0|  0|  15|           7|           1|
    |icmp_ln37_fu_365_p2       |   icmp   |      0|  0|  13|          16|          13|
    |icmp_ln38_fu_383_p2       |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln39_fu_447_p2       |   icmp   |      0|  0|  11|           7|           6|
    |or_ln43_1_fu_618_p2       |    or    |      0|  0|   7|           7|           2|
    |or_ln43_2_fu_637_p2       |    or    |      0|  0|   7|           7|           2|
    |or_ln43_3_fu_347_p2       |    or    |      0|  0|   7|           7|           1|
    |or_ln43_4_fu_353_p2       |    or    |      0|  0|   7|           7|           2|
    |or_ln43_5_fu_359_p2       |    or    |      0|  0|   7|           7|           2|
    |or_ln43_6_fu_453_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln43_7_fu_481_p2       |    or    |      0|  0|   7|           7|           1|
    |or_ln43_8_fu_495_p2       |    or    |      0|  0|   7|           7|           2|
    |or_ln43_9_fu_509_p2       |    or    |      0|  0|   7|           7|           2|
    |or_ln43_fu_559_p2         |    or    |      0|  0|   7|           7|           1|
    |select_ln38_fu_529_p3     |  select  |      0|  0|  10|           1|           1|
    |select_ln43_10_fu_515_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln43_1_fu_397_p3   |  select  |      0|  0|   7|           1|           1|
    |select_ln43_2_fu_405_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln43_3_fu_423_p3   |  select  |      0|  0|   7|           1|           1|
    |select_ln43_4_fu_431_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln43_5_fu_439_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln43_6_fu_465_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln43_7_fu_473_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln43_8_fu_487_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln43_9_fu_501_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln43_fu_389_p3     |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 894|         528|         477|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |A_address0                                 |  27|          5|   14|         70|
    |B_address0                                 |  15|          3|   14|         42|
    |B_address1                                 |  15|          3|   14|         42|
    |ap_NS_fsm                                  |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_ii_0_phi_fu_310_p4              |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten29_phi_fu_277_p4  |   9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten_phi_fu_299_p4    |   9|          2|   10|         20|
    |ap_phi_mux_jj_0_phi_fu_321_p4              |   9|          2|    7|         14|
    |ap_phi_mux_k_0_phi_fu_288_p4               |   9|          2|    7|         14|
    |ii_0_reg_306                               |   9|          2|    7|         14|
    |indvar_flatten29_reg_273                   |   9|          2|   16|         32|
    |indvar_flatten_reg_295                     |   9|          2|   10|         20|
    |jj_0_reg_317                               |   9|          2|    7|         14|
    |k_0_reg_284                                |   9|          2|    7|         14|
    |out_r_address0                             |  85|         17|   14|        238|
    |out_r_address1                             |  85|         17|   14|        238|
    |out_r_d0                                   |  44|          9|   16|        144|
    |out_r_d1                                   |  44|          9|   16|        144|
    |reg_332                                    |   9|          2|   16|         32|
    |reg_337                                    |   9|          2|   16|         32|
    |reg_342                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 534|        110|  246|       1223|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |A_load_1_reg_1165                   |  16|   0|   16|          0|
    |A_load_2_reg_1193                   |  16|   0|   16|          0|
    |A_load_3_reg_1221                   |  16|   0|   16|          0|
    |A_load_reg_1102                     |  16|   0|   16|          0|
    |B_load_1_reg_1054                   |  16|   0|   16|          0|
    |B_load_2_reg_1115                   |  16|   0|   16|          0|
    |B_load_3_reg_1128                   |  16|   0|   16|          0|
    |B_load_reg_1041                     |  16|   0|   16|          0|
    |add_ln37_reg_926                    |  16|   0|   16|          0|
    |add_ln43_10_reg_1336                |  16|   0|   16|          0|
    |add_ln43_14_reg_1346                |  16|   0|   16|          0|
    |add_ln43_15_reg_1351                |  16|   0|   16|          0|
    |add_ln43_1_reg_1178                 |  16|   0|   16|          0|
    |add_ln43_24_reg_1229                |  14|   0|   14|          0|
    |add_ln43_29_reg_1234                |  13|   0|   14|          1|
    |add_ln43_2_reg_1211                 |  16|   0|   16|          0|
    |add_ln43_34_reg_1244                |  14|   0|   14|          0|
    |add_ln43_39_reg_1254                |  12|   0|   14|          2|
    |add_ln43_3_reg_1259                 |  16|   0|   16|          0|
    |add_ln43_4_reg_1280                 |  16|   0|   16|          0|
    |add_ln43_5_reg_1301                 |  16|   0|   16|          0|
    |add_ln43_6_reg_1311                 |  16|   0|   16|          0|
    |add_ln43_7_reg_1321                 |  16|   0|   16|          0|
    |add_ln43_8_reg_1326                 |  16|   0|   16|          0|
    |add_ln43_9_reg_1331                 |  16|   0|   16|          0|
    |add_ln43_reg_1155                   |  16|   0|   16|          0|
    |ap_CS_fsm                           |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |icmp_ln37_reg_922                   |   1|   0|    1|          0|
    |ii_0_reg_306                        |   7|   0|    7|          0|
    |indvar_flatten29_reg_273            |  16|   0|   16|          0|
    |indvar_flatten_reg_295              |  10|   0|   10|          0|
    |jj_0_reg_317                        |   7|   0|    7|          0|
    |jj_reg_1341                         |   7|   0|    7|          0|
    |k_0_reg_284                         |   7|   0|    7|          0|
    |mul_ln43_16_reg_937                 |  12|   0|   14|          2|
    |mul_ln43_17_reg_980                 |  12|   0|   14|          2|
    |mul_ln43_18_reg_1027                |  12|   0|   14|          2|
    |mul_ln43_19_reg_1093                |  12|   0|   14|          2|
    |mul_ln43_20_reg_1141                |  12|   0|   14|          2|
    |out_addr_10_reg_1239                |  14|   0|   14|          0|
    |out_addr_11_reg_1249                |  12|   0|   14|          2|
    |out_addr_12_reg_1269                |  14|   0|   14|          0|
    |out_addr_13_reg_1274                |  13|   0|   14|          1|
    |out_addr_14_reg_1290                |  14|   0|   14|          0|
    |out_addr_14_reg_1290_pp0_iter1_reg  |  14|   0|   14|          0|
    |out_addr_15_reg_1296                |  12|   0|   14|          2|
    |out_addr_15_reg_1296_pp0_iter1_reg  |  12|   0|   14|          2|
    |out_addr_1_reg_1049                 |  13|   0|   14|          1|
    |out_addr_2_reg_1110                 |  14|   0|   14|          0|
    |out_addr_3_reg_1123                 |  12|   0|   14|          2|
    |out_addr_4_reg_1150                 |  14|   0|   14|          0|
    |out_addr_5_reg_1160                 |  13|   0|   14|          1|
    |out_addr_6_reg_1183                 |  14|   0|   14|          0|
    |out_addr_7_reg_1188                 |  12|   0|   14|          2|
    |out_addr_8_reg_1201                 |  14|   0|   14|          0|
    |out_addr_9_reg_1206                 |  13|   0|   14|          1|
    |out_addr_reg_1036                   |  14|   0|   14|          0|
    |out_load_11_reg_1285                |  16|   0|   16|          0|
    |out_load_13_reg_1306                |  16|   0|   16|          0|
    |out_load_15_reg_1316                |  16|   0|   16|          0|
    |out_load_7_reg_1216                 |  16|   0|   16|          0|
    |out_load_9_reg_1264                 |  16|   0|   16|          0|
    |reg_328                             |  16|   0|   16|          0|
    |reg_332                             |  16|   0|   16|          0|
    |reg_337                             |  16|   0|   16|          0|
    |reg_342                             |  16|   0|   16|          0|
    |select_ln38_reg_975                 |  10|   0|   10|          0|
    |select_ln43_10_reg_970              |   5|   0|    7|          2|
    |select_ln43_2_reg_931               |   7|   0|    7|          0|
    |select_ln43_6_reg_945               |   7|   0|    7|          0|
    |select_ln43_7_reg_954               |   7|   0|    7|          0|
    |select_ln43_8_reg_960               |   6|   0|    7|          1|
    |select_ln43_9_reg_965               |   6|   0|    7|          1|
    |zext_ln43_10_reg_989                |   7|   0|   14|          7|
    |zext_ln43_16_reg_1002               |   6|   0|   14|          8|
    |zext_ln43_22_reg_1062               |   6|   0|   14|          8|
    |zext_ln43_28_reg_1075               |   5|   0|   14|          9|
    |zext_ln43_reg_1015                  |   7|   0|   14|          7|
    |icmp_ln37_reg_922                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1066|  32| 1073|         70|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|A_address0      | out |   14|  ap_memory |       A      |     array    |
|A_ce0           | out |    1|  ap_memory |       A      |     array    |
|A_q0            |  in |   16|  ap_memory |       A      |     array    |
|B_address0      | out |   14|  ap_memory |       B      |     array    |
|B_ce0           | out |    1|  ap_memory |       B      |     array    |
|B_q0            |  in |   16|  ap_memory |       B      |     array    |
|B_address1      | out |   14|  ap_memory |       B      |     array    |
|B_ce1           | out |    1|  ap_memory |       B      |     array    |
|B_q1            |  in |   16|  ap_memory |       B      |     array    |
|out_r_address0  | out |   14|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   16|  ap_memory |     out_r    |     array    |
|out_r_q0        |  in |   16|  ap_memory |     out_r    |     array    |
|out_r_address1  | out |   14|  ap_memory |     out_r    |     array    |
|out_r_ce1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d1        | out |   16|  ap_memory |     out_r    |     array    |
|out_r_q1        |  in |   16|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

