{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609522910728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609522910728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 00:41:50 2021 " "Processing started: Sat Jan 02 00:41:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609522910728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609522910728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spreader -c spreader " "Command: quartus_map --read_settings_files=on --write_settings_files=off spreader -c spreader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609522910728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609522911066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609522911066 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \";\" matrix_location_spreader.sv(21) " "Verilog HDL syntax error at matrix_location_spreader.sv(21) near text: \"#\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "spreaders/matrix_location_spreader.sv" "" { Text "G:/neural-burning/spreader/spreaders/matrix_location_spreader.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1609522917044 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \";\" matrix_location_spreader.sv(25) " "Verilog HDL syntax error at matrix_location_spreader.sv(25) near text: \"#\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "spreaders/matrix_location_spreader.sv" "" { Text "G:/neural-burning/spreader/spreaders/matrix_location_spreader.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1609522917044 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "matrix_location_spreader matrix_location_spreader.sv(9) " "Verilog Module Declaration warning at matrix_location_spreader.sv(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"matrix_location_spreader\"" {  } { { "spreaders/matrix_location_spreader.sv" "" { Text "G:/neural-burning/spreader/spreaders/matrix_location_spreader.sv" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609522917046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "matrix_location_spreader matrix_location_spreader.sv(1) " "Ignored design unit \"matrix_location_spreader\" at matrix_location_spreader.sv(1) due to previous errors" {  } { { "spreaders/matrix_location_spreader.sv" "" { Text "G:/neural-burning/spreader/spreaders/matrix_location_spreader.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1609522917048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spreaders/matrix_location_spreader.sv 0 0 " "Found 0 design units, including 0 entities, in source file spreaders/matrix_location_spreader.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609522917049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spreader.sv 1 1 " "Found 1 design units, including 1 entities, in source file spreader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spreader " "Found entity 1: spreader" {  } { { "spreader.sv" "" { Text "G:/neural-burning/spreader/spreader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609522917053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609522917053 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609522917124 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 02 00:41:57 2021 " "Processing ended: Sat Jan 02 00:41:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609522917124 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609522917124 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609522917124 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609522917124 ""}
