  ;!3

  



declare void @llvm.arm.gnefdined(i32) 



;:      
 ;    !33=!  {flo E   !2=!  {  %$4*@Z48} 

@0 =  common global i3
2


 global i32


 36 

@i = linkonce_odr global i32 1



define void @f() prologue i32 1 {  ret void
}




define void @g() prologue i32* @i {
  ret void
}
target d !3=!  {!3} ! 6= !{! 6} 

define i64 @test_vaddlv_s32(<2 x i32>atalayout = "E %a1) nounwind readn-m:e-i=!  {i1o