// Seed: 1513316295
module module_0;
  wire id_2;
  assign id_1 = -1'd0;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
macromodule module_1;
  assign id_1 = (id_1) + -1;
  assign id_2 = id_1;
  logic [7:0] id_3;
  wand id_4;
  assign id_3[1] = id_4;
  always_latch if (id_4) id_1 = -1;
  assign id_1 = 1;
  uwire id_5, id_6, id_7 = id_1;
  always_latch id_1 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_6 = id_6;
  uwire id_8 = 1, id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
