============================= test session starts ==============================
collected 937 items

tests/bidirectional/01_blank_circuit/test_blank_circuit.py .             [  0%]
tests/bidirectional/02_kicad_to_python/test_kicad_to_python.py .         [  0%]
tests/bidirectional/03_python_to_kicad/test_python_to_kicad.py .         [  0%]
tests/bidirectional/04_roundtrip/test_roundtrip.py .                     [  0%]
tests/bidirectional/05_add_resistor_kicad_to_python/test_add_resistor_kicad_to_python.py . [  0%]
                                                                         [  0%]
tests/bidirectional/06_add_component/test_add_component.py .             [  0%]
tests/bidirectional/07_delete_component/test_07_b_delete_component_kicad.py . [  0%]
                                                                         [  0%]
tests/bidirectional/07_delete_component/test_07_delete_component.py F    [  0%]
tests/bidirectional/08_modify_value/test_08_modify_value.py .            [  0%]
tests/bidirectional/09_position_preservation/test_09_position_preservation.py . [  1%]
                                                                         [  1%]
tests/bidirectional/10_generate_with_net/test_10_generate_with_net.py xF [  1%]
                                                                         [  1%]
tests/bidirectional/11_add_net_to_components/test_11_add_net_to_components.py . [  1%]
                                                                         [  1%]
tests/bidirectional/12_change_pin_connection/test_12_change_pin_connection.py F [  1%]
                                                                         [  1%]
tests/bidirectional/13_rename_component/test_13_rename_component.py F    [  1%]
tests/bidirectional/14_merge_nets/test_14_merge_nets.py x                [  1%]
tests/bidirectional/15_split_net/test_15_split_net.py x                  [  1%]
tests/bidirectional/16_add_power_symbol/test_16_add_power_symbol.py .    [  1%]
tests/bidirectional/17_add_ground_symbol/test_17_add_ground_symbol.py .  [  2%]
tests/bidirectional/18_multiple_power_domains/test_18_multiple_power_domains.py F [  2%]
                                                                         [  2%]
tests/bidirectional/19_swap_component_type/test_19_swap_component_type.py F [  2%]
                                                                         [  2%]
tests/bidirectional/20_component_orientation/test_20_component_orientation.py . [  2%]
                                                                         [  2%]
tests/bidirectional/21_multi_unit_components/test_21_multi_unit_components.py x [  2%]
                                                                         [  2%]
tests/bidirectional/22_add_subcircuit_sheet/test_22_add_subcircuit_sheet.py . [  2%]
                                                                         [  2%]
tests/bidirectional/22_add_subcircuit_sheet/test_22_progressive_subcircuit_addition.py F [  2%]
                                                                         [  2%]
tests/bidirectional/23_remove_subcircuit_sheet/test_23_remove_subcircuit_sheet.py . [  2%]
                                                                         [  2%]
tests/bidirectional/24_add_global_label/test_24_add_global_label.py .    [  2%]
tests/bidirectional/24_add_global_label/test_24_cross_sheet_connection.py F [  2%]
                                                                         [  2%]
tests/bidirectional/25_add_local_label/test_25_add_local_label.py .      [  3%]
tests/bidirectional/26_power_symbol_replacement/test_26_power_symbol_replacement.py F [  3%]
                                                                         [  3%]
tests/bidirectional/28_add_no_connect/test_28_add_no_connect.py .        [  3%]
tests/bidirectional/29_component_custom_properties/test_custom_properties.py . [  3%]
...F....F....ss                                                          [  5%]
tests/bidirectional/30_component_missing_footprint/test_30_component_missing_footprint.py F [  5%]
                                                                         [  5%]
tests/bidirectional/31_isolated_component/test_31_isolated_component.py . [  5%]
                                                                         [  5%]
tests/bidirectional/32_text_annotations/test_32_text_annotations.py .    [  5%]
tests/bidirectional/33_bus_connections/test_33_bus_connections.py F      [  5%]
tests/bidirectional/34_bulk_component_add/test_34_bulk_component_add.py . [  5%]
                                                                         [  5%]
tests/bidirectional/35_bulk_component_remove/test_35_bulk_component_remove.py F [  5%]
                                                                         [  5%]
tests/bidirectional/36_copy_paste_component/test_36_copy_paste_component.py x [  5%]
s                                                                        [  5%]
tests/bidirectional/37_replace_subcircuit_contents/test_37_replace_subcircuit_contents.py F [  5%]
                                                                         [  5%]
tests/bidirectional/38_empty_subcircuit/test_38_empty_subcircuit.py .    [  6%]
tests/bidirectional/39_modify_component_in_subcircuit/test_39_modify_component_in_subcircuit.py . [  6%]
                                                                         [  6%]
tests/bidirectional/40_net_operations_in_subcircuit/test_40_net_operations_in_subcircuit.py F [  6%]
                                                                         [  6%]
tests/bidirectional/41_copy_component_cross_sheet/test_41_copy_component_cross_sheet.py x [  6%]
x                                                                        [  6%]
tests/bidirectional/42_move_component_between_sheets/test_42_move_between_sheets.py x [  6%]
X                                                                        [  6%]
tests/bidirectional/43_differential_pairs/test_43_differential_pairs.py x [  6%]
F                                                                        [  6%]
tests/bidirectional/44_subcircuit_hierarchical_ports/test_44_subcircuit_hierarchical_ports.py F [  7%]
                                                                         [  7%]
tests/bidirectional/45_import_power_symbols_from_kicad/test_45_import_power_symbols.py F [  7%]
                                                                         [  7%]
tests/bidirectional/46_export_power_symbols_to_kicad/test_46_export_power.py x [  7%]
                                                                         [  7%]
tests/bidirectional/47_power_symbol_in_subcircuit/test_47_power_in_subcircuit.py x [  7%]
                                                                         [  7%]
tests/bidirectional/48_multi_voltage_subcircuit/test_48_multi_voltage.py x [  7%]
                                                                         [  7%]
tests/bidirectional/49_annotate_schematic/test_49_annotate.py .          [  7%]
tests/bidirectional/50_component_footprint_change/test_50_footprint_change.py F [  7%]
                                                                         [  7%]
tests/bidirectional/51_sync_after_external_edit/test_51_external_edit.py F [  7%]
                                                                         [  7%]
tests/bidirectional/52_unicode_component_names/test_52_unicode.py F      [  7%]
tests/bidirectional/53_reference_collision_detection/test_53_collision.py . [  8%]
                                                                         [  8%]
tests/bidirectional/54_drc_validation/test_54_drc.py F.                  [  8%]
tests/bidirectional/55_erc_validation/test_55_erc.py FF                  [  8%]
tests/bidirectional/56_bom_export/test_56_bom.py .                       [  8%]
tests/bidirectional/57_global_label_multi_sheet/test_57_global_label_multi_sheet.py x [  8%]
                                                                         [  8%]
tests/bidirectional/58_hierarchical_pin_to_global_label/test_58_mixed_labels.py x [  8%]
.                                                                        [  8%]
tests/bidirectional/59_modify_hierarchical_pin_name/test_59_rename_pin.py x [  8%]
                                                                         [  8%]
tests/bidirectional/60_remove_hierarchical_pin/test_60_remove_pin.py x   [  9%]
tests/bidirectional/61_large_circuit_performance/test_61_large_circuit.py F [  9%]
                                                                         [  9%]
tests/bidirectional/62_wire_routing_preservation/test_62_wire_routing.py x [  9%]
.                                                                        [  9%]
tests/bidirectional/63_component_rotation_preservation/test_63_rotation.py F [  9%]
                                                                         [  9%]
tests/bidirectional/64_complex_multi_step_workflow/test_64_complex_workflow.py . [  9%]
                                                                         [  9%]
tests/bidirectional/65_conflict_resolution/test_65_conflict.py .         [  9%]
tests/bidirectional/66_duplicate_net_names_isolation/test_66_duplicate_net_names_isolation.py F [  9%]
                                                                         [  9%]
tests/bidirectional/67_connected_multi_level_hierarchy/test_67_connected_multi_level_hierarchy.py F [  9%]
                                                                         [  9%]
tests/bidirectional/68_dynamic_sheet_sizing/test_68_dynamic_sheet_sizing.py x [ 10%]
                                                                         [ 10%]
tests/e2e/test_bom_export.py ....s...                                    [ 10%]
tests/e2e/test_gerber_export.py ......F.                                 [ 11%]
tests/e2e/test_kicad_sync_integration.py ss.ss                           [ 12%]
tests/e2e/test_pdf_export.py FF......                                    [ 13%]
tests/e2e/test_roundtrip_advanced.py FF..F.F                             [ 13%]
tests/e2e/test_roundtrip_preservation.py .F..                            [ 14%]
tests/integration/io/test_json_loader.py ......                          [ 14%]
tests/integration/kicad/test_component_manager_deletion.py FF.FFFFFFF    [ 16%]
tests/integration/test_bidirectional_sync.py FFFFFFF                     [ 16%]
tests/integration/test_blank_pcb_generation.py ....                      [ 17%]
tests/integration/test_comment_extractor.py .................            [ 18%]
tests/integration/test_component_rename_sync.py EFEEF                    [ 19%]
tests/integration/test_critical_bug_1_integration.py .                   [ 19%]
tests/integration/test_fast_jlc_integration.py sss....                   [ 20%]
tests/integration/test_fmea_integration.py .s..s.                        [ 21%]
tests/integration/test_issue_385_hierarchical_labels.py FF.              [ 21%]
tests/integration/test_kicad_importer.py ..F..FF.F...                    [ 22%]
tests/integration/test_kicad_schematic_parser.py ...........             [ 23%]
tests/integration/test_kicad_symbol_cache.py ...........                 [ 24%]
tests/integration/test_kicad_syncer_json_workflow.py ..s....             [ 25%]
tests/integration/test_kicad_to_json_export.py ........                  [ 26%]
tests/integration/test_kicad_to_python_syncer_refactored.py ..........F. [ 27%]
                                                                         [ 27%]
tests/integration/test_pcb_synchronization.py ..FFFFF                    [ 28%]
tests/integration/test_phase0_json_canonical.py F....FFF.FFF..sF         [ 30%]
tests/integration/test_source_ref_rewriter.py .....s..s.ss..s.sssss.ssss [ 33%]
.                                                                        [ 33%]
tests/integration/test_source_ref_rewriter_critical.py .ss......s        [ 34%]
tests/integration/test_source_ref_rewriting_integration.py sssssssss.sss [ 35%]
ssss                                                                     [ 36%]
tests/integration/test_source_rewriting_end_to_end.py ...                [ 36%]
tests/kicad/test_netlist_export_comparison.py ...                        [ 36%]
tests/kicad/test_netlist_exporter.py .........                           [ 37%]
tests/kicad_netlist_exporter/test_control_board_round_trip.py s          [ 37%]
tests/kicad_netlist_exporter/test_netlist1_validation.py ........        [ 38%]
tests/kicad_netlist_exporter/test_netlist2_validation.py .........       [ 39%]
tests/kicad_netlist_exporter/test_netlist3_validation.py ............    [ 40%]
tests/kicad_netlist_exporter/test_netlist4_validation.py ...........     [ 42%]
tests/kicad_netlist_exporter/test_netlist5_validation.py ............    [ 43%]
tests/kicad_netlist_exporter/test_netlist_exporter_basics.py ...         [ 43%]
tests/kicad_netlist_exporter/test_sheet_hierarchy.py F............       [ 45%]
tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py . [ 45%]
..F.F..F                                                                 [ 45%]
tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py F [ 46%]
FFFFFF                                                                   [ 46%]
tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py F [ 46%]
FFFF                                                                     [ 47%]
tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py . [ 47%]
...F...                                                                  [ 48%]
tests/pcb_generation/01_blank_pcb_generation/test_01_blank_pcb_generation.py F [ 48%]
                                                                         [ 48%]
tests/pcb_generation/02_placement_preservation/test_02_placement_preservation.py F [ 48%]
                                                                         [ 48%]
tests/pcb_generation/03_add_component_collision_avoidance/test_03_add_component_collision_avoidance.py F [ 48%]
                                                                         [ 48%]
tests/pcb_generation/04_delete_component/test_04_delete_component.py F   [ 48%]
tests/pcb_generation/05_modify_component_fields/test_05_modify_component_fields.py F [ 48%]
                                                                         [ 48%]
tests/pcb_generation/06_component_rotation/test_06_component_rotation.py F [ 48%]
                                                                         [ 48%]
tests/pcb_generation/07_round_trip_regeneration/test_07_round_trip_regeneration.py F [ 48%]
                                                                         [ 48%]
tests/pcb_generation/08_component_layer_assignment/test_08_component_layer_assignment.py F [ 48%]
                                                                         [ 48%]
tests/pcb_generation/09_board_outline_definition/test_09_board_outline_definition.py F [ 49%]
                                                                         [ 49%]
tests/pcb_generation/10_mounting_holes/test_10_mounting_holes.py F       [ 49%]
tests/pcb_generation/11_footprint_library_sync/test_11_footprint_library_sync.py F [ 49%]
                                                                         [ 49%]
tests/pcb_generation/12_through_hole_vias/test_12_through_hole_vias.py F [ 49%]
                                                                         [ 49%]
tests/pcb_generation/13_blind_vias/test_13_blind_vias.py F               [ 49%]
tests/pcb_generation/14_buried_vias/test_14_buried_vias.py F             [ 49%]
tests/pcb_generation/15_silkscreen_features/test_15_silkscreen_features.py F [ 49%]
                                                                         [ 49%]
tests/pcb_generation/16_fiducial_markers/test_16_fiducial_markers.py F   [ 49%]
tests/pcb_generation/17_gerber_drill_export/test_17_gerber_drill_export.py F [ 49%]
                                                                         [ 49%]
tests/pcb_generation/18_pnp_bom_export/test_18_pnp_bom_export.py F       [ 50%]
tests/placement/test_improved_placement.py F                             [ 50%]
tests/test_bidirectional_automated/test_automated_kicad_to_python.py FsF [ 50%]
F                                                                        [ 50%]
tests/test_bidirectional_automated/test_automated_python_to_kicad.py ... [ 50%]
FFFFFF                                                                   [ 51%]
tests/test_bidirectional_automated/test_automated_roundtrip.py FFFFF     [ 52%]
tests/test_bidirectional_automated/test_component_operations.py FFFFFF   [ 52%]
tests/test_bidirectional_automated/test_net_operations.py FFFFFFFFF      [ 53%]
tests/test_bidirectional_automated/test_position_preservation.py FFFF    [ 54%]
tests/test_digikey_integration.py ............                           [ 55%]
tests/test_hierarchical_synchronizer.py FFFF                             [ 55%]
tests/test_template_validation.py ..........................             [ 58%]
tests/test_validation/test_simple_validator.py .....                     [ 59%]
tests/unit/jlc_integration/test_jlc_parts_lookup.py .................... [ 61%]
..                                                                       [ 61%]
tests/unit/jlc_integration/test_jlc_web_scraper.py ..................... [ 63%]
                                                                         [ 63%]
tests/unit/kicad/test_library_sourcing.py .....FF......                  [ 65%]
tests/unit/test_circuit_json_schema.py .............                     [ 66%]
tests/unit/test_component_rename.py ............                         [ 67%]
tests/unit/test_core_circuit.py .....F............                       [ 69%]
tests/unit/test_debugging.py ...................                         [ 71%]
tests/unit/test_enhanced_fmea.py ...........s                            [ 72%]
tests/unit/test_fast_jlc_search.py ...........                           [ 74%]
tests/unit/test_fmea_analyzer.py ...........                             [ 75%]
tests/unit/test_kicad_string_escaping.py .........................       [ 78%]
tests/unit/test_net_properties.py ..............................         [ 81%]
tests/unit/test_pcb_synchronizer.py .........                            [ 82%]
tests/unit/test_power_net_registry.py .........................          [ 84%]
tests/unit/test_power_symbol_generation.py FFFFF...F.                    [ 85%]
tests/unit/test_python_code_generator_edge_cases.py .F.ssssssFss         [ 87%]
tests/unit/test_sync_strategies.py .................                     [ 89%]
tests/unit/test_test_plan_agent.py ..............                        [ 90%]
tests/unit/tools/project_management/test_new_project.py ................ [ 92%]
.......                                                                  [ 92%]
tests/unit/tools/project_management/test_new_project_cli.py ............ [ 94%]
......................................................                   [100%]

==================================== ERRORS ====================================
_ ERROR at setup of TestComponentRenameSync.test_rename_detected_by_uuid_match _
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_component_rename_sync.py:35: in simple_schematic_path
    r1_uuid = schematic.add_component(
              ^^^^^^^^^^^^^^^^^^^^^^^
E   AttributeError: 'Schematic' object has no attribute 'add_component'. Did you mean: 'get_component'?
_ ERROR at setup of TestComponentRenameSync.test_rename_with_position_change_matched_by_uuid _
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_component_rename_sync.py:35: in simple_schematic_path
    r1_uuid = schematic.add_component(
              ^^^^^^^^^^^^^^^^^^^^^^^
E   AttributeError: 'Schematic' object has no attribute 'add_component'. Did you mean: 'get_component'?
_ ERROR at setup of TestComponentRenameSync.test_no_duplicate_components_after_rename _
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_component_rename_sync.py:35: in simple_schematic_path
    r1_uuid = schematic.add_component(
              ^^^^^^^^^^^^^^^^^^^^^^^
E   AttributeError: 'Schematic' object has no attribute 'add_component'. Did you mean: 'get_component'?
=================================== FAILURES ===================================
___________________________ test_07_delete_component ___________________________
tests/bidirectional/07_delete_component/test_07_delete_component.py:152: in test_07_delete_component
    assert len(components) == 1, (
E   AssertionError: Step 3: Expected 1 component (R1 only), found 2
E   assert 2 == 1
E    +  where 2 = len(<kicad_sch_api.core.components.ComponentCollection object at 0x106bd0c80>)
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate KiCad with R1 and R2
======================================================================
‚úÖ Step 1: KiCad generated with R1 and R2

======================================================================
STEP 2: Comment out R2 in Python (deletion)
======================================================================
‚úÖ Step 2: R2 commented out in Python

======================================================================
STEP 3: Regenerate KiCad (should remove R2)
======================================================================
________________________ test_10_visual_validation_only ________________________
tests/bidirectional/10_generate_with_net/test_10_generate_with_net.py:360: in test_10_visual_validation_only
    assert net1_labels >= 2, (
E   AssertionError: Expected at least 2 NET1 labels, found 0
E   assert 0 >= 2
________________________ test_12_change_pin_connection _________________________
tests/bidirectional/12_change_pin_connection/test_12_change_pin_connection.py:204: in test_12_change_pin_connection
    assert "NET1" in initial_nets, (
E   AssertionError: NET1 not found in netlist! Found: []
E   assert 'NET1' in {}
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate with NET1: R1[1] ‚Üê NET1 ‚Üí R2[1]
======================================================================
‚úÖ Step 1: Initial circuit generated
   - Components: {'R1', 'R2'}
   - R1 position: (30.480, 35.560), UUID: 2643e004-9051-4441-93ab-e2edc5e00a0d
   - R2 position: (55.880, 35.560), UUID: 1d62ba69-f585-42de-a8e0-5c57a9c53021

======================================================================
STEP 2: Verify initial netlist connectivity
======================================================================

üìä Initial netlist:
_____________ test_13_rename_component_with_position_preservation ______________
tests/bidirectional/13_rename_component/test_13_rename_component.py:255: in test_13_rename_component_with_position_preservation
    assert r2.reference == "R2", (
E   AssertionError: Reference should be R2, got R1
E   assert 'R1' == 'R2'
E     
E     - R2
E     + R1
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate KiCad with R1
======================================================================
‚úÖ Step 1: R1 generated
   - Reference: R1
   - Position: (30.480, 35.560)
   - UUID: 332dcebb-b18c-44f6-8763-70235dc146dc

======================================================================
STEP 2: Move R1 to (100, 50)
======================================================================
‚úÖ Step 2: R1 moved to (100, 50)
   - Previous position: (30.480, 35.560)
   - New position: (100.000, 50.000)
   - UUID unchanged: 332dcebb-b18c-44f6-8763-70235dc146dc

======================================================================
STEP 3: Change reference R1 ‚Üí R2 in Python
======================================================================
‚úÖ Step 3: Reference changed to R2 in Python

======================================================================
STEP 4: Regenerate KiCad (test UUID-based matching)
======================================================================

üìã Synchronization output:
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1
Components in Python:    R2

Actions:
   ‚úÖ Keep: R1 (matches Python)
======================================================================

‚úÖ Single resistor circuit generated successfully!
üìÅ Open in KiCad: single_resistor/single_resistor.kicad_pro


======================================================================
STEP 5: Validate UUID matching worked (Issue #369 fix)
======================================================================
________________________ test_18_multiple_power_domains ________________________
tests/bidirectional/18_multiple_power_domains/test_18_multiple_power_domains.py:173: in test_18_multiple_power_domains
    assert len(power_symbols) == 4, f"Expected 4 power symbols, found {len(power_symbols)}"
E   AssertionError: Expected 4 power symbols, found 0
E   assert 0 == 4
E    +  where 0 = len([])
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate circuit with 4 power domains
======================================================================
______________ test_19_swap_component_type_resistor_to_capacitor _______________
tests/bidirectional/19_swap_component_type/test_19_swap_component_type.py:281: in test_19_swap_component_type_resistor_to_capacitor
    assert "C" in lib_id_str or "Capacitor" in lib_id_str, (
E   AssertionError: ‚ùå SYMBOL NOT CHANGED!
E        Expected: Device:C (capacitor)
E        Got: Device:R
E        Symbol change did NOT work!
E   assert ('C' in 'Device:R' or 'Capacitor' in 'Device:R')
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate KiCad with R1 (Device:R - resistor)
======================================================================
‚úÖ Step 1: R1 generated (Device:R)
   - Reference: R1
   - Symbol: Device:R
   - Position: (30.480, 35.560)
   - UUID: c15ae9c3-adb5-465b-bc46-747191d0bf2c

======================================================================
STEP 2: Move R1 to (100, 50)
======================================================================
‚úÖ Step 2: R1 moved to (100, 50)
   - Previous position: (30.480, 35.560)
   - New position: (100.000, 50.000)
   - UUID unchanged: c15ae9c3-adb5-465b-bc46-747191d0bf2c

======================================================================
STEP 3: Change symbol Device:R ‚Üí Device:C in Python
======================================================================
‚úÖ Step 3: Symbol changed to Device:C in Python
   - From: symbol="Device:R" (resistor)
   - To: symbol="Device:C" (capacitor)
   - Reference: R1 (unchanged)

======================================================================
STEP 4: Regenerate KiCad (test UUID-based matching)
======================================================================

üìã Synchronization output:
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1
Components in Python:    R1

Actions:
   ‚úÖ Keep: R1 (matches Python)
======================================================================

‚úÖ Single resistor circuit generated successfully!
üìÅ Open in KiCad: single_resistor/single_resistor.kicad_pro


======================================================================
STEP 5: Validate UUID matching worked (symbol type change)
======================================================================
___________________ test_22_progressive_subcircuit_addition ____________________
tests/bidirectional/22_add_subcircuit_sheet/test_22_progressive_subcircuit_addition.py:115: in test_22_progressive_subcircuit_addition
    assert main_schematic.exists(), "Main schematic not created"
E   AssertionError: Main schematic not created
E   assert False
E    +  where False = exists()
E    +    where exists = PosixPath('/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/22_add_subcircuit_sheet/progressive_hierarchy/progressive_hierarchy.kicad_sch').exists
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate single-level circuit (main with R1)
======================================================================
_________________ test_24_cross_sheet_hierarchical_connection __________________
tests/bidirectional/24_add_global_label/test_24_cross_sheet_connection.py:156: in test_24_cross_sheet_hierarchical_connection
    assert parent_schematic.exists(), "Parent schematic not created"
E   AssertionError: Parent schematic not created
E   assert False
E    +  where False = exists()
E    +    where exists = PosixPath('/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/24_add_global_label/hierarchical_connection/hierarchical_connection.kicad_sch').exists
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate parent + child circuits (unconnected)
======================================================================
_______________________ test_26_power_symbol_replacement _______________________
tests/bidirectional/26_power_symbol_replacement/test_26_power_symbol_replacement.py:148: in test_26_power_symbol_replacement
    assert len(components) == 10, f"Expected 10 components (5 resistors + 5 power symbols), found {len(components)}"
E   AssertionError: Expected 10 components (5 resistors + 5 power symbols), found 5
E   assert 5 == 10
E    +  where 5 = len(<kicad_sch_api.core.components.ComponentCollection object at 0x110881610>)
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate all power symbols (VCC, +3V3, +5V, GND, -5V)
======================================================================
______ TestCustomPropertiesPythonToKiCad.test_system_properties_prefixed _______
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/29_component_custom_properties/test_custom_properties.py:164: in test_system_properties_prefixed
    assert "(property \"_circuit_synth_" in content, \
E   AssertionError: System properties not prefixed
E   assert '(property "_circuit_synth_' in '(kicad_sch\n\t(version 20250114)\n\t(generator "circuit_synth")\n\t(generator_version "0.8.36")\n\t(uuid "65bfe33f-84...t\t)\n\t\t\t)\n\t\t)\n\t)\n\t(sheet_instances\n\t\t(path "/"\n\t\t\t(page "1")\n\t\t)\n\t)\n\t(embedded_fonts no)\n)\n'
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_system'
üîç WRITER_INIT:   Hierarchical path=['65bfe33f-842a-4eff-b0a2-7de1cc6deb44']
üîç WRITER_INIT:   Self UUID=65bfe33f-842a-4eff-b0a2-7de1cc6deb44
üîç WRITER_INIT:   Root UUID (path[0])=65bfe33f-842a-4eff-b0a2-7de1cc6deb44
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_dnp_flag_in_kicad_schemat0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_system_properties_prefixe0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_system_properties_prefixe0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_system_properties_prefixe0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_system_properties_prefixe0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.pcb_gen.pcb_generator:pcb_generator.py:258 No footprint found for R1 (Device:R)
___________ TestCustomPropertiesEdgeCases.test_empty_string_property ___________
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/core/component.py:112: in __init__
    self._validate_property(key, value)
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/core/component.py:356: in _validate_property
    raise ValidationError("cannot be empty")
E   circuit_synth.core.exception.ValidationError: cannot be empty

During handling of the above exception, another exception occurred:
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/29_component_custom_properties/test_custom_properties.py:293: in test_empty_string_property
    circuit_obj = test_circuit()
                  ^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/core/decorators.py:97: in _wrapper
    func(*args, **kwargs)
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/29_component_custom_properties/test_custom_properties.py:286: in test_circuit
    Component(
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/core/component.py:114: in __init__
    raise ValidationError(f"Invalid property '{key}': {e}")
E   circuit_synth.core.exception.ValidationError: Invalid property 'EmptyString': cannot be empty
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_none_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
____________ test_30_component_missing_footprint_graceful_handling _____________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/30_component_missing_footprint/test_30_component_missing_footprint.py:268: in test_30_component_missing_footprint_graceful_handling
    assert final_footprint is not None and final_footprint != "", (
E   AssertionError: ‚ùå Footprint should be set, got: ''
E   assert ('' is not None and '' != '')
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate KiCad with component (footprint="")
======================================================================
‚úÖ Step 1: R1 generated without footprint
   - Reference: R1
   - Footprint: '' (empty/None)
   - Position: (30.480, 35.560)
   - UUID: d964f1c0-102e-469b-a295-4bb44a7590f0

======================================================================
STEP 2: Manually move R1 to (80, 40) (simulate user layout)
======================================================================
‚úÖ Step 2: R1 moved to (80, 40)
   - Previous position: (30.480, 35.560)
   - New position: (80.000, 40.000)
   - Footprint still empty: ''

======================================================================
STEP 3: Add footprint in Python code
======================================================================
‚úÖ Step 3: Footprint added to Python code
   - New footprint: Resistor_SMD:R_0603_1608Metric

======================================================================
STEP 4: Regenerate KiCad (with footprint now assigned)
======================================================================

üìã Synchronization output:
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1
Components in Python:    R1

Actions:
   ‚úÖ Keep: R1 (matches Python)
======================================================================

‚úÖ Component (no footprint) circuit generated successfully!
üìÅ Open in KiCad: component_no_footprint/component_no_footprint.kicad_pro
üí° Notice: R1 has no footprint field assigned yet


======================================================================
STEP 5: Validate footprint added and position preserved
======================================================================
___________________________ test_33_bus_connections ____________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/33_bus_connections/test_33_bus_connections.py:202: in test_33_bus_connections
    assert found_labels[bus_net] >= 2, (
E   AssertionError: D0 missing hierarchical labels! Expected ‚â•2, found 0
E   assert 0 >= 2
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate with 8-bit data bus (D0-D7)
======================================================================
‚úÖ Step 1: Initial circuit generated
   - Components: ['BUF1', 'MCU1', 'MEM1']

======================================================================
STEP 2: Verify 8-bit bus in schematic (D0-D7 labels)
======================================================================
   Hierarchical labels found:
   ‚úó D0: 0 labels (expected ‚â•2)
   ‚úó D1: 0 labels (expected ‚â•2)
   ‚úó D2: 0 labels (expected ‚â•2)
   ‚úó D3: 0 labels (expected ‚â•2)
   ‚úó D4: 0 labels (expected ‚â•2)
   ‚úó D5: 0 labels (expected ‚â•2)
   ‚úó D6: 0 labels (expected ‚â•2)
   ‚úó D7: 0 labels (expected ‚â•2)
________________________ test_35_bulk_component_remove _________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/35_bulk_component_remove/test_35_bulk_component_remove.py:165: in test_35_bulk_component_remove
    assert len(components) == 5, (
E   AssertionError: Step 3: Expected 5 components (R1-R5), found 10
E   assert 10 == 5
E    +  where 10 = len(<kicad_sch_api.core.components.ComponentCollection object at 0x111ea1f70>)
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate KiCad with 10 resistors (R1-R10)
======================================================================
‚úÖ Step 1: KiCad generated with all 10 resistors
   - R1: 10kŒ© at position (30.480, 35.560)
   - R10: 3.3kŒ© at position (254.000, 35.560)
   - R2: 4.7kŒ© at position (55.880, 35.560)
   - R3: 2.2kŒ© at position (78.740, 35.560)
   - R4: 1kŒ© at position (104.140, 35.560)
   - R5: 100Œ© at position (129.540, 35.560)
   - R6: 220Œ© at position (154.940, 35.560)
   - R7: 470Œ© at position (180.340, 35.560)
   - R8: 680Œ© at position (205.740, 35.560)
   - R9: 1.5kŒ© at position (228.600, 35.560)

======================================================================
STEP 2: Change range(1, 11) to range(1, 6) - removes R6-R10
======================================================================
‚úÖ Step 2: Modified Python code
   - Changed: range(1, 11) ‚Üí range(1, 6)
   - This removes: R6-R10 (5 resistors)
   - Remaining: R1-R5 (5 resistors)

======================================================================
STEP 3: Regenerate KiCad (should remove R6-R10)
======================================================================
_____________________ test_37_replace_subcircuit_contents ______________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/37_replace_subcircuit_contents/test_37_replace_subcircuit_contents.py:260: in test_37_replace_subcircuit_contents
    assert result.returncode == 0, (
E   AssertionError: Step 4 failed: Regeneration with redesigned Amplifier
E     STDOUT:
E     
E     STDERR:
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/37_replace_subcircuit_contents/subcircuit_redesign.py", line 26
E         symbol="Device:R",
E     IndentationError: unexpected indent
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'subcircuit_redesign.py'], returncode=1, stdout='', stderr='  File "/Users/shanema...e_subcircuit_contents/subcircuit_redesign.py", line 26\n    symbol="Device:R",\nIndentationError: unexpected indent\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate KiCad with initial Amplifier subcircuit (R1, C1)
======================================================================
‚úÖ Step 1: Initial KiCad generated with hierarchical structure
   - Root schematic: subcircuit_redesign.kicad_sch
   - Amplifier subcircuit: amplifier_subcircuit_1.kicad_sch

======================================================================
STEP 2: Verify initial Amplifier contents (R1, C1)
======================================================================
   Root schematic components: ['R_main1']
   ‚úì R_main found in root circuit
   Amplifier components (initial): ['R1', 'C1']
   ‚úì R1 (10k) found in Amplifier
   ‚úì C1 (1¬µF) found in Amplifier

   Initial component details:
   - R1 value: 10k at position (30.480, 35.560)
   - C1 value: 1¬µF at position (55.880, 33.020)

======================================================================
STEP 3: Replace Amplifier implementation (R2, R3, C2)
======================================================================
‚úÖ Step 3: Amplifier implementation replaced in Python
   - Commented out: R1 (10k), C1 (1¬µF)
   - Uncommented: R2 (22k), R3 (47k), C2 (10¬µF)

======================================================================
STEP 4: Regenerate KiCad with redesigned Amplifier
======================================================================
_____________________ test_40_net_operations_in_subcircuit _____________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/40_net_operations_in_subcircuit/test_40_net_operations_in_subcircuit.py:441: in test_40_net_operations_in_subcircuit
    assert len(net1_candidates) > 0, (
E   AssertionError: NET1 not found in KiCad netlist! Found nets: []
E   assert 0 > 0
E    +  where 0 = len([])
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate hierarchical circuit with disconnected resistors
======================================================================
‚úÖ Step 1: Hierarchical circuit generated
   - Root schematic: True
   - Schematic files found: 2
     * SubCircuit.kicad_sch
     * subcircuit_disconnected.kicad_sch

   Components on root/flattened sheet: 2
     * R1
     * R2

   Initial positions:
     - R1: (81.280, 35.560)
     - R2: (104.140, 35.560)

   Hierarchical structure in JSON:
     - Has subcircuits: True
     - SubCircuit components: ['R1', 'R2']
     - SubCircuit nets: []
     - Initial state: R1 and R2 are disconnected ‚úì

======================================================================
STEP 2: Add Net("NET1") in subcircuit connecting R1[1] to R2[2]
======================================================================
‚úÖ Step 2: Net("NET1") added to Python code
   - Connects R1[1] to R2[2] INSIDE subcircuit

======================================================================
STEP 3: Regenerate KiCad with NET1 in subcircuit
======================================================================
‚úÖ Step 3: KiCad regenerated with NET1 in subcircuit

======================================================================
STEP 4: Validate hierarchical labels on subcircuit sheet
======================================================================

   Components after adding net: 2
     * R1
     * R2

   Position preservation (within 10.0mm tolerance):
     - R1 position preserved: ‚úì
     - R2 position preserved: ‚úì

   Hierarchical/Local labels:
     - NET1 labels found: 2
     ‚úì NET1 labels appeared in schematic

   SubCircuit nets in JSON:
     - Nets: ['NET1']
     - NET1 connections: [{'component': 'R1', 'pin': {'number': '1', 'name': '~', 'type': 'passive'}}, {'component': 'R2', 'pin': {'number': '2', 'name': '~', 'type': 'passive'}}]
     ‚úì NET1 connects R1 and R2 in subcircuit JSON

======================================================================
STEP 5: Validate electrical connectivity (KiCad netlist)
======================================================================

üìä KiCad-exported netlist:
   Nets found: []
________________________ test_43_visual_validation_only ________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/43_differential_pairs/test_43_differential_pairs.py:507: in test_43_visual_validation_only
    assert usb_dp_labels >= 2, (
E   AssertionError: Expected at least 2 USB_DP labels, found 0
E   assert 0 >= 2
____________________ test_44_subcircuit_hierarchical_ports _____________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/44_subcircuit_hierarchical_ports/test_44_subcircuit_hierarchical_ports.py:136: in test_44_subcircuit_hierarchical_ports
    assert "VCC" in initial_labels, (
E   AssertionError: VCC hierarchical label not found in subcircuit. Found labels: []
E   assert 'VCC' in []
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate KiCad with VCC, GND hierarchical ports
======================================================================
‚úÖ Step 1: KiCad project generated
   - Parent: led_subcircuit.kicad_sch
   - Subcircuit: LED_Driver.kicad_sch

======================================================================
STEP 2: Validate hierarchical labels in subcircuit (Level 2)
======================================================================
   Hierarchical labels found in subcircuit: 0
_________________________ test_45_import_power_symbols _________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/45_import_power_symbols_from_kicad/test_45_import_power_symbols.py:188: in test_45_import_power_symbols
    component_refs = [comp.ref for comp in circuit.components]
                      ^^^^^^^^
E   AttributeError: 'str' object has no attribute 'ref'
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Import KiCad project with power symbols
======================================================================
üìÅ Importing: /Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/45_import_power_symbols_from_kicad/circuit_with_power.kicad_pro
‚úÖ Step 1: Import succeeded
   - Circuit name: circuit_with_power
   - Components: 1
   - Nets: 2

======================================================================
STEP 2: Validate power nets and connections
======================================================================
----------------------------- Captured stderr call -----------------------------
2025-10-30 22:16:31.265 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
2025-10-30 22:16:31.265 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/45_import_power_symbols_from_kicad/circuit_with_power.json
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
__________________ test_50_footprint_change_smd_to_smd_to_tht __________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/50_component_footprint_change/test_50_footprint_change.py:272: in test_50_footprint_change_smd_to_smd_to_tht
    assert "0805" in footprint_0805, (
E   AssertionError: Footprint NOT changed to 0805!
E        Expected: R_0805_2012Metric
E        Got: Resistor_SMD:R_0603_1608Metric
E   assert '0805' in 'Resistor_SMD:R_0603_1608Metric'
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate KiCad with R1 (0603 footprint)
======================================================================
Step 1: R1 generated (0603 footprint)
   - Reference: R1
   - Value: 10k
   - Footprint: Resistor_SMD:R_0603_1608Metric
   - Symbol: Device:R
   - Position: (30.480, 35.560)
   - UUID: 865e1413-c2c9-4996-84d9-154d0846226a

======================================================================
STEP 2: Move R1 to (100, 50)
======================================================================
Step 2: R1 moved to (100, 50)
   - Previous position: (30.480, 35.560)
   - New position: (100.000, 50.000)
   - UUID unchanged: 865e1413-c2c9-4996-84d9-154d0846226a

======================================================================
STEP 3: PHASE 1 - Change footprint 0603 ‚Üí 0805 (SMD to SMD)
======================================================================
Step 3: Footprint changed to 0805 in Python
   - From: Resistor_SMD:R_0603_1608Metric
   - To:   Resistor_SMD:R_0805_2012Metric
   - Reference: R1 (unchanged)
   - Symbol: Device:R (unchanged)

======================================================================
STEP 4: Regenerate KiCad with 0805 footprint
======================================================================

Synchronization output:
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1
Components in Python:    R1

Actions:
   ‚úÖ Keep: R1 (matches Python)
======================================================================

‚úÖ Resistor circuit generated successfully!
üìÅ Open in KiCad: resistor_footprints/resistor_footprints.kicad_pro


======================================================================
STEP 5: Validate 0805 footprint and position preservation
======================================================================
_______________________ test_51_sync_after_external_edit _______________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/51_sync_after_external_edit/test_51_external_edit.py:471: in test_51_sync_after_external_edit
    assert 'R3' in netlist_content, "R3 missing from netlist"
E   AssertionError: R3 missing from netlist
E   assert 'R3' in '(export (version "E")\n    (design\n      (source "base_circuit.kicad_sch")\n      (date "2025-10-30T22:16:38-0700")\... "Device")\n      (uri "/Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/Device.kicad_sym")))\n    (nets))'
----------------------------- Captured stdout call -----------------------------

======================================================================
PHASE 1: Generate initial circuit from Python
======================================================================
Initial: R1 (1k) at (100, 100), R2 (2k) at (150, 100)

‚úÖ Phase 1 Complete:
   R1: value=1k, pos=(30.48, 35.56), uuid=8eb8d26e-d597-4691-bdfd-291cd1e9fc09
   R2: value=2k, pos=(55.88, 35.56), uuid=92020a91-c968-48b4-8bb1-63dc697f919c

======================================================================
PHASE 2: Simulate external KiCad edits
======================================================================
External edits:
  1. Add R3 (3.3k) at (200, 100)
  2. Change R1 value: 1k ‚Üí 1.5k
  3. Move R2: (150, 100) ‚Üí (160, 110)

‚úÖ Phase 2 Complete - External edits applied:
   R1: value changed to 1.5k
   R2: moved to (160.0, 110.0)
   R3: added with value 3.3k

======================================================================
PHASE 3: Synchronize external edits back to Python
======================================================================
‚ö†Ô∏è  NOTE: This phase requires kicad-to-python sync functionality
Currently testing schematic state preservation during regeneration

Schematic state BEFORE regeneration:
   - R1: 1.5k at (30.48, 35.56)
   - R2: 2k at (160.0, 110.0)
   - R3: 3.3k at (200.0, 100.0)

======================================================================
PHASE 4: Add R4 (4.7k) in Python code
======================================================================
‚úÖ Phase 4: R4 added to Python code

======================================================================
PHASE 5: Regenerate KiCad (should preserve all changes)
======================================================================
Expected after regeneration:
  - R1: 1.5k (from external edit)
  - R2: at (160, 110) (from external edit)
  - R3: 3.3k (from external edit)
  - R4: 4.7k (from Python)

üìã Synchronization output:
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


================================================================================
üîç PLACEMENT START: R4
================================================================================
Component size: (10.2, 24.1) mm
Spacing: (5.1, 5.1) mm
Sheet size: (210.0, 297.0) mm
Margin: 25.4 mm
Starting position: x=25.4, y=25.4
Number of existing components: 3
  üì¶ Occupied[0]: x=25.4-35.6, y=23.5-47.6, type=component
  üì¶ Occupied[1]: x=154.9-165.1, y=97.9-122.1, type=component
  üì¶ Occupied[2]: x=194.9-205.1, y=87.9-112.1, type=component

üîÑ Starting position search loop...

  üéØ Attempt 0: Testing position x=25.4, y=25.4
     Test bounds: x=20.3-30.5, y=13.3-37.5
     ‚ùå COLLISION with Occupied[0]!
        Occupied bounds: x=25.4-35.6, y=23.5-47.6
        Jumping from x=25.4 to x=45.7
     ‚û°Ô∏è  Moving horizontally: x=45.7 ‚Üí 61.0 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 1: Testing position x=61.0, y=25.4
     Test bounds: x=55.9-66.0, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=61.0 ‚Üí 76.2 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 2: Testing position x=76.2, y=25.4
     Test bounds: x=71.1-81.3, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=76.2 ‚Üí 91.4 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 3: Testing position x=91.4, y=25.4
     Test bounds: x=86.4-96.5, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=91.4 ‚Üí 106.7 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 4: Testing position x=106.7, y=25.4
     Test bounds: x=101.6-111.8, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=106.7 ‚Üí 121.9 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 5: Testing position x=121.9, y=25.4
     Test bounds: x=116.8-127.0, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=121.9 ‚Üí 137.2 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 6: Testing position x=137.2, y=25.4
     Test bounds: x=132.1-142.2, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=137.2 ‚Üí 152.4 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 7: Testing position x=152.4, y=25.4
     Test bounds: x=147.3-157.5, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=152.4 ‚Üí 167.6 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 8: Testing position x=167.6, y=25.4
     Test bounds: x=162.6-172.7, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=167.6 ‚Üí 182.9 (component_size=10.2 + spacing=5.1)

     üîΩ WRAPPING TO NEXT ROW (exceeded width)
        Current x=182.9 + half_width=5.1 > sheet_width=210.0 - margin=25.4
        Checking for components that extend into next row...
          Component at y=23.5-47.6 extends into row
          Adjusting row_start_x from 25.4 to 45.7
        New row position: x=45.7, y=25.4 ‚Üí 54.6 (moved down by 24.1 + 5.1)

  üéØ Attempt 9: Testing position x=45.7, y=54.6
     Test bounds: x=40.6-50.8, y=42.5-66.7
     ‚úÖ FOUND VALID POSITION!
        Before snap: (45.7, 54.6)
        After snap:  (45.7, 55.9)
================================================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1, R2, R3
Components in Python:    R1, R2, R4

Actions:
   ‚úÖ Keep: R1 (matches Python)
   ‚úÖ Keep: R2 (matches Python)
   ‚ûï Add: R4 (new in Python)
   ‚ö†Ô∏è  Remove: R3 (not in Python code)
======================================================================

‚úÖ Base circuit generated successfully!
üìÅ Open in KiCad: base_circuit/base_circuit.kicad_pro


‚úÖ Phase 5 VALIDATION COMPLETE!
   R1: 1.5k (external edit preserved) ‚úì
   R2: (160.0, 110.0) (external move preserved) ‚úì
   R3: 3.3k (external component preserved) ‚úì
   R4: 4.7k (Python component added) ‚úì
   All UUIDs preserved ‚úì

======================================================================
PHASE 6: Validate netlist contains all components
======================================================================
_______________________ test_52_unicode_component_names ________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/52_unicode_component_names/test_52_unicode.py:108: in test_52_unicode_component_names
    assert schematic_file.exists(), "Schematic not created"
E   AssertionError: Schematic not created
E   assert False
E    +  where False = exists()
E    +    where exists = PosixPath('/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/52_unicode_component_names/unicode_circuit/unicode_circuit.kicad_sch').exists
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate circuit with unicode elements
======================================================================
_____________________ test_54_drc_validation_comprehensive _____________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/54_drc_validation/test_54_drc.py:403: in test_54_drc_validation_comprehensive
    assert clean_counts["total"] < violation_counts["total"], (
E   AssertionError: Expected fewer violations after fixes!
E     Before: 30 violations
E     After:  31 violations
E     Fixes did not reduce ERC violations.
E   assert 31 < 30
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate circuit with intentional ERC violations
======================================================================
‚úÖ Step 1: Circuit with violations generated
   - Schematic: circuit_with_violations.kicad_sch

======================================================================
STEP 2: Run KiCad ERC on circuit with violations
======================================================================
‚úÖ Step 2: ERC report generated
   - Report: circuit_with_violations_erc_violations.json

======================================================================
STEP 3: Parse ERC report and validate violations detected
======================================================================

üìä ERC Violations Found:
   - Errors:   19
   - Warnings: 11
   - Total:    30

üìã Detailed Violations:
   1. [ERROR] pin_not_connected
      Pin not connected
   2. [ERROR] pin_not_driven
      Input pin not driven by any Output pins
   3. [WARNING] lib_symbol_issues
      Symbol '74HC00' not found in symbol library '74xx'
   4. [ERROR] pin_not_connected
      Pin not connected
   5. [ERROR] pin_not_connected
      Pin not connected
   6. [WARNING] lib_symbol_issues
      Symbol '74HC00' not found in symbol library '74xx'
   7. [WARNING] footprint_link_issues
      Footprint 'SOIC-14_3.9x8.7mm_P1.27mm' not found in library 'Package_SO'.
   8. [ERROR] pin_not_connected
      Pin not connected
   9. [ERROR] pin_not_connected
      Pin not connected
   10. [ERROR] pin_not_connected
      Pin not connected
   11. [WARNING] lib_symbol_issues
      Symbol '74HC00' not found in symbol library '74xx'
   12. [WARNING] footprint_link_issues
      Footprint 'SOIC-14_3.9x8.7mm_P1.27mm' not found in library 'Package_SO'.
   13. [ERROR] pin_not_connected
      Pin not connected
   14. [ERROR] pin_not_connected
      Pin not connected
   15. [ERROR] pin_not_connected
      Pin not connected
   16. [ERROR] pin_not_connected
      Pin not connected
   17. [ERROR] pin_not_connected
      Pin not connected
   18. [ERROR] pin_not_connected
      Pin not connected
   19. [ERROR] pin_not_driven
      Input pin not driven by any Output pins
   20. [WARNING] lib_symbol_issues
      Symbol 'R' not found in symbol library 'Device'
   21. [WARNING] footprint_link_issues
      Footprint 'SOIC-14_3.9x8.7mm_P1.27mm' not found in library 'Package_SO'.
   22. [ERROR] pin_not_connected
      Pin not connected
   23. [ERROR] pin_not_connected
      Pin not connected
   24. [ERROR] pin_not_connected
      Pin not connected
   25. [WARNING] lib_symbol_issues
      Symbol '74HC00' not found in symbol library '74xx'
   26. [WARNING] footprint_link_issues
      Footprint 'SOIC-14_3.9x8.7mm_P1.27mm' not found in library 'Package_SO'.
   27. [ERROR] pin_not_connected
      Pin not connected
   28. [ERROR] pin_not_connected
      Pin not connected
   29. [WARNING] lib_symbol_issues
      Symbol '74HC00' not found in symbol library '74xx'
   30. [WARNING] footprint_link_issues
      Footprint 'SOIC-14_3.9x8.7mm_P1.27mm' not found in library 'Package_SO'.

‚úÖ Step 3: Violations detected!
   - Total violations: 30
   (Expected violations for unconnected pins, missing footprints, etc.)

======================================================================
STEP 4: Fix violations by setting FIX_VIOLATIONS = True
======================================================================
‚úÖ Step 4: Python code updated to fix violations
   - FIX_VIOLATIONS = True

======================================================================
STEP 5: Regenerate circuit with violations fixed
======================================================================
‚úÖ Step 5: Fixed circuit regenerated

======================================================================
STEP 6: Run ERC on fixed circuit
======================================================================
‚úÖ Step 6: ERC report generated for fixed circuit
   - Report: circuit_with_violations_erc_clean.json

======================================================================
STEP 7: Validate violations reduced/eliminated
======================================================================

üìä ERC After Fixes:
   - Errors:   19
   - Warnings: 12
   - Total:    31

üìã Remaining Violations:
   1. [ERROR] pin_not_connected
      Pin not connected
   2. [ERROR] pin_not_driven
      Input pin not driven by any Output pins
   3. [WARNING] lib_symbol_issues
      Symbol '74HC00' not found in symbol library '74xx'
   4. [ERROR] pin_not_connected
      Pin not connected
   5. [ERROR] pin_not_connected
      Pin not connected
   6. [WARNING] lib_symbol_issues
      Symbol '74HC00' not found in symbol library '74xx'
   7. [WARNING] footprint_link_issues
      Footprint 'SOIC-14_3.9x8.7mm_P1.27mm' not found in library 'Package_SO'.
   8. [ERROR] pin_not_connected
      Pin not connected
   9. [ERROR] pin_not_connected
      Pin not connected
   10. [ERROR] pin_not_connected
      Pin not connected
   11. [WARNING] lib_symbol_issues
      Symbol '74HC00' not found in symbol library '74xx'
   12. [WARNING] footprint_link_issues
      Footprint 'SOIC-14_3.9x8.7mm_P1.27mm' not found in library 'Package_SO'.
   13. [ERROR] pin_not_connected
      Pin not connected
   14. [ERROR] pin_not_connected
      Pin not connected
   15. [ERROR] pin_not_connected
      Pin not connected
   16. [ERROR] pin_not_connected
      Pin not connected
   17. [ERROR] pin_not_connected
      Pin not connected
   18. [ERROR] pin_not_connected
      Pin not connected
   19. [ERROR] pin_not_driven
      Input pin not driven by any Output pins
   20. [WARNING] lib_symbol_issues
      Symbol 'R' not found in symbol library 'Device'
   21. [WARNING] footprint_link_issues
      Footprint 'SOIC-14_3.9x8.7mm_P1.27mm' not found in library 'Package_SO'.
   22. [WARNING] footprint_link_issues
      Footprint 'R_0603_1608Metric' not found in library 'Resistor_SMD'.
   23. [ERROR] pin_not_connected
      Pin not connected
   24. [ERROR] pin_not_connected
      Pin not connected
   25. [ERROR] pin_not_connected
      Pin not connected
   26. [WARNING] lib_symbol_issues
      Symbol '74HC00' not found in symbol library '74xx'
   27. [WARNING] footprint_link_issues
      Footprint 'SOIC-14_3.9x8.7mm_P1.27mm' not found in library 'Package_SO'.
   28. [ERROR] pin_not_connected
      Pin not connected
   29. [ERROR] pin_not_connected
      Pin not connected
   30. [WARNING] lib_symbol_issues
      Symbol '74HC00' not found in symbol library '74xx'
   31. [WARNING] footprint_link_issues
      Footprint 'SOIC-14_3.9x8.7mm_P1.27mm' not found in library 'Package_SO'.
_____________________ test_55_erc_validation_comprehensive _____________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/55_erc_validation/test_55_erc.py:246: in test_55_erc_validation_comprehensive
    assert schematic_file.exists(), (
E   AssertionError: Schematic not created at /Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/55_erc_validation/circuit_with_erc_errors/circuit_with_erc_errors.kicad_sch
E   assert False
E    +  where False = exists()
E    +    where exists = PosixPath('/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/55_erc_validation/circuit_with_erc_errors/circuit_with_erc_errors.kicad_sch').exists
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate circuit with intentional ERC violations
======================================================================
________________________ test_55_visual_validation_only ________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/55_erc_validation/test_55_erc.py:552: in test_55_visual_validation_only
    assert schematic_file.exists(), "Schematic not created"
E   AssertionError: Schematic not created
E   assert False
E    +  where False = exists()
E    +    where exists = PosixPath('/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/55_erc_validation/circuit_with_erc_errors/circuit_with_erc_errors.kicad_sch').exists
______________________ test_61_large_circuit_performance _______________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/61_large_circuit_performance/test_61_large_circuit.py:247: in test_61_large_circuit_performance
    assert r50.value == "10k", (
E   AssertionError: Step 5: R50 value should be 10k, found 1k
E   assert '1k' == '10k'
E     
E     - 10k
E     ?  -
E     + 1k
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate KiCad with 100 resistors (R1-R100)
======================================================================
‚è±Ô∏è  Step 1: Generation time: 1.37s
   - Target: < 10.0s
   - Status: ‚úÖ PASS

======================================================================
STEP 2: Validate 100 components in schematic
======================================================================
‚è±Ô∏è  Step 2: Synchronization time: 0.02s
   - Target: < 5.0s
   - Status: ‚úÖ PASS
‚úÖ Step 2: All 100 resistors validated
   - Components: R1-R100
   - All values: 1k
   - All footprints: R_0805_2012Metric
   - Total component count: 100

======================================================================
STEP 3: Record component positions
======================================================================
‚úÖ Step 3: Recorded 100 component positions
   - Sample R1: (25.40, 25.40)
   - Sample R50: (101.60, 142.24)
   - Sample R100: (25.40, 287.02)

======================================================================
STEP 4: Modify R50 value (1k ‚Üí 10k) and regenerate
======================================================================
‚è±Ô∏è  Step 4: Regeneration time: 0.78s
   - Target: < 10.0s
   - Status: ‚úÖ PASS

======================================================================
STEP 5: Validate R50 modification and position preservation
======================================================================
‚è±Ô∏è  Step 5: Resynchronization time: 0.01s
   - Target: < 5.0s
   - Status: ‚úÖ PASS
___________________ test_63_component_rotation_preservation ____________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/63_component_rotation_preservation/test_63_rotation.py:310: in test_63_component_rotation_preservation
    assert r2_val.value == "22k", f"R2 value should be 22k, got {r2_val.value}"
E   AssertionError: R2 value should be 22k, got 10k
E   assert '10k' == '22k'
E     
E     - 22k
E     + 10k
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate KiCad with 4 resistors (default 0¬∞ rotation)
======================================================================
‚úÖ Step 1: 4 resistors generated at default rotation
   - R1: position (30.480, 35.560), rotation 0.0¬∞
   - R2: position (55.880, 35.560), rotation 0.0¬∞
   - R3: position (78.740, 35.560), rotation 0.0¬∞
   - R4: position (104.140, 35.560), rotation 0.0¬∞

======================================================================
STEP 2: Rotate components to R1=0¬∞, R2=90¬∞, R3=180¬∞, R4=270¬∞
======================================================================
‚úÖ Step 2: Components rotated successfully
   - R1: 0.0¬∞ (horizontal)
   - R2: 90.0¬∞ (vertical)
   - R3: 180.0¬∞ (horizontal reversed)
   - R4: 270.0¬∞ (vertical reversed)
   - All positions preserved ‚úì

======================================================================
STEP 3: Modify R2 value in Python (10k ‚Üí 22k)
======================================================================
‚úÖ Step 3: R2 value changed to 22k

======================================================================
STEP 4: Regenerate KiCad (R2 value changed)
======================================================================

======================================================================
STEP 5: Validate rotations preserved after value change
======================================================================
____________________ test_66_duplicate_net_names_isolation _____________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/66_duplicate_net_names_isolation/test_66_duplicate_net_names_isolation.py:146: in test_66_duplicate_net_names_isolation
    assert schematic_file.exists(), "Schematic not created"
E   AssertionError: Schematic not created
E   assert False
E    +  where False = exists()
E    +    where exists = PosixPath('/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/66_duplicate_net_names_isolation/isolated_circuits/isolated_circuits.kicad_sch').exists
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate circuits with duplicate Net("SIGNAL") names
======================================================================
___________________ test_67_connected_multi_level_hierarchy ____________________
/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/67_connected_multi_level_hierarchy/test_67_connected_multi_level_hierarchy.py:147: in test_67_connected_multi_level_hierarchy
    assert main_schematic.exists(), "Main schematic not created"
E   AssertionError: Main schematic not created
E   assert False
E    +  where False = exists()
E    +    where exists = PosixPath('/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/67_connected_multi_level_hierarchy/connected_hierarchy/connected_hierarchy.kicad_sch').exists
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate main with R1 (unconnected)
======================================================================
____ TestCircuitGenerateGerbers.test_generate_gerbers_creates_project_path _____
/Users/shanemattner/Desktop/circuit-synth2/tests/e2e/test_gerber_export.py:203: in test_generate_gerbers_creates_project_path
    assert pcb_file.exists()
E   AssertionError: assert False
E    +  where False = exists()
E    +    where exists = PosixPath('/private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/test_project_path_gerber/test_project_path_gerber.kicad_pcb').exists
------------------------------ Captured log setup ------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)
  C1: (76.2, 58.4)
  D1: (96.5, 58.4)

üìä Components to place with text-flow: 4

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 4
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] D1_U1: 17.8√ó24.8mm (area=440.6mm¬≤)
    [4] C1_U1: 10.0√ó42.7mm (area=426.9mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
  [ 3] D1_U1  ( 17.8√ó 24.8mm) bbox=(  74.7,  12.7) center=(  83.8,  25.4)
  [ 4] C1_U1  ( 10.0√ó 42.7mm) bbox=( 107.5,  12.7) center=( 111.8,  33.0)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================


üîç WRITER_INIT: Circuit='SimpleGerberTest'
üîç WRITER_INIT:   Hierarchical path=['89a0d54e-5579-455e-a099-320e065f6f16']
üîç WRITER_INIT:   Self UUID=89a0d54e-5579-455e-a099-320e065f6f16
üîç WRITER_INIT:   Root UUID (path[0])=89a0d54e-5579-455e-a099-320e065f6f16
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 4 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for C1_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C1_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for D1_U1 (Device:LED)
Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================

üîç PLACEMENT: Calculated bbox for D1_U1: 17.78 x 24.78 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_gerbers_creates_0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_______________ TestPDFExporter.test_pdf_exporter_requires_kicad _______________
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/pdf_exporter.py:80: in export_pdf
    result = subprocess.run(
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/subprocess.py:573: in run
    raise CalledProcessError(retcode, process.args,
E   subprocess.CalledProcessError: Command '['kicad-cli', 'sch', 'export', 'pdf', '--output', '/private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_pdf_exporter_requires_kic0/output.pdf', '/private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_pdf_exporter_requires_kic0/test.kicad_sch']' returned non-zero exit status 3.

The above exception was the direct cause of the following exception:
/Users/shanemattner/Desktop/circuit-synth2/tests/e2e/test_pdf_export.py:31: in test_pdf_exporter_requires_kicad
    result = PDFExporter.export_pdf(sch_file, output_file)
             ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/pdf_exporter.py:105: in export_pdf
    raise RuntimeError(error_msg) from e
E   RuntimeError: kicad-cli PDF export failed: Failed to load schematic
------------------------------ Captured log call -------------------------------
ERROR    circuit_synth.kicad.pdf_exporter:pdf_exporter.py:104 kicad-cli PDF export failed: Failed to load schematic
_________ TestCircuitGeneratePDF.test_generate_pdf_default_parameters __________
/Users/shanemattner/Desktop/circuit-synth2/tests/e2e/test_pdf_export.py:75: in test_generate_pdf_default_parameters
    assert result["project_path"] == Path("test_simple_pdf")
E   AssertionError: assert PosixPath('/private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/test_simple_pdf') == PosixPath('test_simple_pdf')
E    +  where PosixPath('test_simple_pdf') = Path('test_simple_pdf')
------------------------------ Captured log setup ------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)
  C1: (76.2, 58.4)
  D1: (96.5, 58.4)

üìä Components to place with text-flow: 4

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 4
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] D1_U1: 17.8√ó24.8mm (area=440.6mm¬≤)
    [4] C1_U1: 10.0√ó42.7mm (area=426.9mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
  [ 3] D1_U1  ( 17.8√ó 24.8mm) bbox=(  74.7,  12.7) center=(  83.8,  25.4)
  [ 4] C1_U1  ( 10.0√ó 42.7mm) bbox=( 107.5,  12.7) center=( 111.8,  33.0)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================


üîç WRITER_INIT: Circuit='SimplePDFTest'
üîç WRITER_INIT:   Hierarchical path=['2ef22f07-cc55-42f4-a2cc-117acd436862']
üîç WRITER_INIT:   Self UUID=2ef22f07-cc55-42f4-a2cc-117acd436862
üîç WRITER_INIT:   Root UUID (path[0])=2ef22f07-cc55-42f4-a2cc-117acd436862
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 4 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for C1_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C1_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for D1_U1 (Device:LED)
Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================

üîç PLACEMENT: Calculated bbox for D1_U1: 17.78 x 24.78 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_generate_pdf_default_para0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
__________ TestComponentRotation.test_component_rotation_preservation __________
/Users/shanemattner/Desktop/circuit-synth2/tests/e2e/test_roundtrip_advanced.py:95: in test_component_rotation_preservation
    assert (
E   AssertionError: Value not updated: expected '22k', got '10k'
E   assert '10k' == '22k'
E     
E     - 22k
E     + 10k
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1
Components in Python:    R1

Actions:
   ‚úÖ Keep: R1 (matches Python)

Net Labels:
   ‚ûï Added 2 label(s):
      R1 pin 1 ‚Üí VCC
      R1 pin 2 ‚Üí GND
======================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:18.436 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:18.436 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_rotation'
üîç WRITER_INIT:   Hierarchical path=['dabb4ee3-0e58-45fe-8290-1e02815da494']
üîç WRITER_INIT:   Self UUID=dabb4ee3-0e58-45fe-8290-1e02815da494
üîç WRITER_INIT:   Root UUID (path[0])=dabb4ee3-0e58-45fe-8290-1e02815da494
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:18.510 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:18.510 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
2025-10-30 22:17:18.513 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:18.513 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VCC' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:310 Component R1 not found
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.core.symbol_cache:symbol_cache.py:593 Skipping invalid symbol directory: tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.core.symbol_cache:symbol_cache.py:597 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
________ TestFootprintUpdates.test_footprint_update_preserves_position _________
/Users/shanemattner/Desktop/circuit-synth2/tests/e2e/test_roundtrip_advanced.py:178: in test_footprint_update_preserves_position
    assert (
E   AssertionError: Footprint not updated: got 'Resistor_SMD:R_0603_1608Metric'
E   assert 'R_0805_2012Metric' in 'Resistor_SMD:R_0603_1608Metric'
E    +  where 'Resistor_SMD:R_0603_1608Metric' = Component(ref='R1', lib_id='Device:R', value='10k', pos=(150.000, 100.000), rotation=0.0).footprint
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1
Components in Python:    R1

Actions:
   ‚úÖ Keep: R1 (matches Python)

Net Labels:
   ‚ûï Added 2 label(s):
      R1 pin 1 ‚Üí VCC
      R1 pin 2 ‚Üí GND
======================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:18.675 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:18.676 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_footprint'
üîç WRITER_INIT:   Hierarchical path=['3c824989-686e-4b34-a6ef-f9709e0be7b7']
üîç WRITER_INIT:   Self UUID=3c824989-686e-4b34-a6ef-f9709e0be7b7
üîç WRITER_INIT:   Root UUID (path[0])=3c824989-686e-4b34-a6ef-f9709e0be7b7
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:18.752 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:18.752 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
2025-10-30 22:17:18.755 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:18.755 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VCC' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:310 Component R1 not found
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_______ TestManualComponentPreservation.test_manual_component_preserved ________
/Users/shanemattner/Desktop/circuit-synth2/tests/e2e/test_roundtrip_advanced.py:373: in test_manual_component_preserved
    assert r1_after.value == "22k", "R1 value should be updated"
E   AssertionError: R1 value should be updated
E   assert '10k' == '22k'
E     
E     - 22k
E     + 10k
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: C1, R1
Components in Python:    R1

Actions:
   ‚úÖ Keep: R1 (matches Python)
   ‚ö†Ô∏è  Remove: C1 (not in Python code)

Net Labels:
   ‚ûï Added 2 label(s):
      R1 pin 1 ‚Üí VCC
      R1 pin 2 ‚Üí GND
======================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:19.151 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:19.151 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_manual'
üîç WRITER_INIT:   Hierarchical path=['ea7c191d-7ada-45d5-b18b-cbcf5fd664c0']
üîç WRITER_INIT:   Self UUID=ea7c191d-7ada-45d5-b18b-cbcf5fd664c0
üîç WRITER_INIT:   Root UUID (path[0])=ea7c191d-7ada-45d5-b18b-cbcf5fd664c0
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:19.226 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:19.226 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
2025-10-30 22:17:19.230 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:19.230 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VCC' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:310 Component R1 not found
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:226 Component C1 not found
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
___ TestComponentMovementWithLabels.test_component_movement_preserves_labels ___
/Users/shanemattner/Desktop/circuit-synth2/tests/e2e/test_roundtrip_advanced.py:560: in test_component_movement_preserves_labels
    assert (
E   AssertionError: R1 value not updated: expected '15k', got '10k'
E   assert '10k' == '15k'
E     
E     - 15k
E     + 10k
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1, R2
Components in Python:    R1, R2

Actions:
   ‚úÖ Keep: R1 (matches Python)
   ‚úÖ Keep: R2 (matches Python)

Net Labels:
   ‚ûï Added 4 label(s):
      R1 pin 1 ‚Üí VCC
      R1 pin 2 ‚Üí MID
      R2 pin 1 ‚Üí MID
      R2 pin 2 ‚Üí GND
======================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:19.469 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:19.469 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_move_labels'
üîç WRITER_INIT:   Hierarchical path=['a1476667-49dd-4d47-b894-51bd89ec6f3d']
üîç WRITER_INIT:   Self UUID=a1476667-49dd-4d47-b894-51bd89ec6f3d
üîç WRITER_INIT:   Root UUID (path[0])=a1476667-49dd-4d47-b894-51bd89ec6f3d
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:19.552 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:19.552 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
2025-10-30 22:17:19.559 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:19.559 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VCC' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:310 Component R1 not found
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
____ TestRoundTripPreservation.test_value_update_with_position_preservation ____
/Users/shanemattner/Desktop/circuit-synth2/tests/e2e/test_roundtrip_preservation.py:183: in test_value_update_with_position_preservation
    assert (
E   AssertionError: Value not updated: expected '22k', got '10k'
E   assert '10k' == '22k'
E     
E     - 22k
E     + 10k
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1
Components in Python:    R1

Actions:
   ‚úÖ Keep: R1 (matches Python)

Net Labels:
   ‚ûï Added 2 label(s):
      R1 pin 1 ‚Üí VCC
      R1 pin 2 ‚Üí GND
======================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:19.804 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:19.804 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_value_update'
üîç WRITER_INIT:   Hierarchical path=['e16087ce-5ee2-4bcb-9389-bc1ca124b086']
üîç WRITER_INIT:   Self UUID=e16087ce-5ee2-4bcb-9389-bc1ca124b086
üîç WRITER_INIT:   Root UUID (path[0])=e16087ce-5ee2-4bcb-9389-bc1ca124b086
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:19.881 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:19.882 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
2025-10-30 22:17:19.885 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:19.885 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VCC' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:310 Component R1 not found
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_______ TestComponentManagerDeletion.test_remove_component_by_reference ________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/kicad/test_component_manager_deletion.py:57: in test_remove_component_by_reference
    assert manager.find_component("R1") is not None
E   AssertionError: assert None is not None
E    +  where None = find_component('R1')
E    +    where find_component = <circuit_synth.kicad.schematic.component_manager.ComponentManager object at 0x104aa2330>.find_component
________ TestComponentManagerDeletion.test_remove_component_persistence ________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/kicad/test_component_manager_deletion.py:84: in test_remove_component_persistence
    assert len(sch2.components) == 1
E   AssertionError: assert 2 == 1
E    +  where 2 = len(<kicad_sch_api.core.components.ComponentCollection object at 0x11233bd70>)
E    +    where <kicad_sch_api.core.components.ComponentCollection object at 0x11233bd70> = Schematic(file='/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpl050akk8/test.kicad_sch', components=2, modified=True).components
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:226 Component R2 not found
_______________ TestComponentManagerDeletion.test_remove_by_uuid _______________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/kicad/test_component_manager_deletion.py:115: in test_remove_by_uuid
    assert manager.find_component("R1") is not None
E   AssertionError: assert None is not None
E    +  where None = find_component('R1')
E    +    where find_component = <circuit_synth.kicad.schematic.component_manager.ComponentManager object at 0x111db6450>.find_component
_______ TestComponentManagerDeletion.test_remove_updates_component_index _______
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/kicad/test_component_manager_deletion.py:129: in test_remove_updates_component_index
    assert "R1" in manager._component_index
E   AssertionError: assert 'R1' in {'R1_unit1': Component(ref='R1', lib_id='Device:R', value='10k', pos=(49.530, 49.530), rotation=0.0), 'R2_unit1': Component(ref='R2', lib_id='Device:R', value='20k', pos=(100.330, 49.530), rotation=0.0)}
E    +  where {'R1_unit1': Component(ref='R1', lib_id='Device:R', value='10k', pos=(49.530, 49.530), rotation=0.0), 'R2_unit1': Component(ref='R2', lib_id='Device:R', value='20k', pos=(100.330, 49.530), rotation=0.0)} = <circuit_synth.kicad.schematic.component_manager.ComponentManager object at 0x1130c0080>._component_index
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:226 Component R2 not found
___ TestComponentManagerDeletion.test_remove_multiple_components_sequential ____
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/kicad/test_component_manager_deletion.py:142: in test_remove_multiple_components_sequential
    assert result1 is True
E   assert False is True
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:226 Component R2 not found
_____ TestComponentManagerDeletion.test_remove_preserves_other_components ______
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/kicad/test_component_manager_deletion.py:159: in test_remove_preserves_other_components
    r1_value = r1_before.value
               ^^^^^^^^^^^^^^^
E   AttributeError: 'NoneType' object has no attribute 'value'
_________ TestComponentManagerDeletion.test_remove_with_large_circuit __________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/kicad/test_component_manager_deletion.py:194: in test_remove_with_large_circuit
    assert result is True
E   assert False is True
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:226 Component R5 not found
______ TestComponentManagerDeletion.test_remove_and_re_add_same_reference ______
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/kicad/test_component_manager_deletion.py:229: in test_remove_and_re_add_same_reference
    assert new_r2 is not None
E   assert None is not None
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:226 Component R2 not found
ERROR    circuit_synth.kicad.schematic.component_manager:component_manager.py:111 Component with reference R2 unit 1 already exists
___________ TestComponentManagerDeletion.test_remove_with_properties ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/kicad/test_component_manager_deletion.py:257: in test_remove_with_properties
    assert result is True
E   assert False is True
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:226 Component R1 not found
___________ TestBidirectionalSync.test_sync_blank_circuit_to_python ____________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_bidirectional_sync.py:42: in test_sync_blank_circuit_to_python
    shutil.copytree(fixture_path, kicad_project)
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/shutil.py:598: in copytree
    with os.scandir(src) as itr:
         ^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: '/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/fixtures/blank'
_________ TestBidirectionalSync.test_sync_single_resistor_removes_pass _________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_bidirectional_sync.py:88: in test_sync_single_resistor_removes_pass
    shutil.copytree(fixture_path, kicad_project)
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/shutil.py:598: in copytree
    with os.scandir(src) as itr:
         ^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: '/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/fixtures/single_resistor'
___________ TestBidirectionalSync.test_sync_preserves_user_comments ____________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_bidirectional_sync.py:136: in test_sync_preserves_user_comments
    shutil.copytree(fixture_path, kicad_project)
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/shutil.py:598: in copytree
    with os.scandir(src) as itr:
         ^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: '/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/fixtures/single_resistor'
________ TestBidirectionalSync.test_sync_preserves_custom_function_name ________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_bidirectional_sync.py:189: in test_sync_preserves_custom_function_name
    shutil.copytree(fixture_path, kicad_project)
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/shutil.py:598: in copytree
    with os.scandir(src) as itr:
         ^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: '/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/fixtures/single_resistor'
__________________ TestBidirectionalSync.test_sync_idempotent __________________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_bidirectional_sync.py:240: in test_sync_idempotent
    shutil.copytree(fixture_path, kicad_project)
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/shutil.py:598: in copytree
    with os.scandir(src) as itr:
         ^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: '/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/fixtures/single_resistor'
____ TestBidirectionalSync.test_sync_preserves_blank_lines_between_comments ____
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_bidirectional_sync.py:303: in test_sync_preserves_blank_lines_between_comments
    shutil.copytree(fixture_path, kicad_project)
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/shutil.py:598: in copytree
    with os.scandir(src) as itr:
         ^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: '/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/fixtures/single_resistor'
_________ TestBidirectionalSync.test_sync_limits_trailing_blank_lines __________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_bidirectional_sync.py:367: in test_sync_limits_trailing_blank_lines
    shutil.copytree(fixture_path, kicad_project)
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/shutil.py:598: in copytree
    with os.scandir(src) as itr:
         ^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: '/Users/shanemattner/Desktop/circuit-synth2/tests/bidirectional/fixtures/single_resistor'
________ TestComponentRenameSync.test_rename_detected_by_position_match ________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_component_rename_sync.py:106: in test_rename_detected_by_position_match
    schematic.add_component(
    ^^^^^^^^^^^^^^^^^^^^^^^
E   AttributeError: 'Schematic' object has no attribute 'add_component'. Did you mean: 'get_component'?
_______ TestComponentRenameSync.test_multiple_renames_handled_correctly ________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_component_rename_sync.py:247: in test_multiple_renames_handled_correctly
    r1_uuid = schematic.add_component(
              ^^^^^^^^^^^^^^^^^^^^^^^
E   AttributeError: 'Schematic' object has no attribute 'add_component'. Did you mean: 'get_component'?
_ TestIssue385HierarchicalLabels.test_simple_resistor_divider_hierarchical_labels _
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_issue_385_hierarchical_labels.py:99: in test_simple_resistor_divider_hierarchical_labels
    assert vin_in_labels >= 1, (
E   AssertionError: Expected at least 1 hierarchical label for VIN_IN, found 0. This indicates Issue #385 is not fixed: net loader not reading 'nodes' key from JSON.
E   assert 0 >= 1
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='resistor_divider'
üîç WRITER_INIT:   Hierarchical path=['51582e25-0db0-485f-a6bc-135804b06383']
üîç WRITER_INIT:   Self UUID=51582e25-0db0-485f-a6bc-135804b06383
üîç WRITER_INIT:   Root UUID (path[0])=51582e25-0db0-485f-a6bc-135804b06383
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VIN_IN' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND_REF' has only 1 connection(s) - may indicate connection issue
_ TestIssue385HierarchicalLabels.test_two_resistors_connected_hierarchical_labels _
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_issue_385_hierarchical_labels.py:175: in test_two_resistors_connected_hierarchical_labels
    assert net1_labels >= 2, (
E   AssertionError: Expected at least 2 NET1 hierarchical labels (one per connected pin), found 0. This indicates Issue #385 is not fixed: net.connections API is wrong.
E   assert 0 >= 2
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors_connected'
üîç WRITER_INIT:   Hierarchical path=['911375cf-c97a-469e-9379-1bce3a2f9931']
üîç WRITER_INIT:   Self UUID=911375cf-c97a-469e-9379-1bce3a2f9931
üîç WRITER_INIT:   Root UUID (path[0])=911375cf-c97a-469e-9379-1bce3a2f9931
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____________ TestJsonToModelsCircuit.test_convert_simple_circuit ______________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_kicad_importer.py:76: in test_convert_simple_circuit
    assert circuit.components["R1"].reference == "R1"
           ^^^^^^^^^^^^^^^^^^^^^^^^
E   TypeError: list indices must be integers or slices, not str
_____ TestConvertModelsCircuitToApiCircuit.test_convert_circuit_with_nets ______
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_kicad_importer.py:179: in test_convert_circuit_with_nets
    comp_refs = [c.ref for c in circuit.components]
                 ^^^^^
E   AttributeError: 'str' object has no attribute 'ref'
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_________________ TestImportKicadProject.test_import_from_json _________________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_kicad_importer.py:230: in test_import_from_json
    comp_map = {c.ref: c for c in circuit.components}
                ^^^^^
E   AttributeError: 'str' object has no attribute 'ref'
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
______ TestImportKicadProject.test_import_preserves_component_properties _______
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_kicad_importer.py:262: in test_import_preserves_component_properties
    l1 = next(c for c in circuit.components if c.ref == "L1")
         ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_kicad_importer.py:262: in <genexpr>
    l1 = next(c for c in circuit.components if c.ref == "L1")
                                               ^^^^^
E   AttributeError: 'str' object has no attribute 'ref'
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_ TestKiCadToPythonSyncerRefactored.test_update_json_from_schematic_regenerates_json _
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_kicad_to_python_syncer_refactored.py:279: in test_update_json_from_schematic_regenerates_json
    syncer.update_json_from_schematic()
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/tools/kicad_integration/kicad_to_python_sync.py:377: in update_json_from_schematic
    json.dump(json_data, f, indent=2)
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/json/__init__.py:179: in dump
    for chunk in iterable:
                 ^^^^^^^^
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/json/encoder.py:439: in _iterencode
    o = _default(o)
        ^^^^^^^^^^^
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/json/encoder.py:180: in default
    raise TypeError(f'Object of type {o.__class__.__name__} '
E   TypeError: Object of type Mock is not JSON serializable
------------------------------ Captured log call -------------------------------
ERROR    circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:385 Failed to regenerate JSON from schematic: Object of type Mock is not JSON serializable
_____ TestPCBSynchronization.test_component_position_preserved_during_sync _____
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_pcb_synchronization.py:246: in test_component_position_preserved_during_sync
    assert r1_footprint is not None, "R1 should exist in PCB"
E   AssertionError: R1 should exist in PCB
E   assert None is not None
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='position_test'
üîç WRITER_INIT:   Hierarchical path=['26c25651-7313-4a96-8ed0-da39cd3a0345']
üîç WRITER_INIT:   Self UUID=26c25651-7313-4a96-8ed0-da39cd3a0345
üîç WRITER_INIT:   Root UUID (path[0])=26c25651-7313-4a96-8ed0-da39cd3a0345
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____ TestPCBSynchronization.test_new_component_added_at_default_position ______
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_pcb_synchronization.py:359: in test_new_component_added_at_default_position
    assert r2_footprint is not None, "R2 should be in PCB"
E   AssertionError: R2 should be in PCB
E   assert None is not None
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


================================================================================
üîç PLACEMENT START: R2
================================================================================
Component size: (10.2, 24.1) mm
Spacing: (5.1, 5.1) mm
Sheet size: (210.0, 297.0) mm
Margin: 25.4 mm
Starting position: x=25.4, y=25.4
Number of existing components: 1
  üì¶ Occupied[0]: x=25.4-35.6, y=23.5-47.6, type=component

üîÑ Starting position search loop...

  üéØ Attempt 0: Testing position x=25.4, y=25.4
     Test bounds: x=20.3-30.5, y=13.3-37.5
     ‚ùå COLLISION with Occupied[0]!
        Occupied bounds: x=25.4-35.6, y=23.5-47.6
        Jumping from x=25.4 to x=45.7
     ‚û°Ô∏è  Moving horizontally: x=45.7 ‚Üí 61.0 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 1: Testing position x=61.0, y=25.4
     Test bounds: x=55.9-66.0, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=61.0 ‚Üí 76.2 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 2: Testing position x=76.2, y=25.4
     Test bounds: x=71.1-81.3, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=76.2 ‚Üí 91.4 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 3: Testing position x=91.4, y=25.4
     Test bounds: x=86.4-96.5, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=91.4 ‚Üí 106.7 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 4: Testing position x=106.7, y=25.4
     Test bounds: x=101.6-111.8, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=106.7 ‚Üí 121.9 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 5: Testing position x=121.9, y=25.4
     Test bounds: x=116.8-127.0, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=121.9 ‚Üí 137.2 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 6: Testing position x=137.2, y=25.4
     Test bounds: x=132.1-142.2, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=137.2 ‚Üí 152.4 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 7: Testing position x=152.4, y=25.4
     Test bounds: x=147.3-157.5, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=152.4 ‚Üí 167.6 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 8: Testing position x=167.6, y=25.4
     Test bounds: x=162.6-172.7, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=167.6 ‚Üí 182.9 (component_size=10.2 + spacing=5.1)

     üîΩ WRAPPING TO NEXT ROW (exceeded width)
        Current x=182.9 + half_width=5.1 > sheet_width=210.0 - margin=25.4
        Checking for components that extend into next row...
          Component at y=23.5-47.6 extends into row
          Adjusting row_start_x from 25.4 to 45.7
        New row position: x=45.7, y=25.4 ‚Üí 54.6 (moved down by 24.1 + 5.1)

  üéØ Attempt 9: Testing position x=45.7, y=54.6
     Test bounds: x=40.6-50.8, y=42.5-66.7
     ‚úÖ FOUND VALID POSITION!
        Before snap: (45.7, 54.6)
        After snap:  (45.7, 55.9)
================================================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1
Components in Python:    R1, R2

Actions:
   ‚úÖ Keep: R1 (matches Python)
   ‚ûï Add: R2 (new in Python)
======================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='default_pos'
üîç WRITER_INIT:   Hierarchical path=['74731e83-de79-4f2d-9790-ed8d0ef136e1']
üîç WRITER_INIT:   Self UUID=74731e83-de79-4f2d-9790-ed8d0ef136e1
üîç WRITER_INIT:   Root UUID (path[0])=74731e83-de79-4f2d-9790-ed8d0ef136e1
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth:_logger.py:45 Folder name 'default_pos_project' doesn't match project 'default_pos'. Using circuit name for file generation. [component=CIRCUIT]
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
____ TestPCBSynchronization.test_multiple_additions_preserve_all_positions _____
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_pcb_synchronization.py:461: in test_multiple_additions_preserve_all_positions
    assert "R1" in footprints, "R1 should exist"
E   AssertionError: R1 should exist
E   assert 'R1' in {}
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


================================================================================
üîç PLACEMENT START: R2
================================================================================
Component size: (10.2, 24.1) mm
Spacing: (5.1, 5.1) mm
Sheet size: (210.0, 297.0) mm
Margin: 25.4 mm
Starting position: x=25.4, y=25.4
Number of existing components: 1
  üì¶ Occupied[0]: x=25.4-35.6, y=23.5-47.6, type=component

üîÑ Starting position search loop...

  üéØ Attempt 0: Testing position x=25.4, y=25.4
     Test bounds: x=20.3-30.5, y=13.3-37.5
     ‚ùå COLLISION with Occupied[0]!
        Occupied bounds: x=25.4-35.6, y=23.5-47.6
        Jumping from x=25.4 to x=45.7
     ‚û°Ô∏è  Moving horizontally: x=45.7 ‚Üí 61.0 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 1: Testing position x=61.0, y=25.4
     Test bounds: x=55.9-66.0, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=61.0 ‚Üí 76.2 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 2: Testing position x=76.2, y=25.4
     Test bounds: x=71.1-81.3, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=76.2 ‚Üí 91.4 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 3: Testing position x=91.4, y=25.4
     Test bounds: x=86.4-96.5, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=91.4 ‚Üí 106.7 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 4: Testing position x=106.7, y=25.4
     Test bounds: x=101.6-111.8, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=106.7 ‚Üí 121.9 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 5: Testing position x=121.9, y=25.4
     Test bounds: x=116.8-127.0, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=121.9 ‚Üí 137.2 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 6: Testing position x=137.2, y=25.4
     Test bounds: x=132.1-142.2, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=137.2 ‚Üí 152.4 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 7: Testing position x=152.4, y=25.4
     Test bounds: x=147.3-157.5, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=152.4 ‚Üí 167.6 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 8: Testing position x=167.6, y=25.4
     Test bounds: x=162.6-172.7, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=167.6 ‚Üí 182.9 (component_size=10.2 + spacing=5.1)

     üîΩ WRAPPING TO NEXT ROW (exceeded width)
        Current x=182.9 + half_width=5.1 > sheet_width=210.0 - margin=25.4
        Checking for components that extend into next row...
          Component at y=23.5-47.6 extends into row
          Adjusting row_start_x from 25.4 to 45.7
        New row position: x=45.7, y=25.4 ‚Üí 54.6 (moved down by 24.1 + 5.1)

  üéØ Attempt 9: Testing position x=45.7, y=54.6
     Test bounds: x=40.6-50.8, y=42.5-66.7
     ‚úÖ FOUND VALID POSITION!
        Before snap: (45.7, 54.6)
        After snap:  (45.7, 55.9)
================================================================================


================================================================================
üîç PLACEMENT START: R3
================================================================================
Component size: (10.2, 24.1) mm
Spacing: (5.1, 5.1) mm
Sheet size: (210.0, 297.0) mm
Margin: 25.4 mm
Starting position: x=25.4, y=25.4
Number of existing components: 2
  üì¶ Occupied[0]: x=25.4-35.6, y=23.5-47.6, type=component
  üì¶ Occupied[1]: x=40.6-50.8, y=43.8-67.9, type=component

üîÑ Starting position search loop...

  üéØ Attempt 0: Testing position x=25.4, y=25.4
     Test bounds: x=20.3-30.5, y=13.3-37.5
     ‚ùå COLLISION with Occupied[0]!
        Occupied bounds: x=25.4-35.6, y=23.5-47.6
        Jumping from x=25.4 to x=45.7
     ‚û°Ô∏è  Moving horizontally: x=45.7 ‚Üí 61.0 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 1: Testing position x=61.0, y=25.4
     Test bounds: x=55.9-66.0, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=61.0 ‚Üí 76.2 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 2: Testing position x=76.2, y=25.4
     Test bounds: x=71.1-81.3, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=76.2 ‚Üí 91.4 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 3: Testing position x=91.4, y=25.4
     Test bounds: x=86.4-96.5, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=91.4 ‚Üí 106.7 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 4: Testing position x=106.7, y=25.4
     Test bounds: x=101.6-111.8, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=106.7 ‚Üí 121.9 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 5: Testing position x=121.9, y=25.4
     Test bounds: x=116.8-127.0, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=121.9 ‚Üí 137.2 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 6: Testing position x=137.2, y=25.4
     Test bounds: x=132.1-142.2, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=137.2 ‚Üí 152.4 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 7: Testing position x=152.4, y=25.4
     Test bounds: x=147.3-157.5, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=152.4 ‚Üí 167.6 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 8: Testing position x=167.6, y=25.4
     Test bounds: x=162.6-172.7, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=167.6 ‚Üí 182.9 (component_size=10.2 + spacing=5.1)

     üîΩ WRAPPING TO NEXT ROW (exceeded width)
        Current x=182.9 + half_width=5.1 > sheet_width=210.0 - margin=25.4
        Checking for components that extend into next row...
          Component at y=23.5-47.6 extends into row
          Adjusting row_start_x from 25.4 to 45.7
          Component at y=43.8-67.9 extends into row
          Adjusting row_start_x from 45.7 to 61.0
        New row position: x=61.0, y=25.4 ‚Üí 54.6 (moved down by 24.1 + 5.1)

  üéØ Attempt 9: Testing position x=61.0, y=54.6
     Test bounds: x=55.9-66.0, y=42.5-66.7
     ‚úÖ FOUND VALID POSITION!
        Before snap: (61.0, 54.6)
        After snap:  (61.0, 55.9)
================================================================================


================================================================================
üîç PLACEMENT START: R4
================================================================================
Component size: (10.2, 24.1) mm
Spacing: (5.1, 5.1) mm
Sheet size: (210.0, 297.0) mm
Margin: 25.4 mm
Starting position: x=25.4, y=25.4
Number of existing components: 3
  üì¶ Occupied[0]: x=25.4-35.6, y=23.5-47.6, type=component
  üì¶ Occupied[1]: x=40.6-50.8, y=43.8-67.9, type=component
  üì¶ Occupied[2]: x=55.9-66.0, y=43.8-67.9, type=component

üîÑ Starting position search loop...

  üéØ Attempt 0: Testing position x=25.4, y=25.4
     Test bounds: x=20.3-30.5, y=13.3-37.5
     ‚ùå COLLISION with Occupied[0]!
        Occupied bounds: x=25.4-35.6, y=23.5-47.6
        Jumping from x=25.4 to x=45.7
     ‚û°Ô∏è  Moving horizontally: x=45.7 ‚Üí 61.0 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 1: Testing position x=61.0, y=25.4
     Test bounds: x=55.9-66.0, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=61.0 ‚Üí 76.2 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 2: Testing position x=76.2, y=25.4
     Test bounds: x=71.1-81.3, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=76.2 ‚Üí 91.4 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 3: Testing position x=91.4, y=25.4
     Test bounds: x=86.4-96.5, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=91.4 ‚Üí 106.7 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 4: Testing position x=106.7, y=25.4
     Test bounds: x=101.6-111.8, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=106.7 ‚Üí 121.9 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 5: Testing position x=121.9, y=25.4
     Test bounds: x=116.8-127.0, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=121.9 ‚Üí 137.2 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 6: Testing position x=137.2, y=25.4
     Test bounds: x=132.1-142.2, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=137.2 ‚Üí 152.4 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 7: Testing position x=152.4, y=25.4
     Test bounds: x=147.3-157.5, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=152.4 ‚Üí 167.6 (component_size=10.2 + spacing=5.1)

  üéØ Attempt 8: Testing position x=167.6, y=25.4
     Test bounds: x=162.6-172.7, y=13.3-37.5
     ‚ö†Ô∏è  Position out of bounds!
        Sheet boundaries: x=0-210.0, y=0-297.0
     ‚û°Ô∏è  Moving horizontally: x=167.6 ‚Üí 182.9 (component_size=10.2 + spacing=5.1)

     üîΩ WRAPPING TO NEXT ROW (exceeded width)
        Current x=182.9 + half_width=5.1 > sheet_width=210.0 - margin=25.4
        Checking for components that extend into next row...
          Component at y=23.5-47.6 extends into row
          Adjusting row_start_x from 25.4 to 45.7
          Component at y=43.8-67.9 extends into row
          Adjusting row_start_x from 45.7 to 61.0
          Component at y=43.8-67.9 extends into row
          Adjusting row_start_x from 61.0 to 76.2
        New row position: x=76.2, y=25.4 ‚Üí 54.6 (moved down by 24.1 + 5.1)

  üéØ Attempt 9: Testing position x=76.2, y=54.6
     Test bounds: x=71.1-81.3, y=42.5-66.7
     ‚úÖ FOUND VALID POSITION!
        Before snap: (76.2, 54.6)
        After snap:  (76.2, 55.9)
================================================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1
Components in Python:    R1, R2, R3, R4

Actions:
   ‚úÖ Keep: R1 (matches Python)
   ‚ûï Add: R2 (new in Python)
   ‚ûï Add: R3 (new in Python)
   ‚ûï Add: R4 (new in Python)
======================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='multi_add'
üîç WRITER_INIT:   Hierarchical path=['08fb917a-ede8-4344-9a88-f8b0f3652c78']
üîç WRITER_INIT:   Self UUID=08fb917a-ede8-4344-9a88-f8b0f3652c78
üîç WRITER_INIT:   Root UUID (path[0])=08fb917a-ede8-4344-9a88-f8b0f3652c78
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth:_logger.py:45 Folder name 'multi_add_project' doesn't match project 'multi_add'. Using circuit name for file generation. [component=CIRCUIT]
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
________ TestPCBSynchronization.test_component_removal_deletes_from_pcb ________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_pcb_synchronization.py:579: in test_component_removal_deletes_from_pcb
    assert (
E   AssertionError: R1 should remain in PCB after removing R2
E   assert None is not None
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)
  R3: (76.2, 58.4)

üìä Components to place with text-flow: 3

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 3
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] R3_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
  [ 3] R3_U1  ( 10.0√ó 45.7mm) bbox=(  74.7,  12.7) center=(  78.7,  35.6)
‚úÖ All components fit on A4!
================================================================================

============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


======================================================================
üìã Synchronization Summary
======================================================================
Components in schematic: R1, R2, R3
Components in Python:    R1, R3

Actions:
   ‚úÖ Keep: R1 (matches Python)
   ‚úÖ Keep: R3 (matches Python)
   ‚ö†Ô∏è  Remove: R2 (not in Python code)
======================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='removal_test'
üîç WRITER_INIT:   Hierarchical path=['be135eff-5690-4ec3-bed4-7bb503cbf155']
üîç WRITER_INIT:   Self UUID=be135eff-5690-4ec3-bed4-7bb503cbf155
üîç WRITER_INIT:   Root UUID (path[0])=be135eff-5690-4ec3-bed4-7bb503cbf155
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 3 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R3_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R3_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth:_logger.py:45 Folder name 'removal_test_project' doesn't match project 'removal_test'. Using circuit name for file generation. [component=CIRCUIT]
WARNING  circuit_synth.kicad.schematic.component_manager:component_manager.py:226 Component R2 not found
_________ TestPCBSynchronization.test_force_regenerate_loses_position __________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_pcb_synchronization.py:678: in test_force_regenerate_loses_position
    assert r1_after is not None, "R1 should exist after regeneration"
E   AssertionError: R1 should exist after regeneration
E   assert None is not None
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='force_regen'
üîç WRITER_INIT:   Hierarchical path=['53758990-4d63-468a-ad44-f2a351157557']
üîç WRITER_INIT:   Self UUID=53758990-4d63-468a-ad44-f2a351157557
üîç WRITER_INIT:   Root UUID (path[0])=53758990-4d63-468a-ad44-f2a351157557
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='force_regen'
üîç WRITER_INIT:   Hierarchical path=['9365db74-7b28-4310-baac-ef2c72160995']
üîç WRITER_INIT:   Self UUID=9365db74-7b28-4310-baac-ef2c72160995
üîç WRITER_INIT:   Root UUID (path[0])=9365db74-7b28-4310-baac-ef2c72160995
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth:_logger.py:45 Folder name 'force_regen_project' doesn't match project 'force_regen'. Using circuit name for file generation. [component=CIRCUIT]
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
__________ TestPhase0JSONCanonical.test_01_automatic_json_generation ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_phase0_json_canonical.py:72: in test_01_automatic_json_generation
    assert (
E   AssertionError: JSON should follow naming convention
E   assert 'voltage_divider.json' == 'test_board.json'
E     
E     - test_board.json
E     + voltage_divider.json
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:27.970 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='voltage_divider'
üîç WRITER_INIT:   Hierarchical path=['59fcb721-6afd-4467-9dbf-f2e5bfc621df']
üîç WRITER_INIT:   Self UUID=59fcb721-6afd-4467-9dbf-f2e5bfc621df
üîç WRITER_INIT:   Root UUID (path[0])=59fcb721-6afd-4467-9dbf-f2e5bfc621df
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:28.055 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VIN' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
___________ TestPhase0JSONCanonical.test_06_json_schema_consistency ____________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_phase0_json_canonical.py:284: in test_06_json_schema_consistency
    assert isinstance(
E   AssertionError: Net VIN connections should be list
E   assert False
E    +  where False = isinstance({'impedance': None, 'is_power': False, 'nodes': [{'component': 'R1', 'pin': {'name': '~', 'number': '1', 'type': 'passive'}}], 'power_symbol': None, ...}, list)
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:28.236 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='voltage_divider'
üîç WRITER_INIT:   Hierarchical path=['6d3e89f0-c322-4907-8c5f-043f07b2a95d']
üîç WRITER_INIT:   Self UUID=6d3e89f0-c322-4907-8c5f-043f07b2a95d
üîç WRITER_INIT:   Root UUID (path[0])=6d3e89f0-c322-4907-8c5f-043f07b2a95d
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:28.316 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VIN' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
________ TestPhase0JSONCanonical.test_07_json_validates_against_schema _________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_phase0_json_canonical.py:301: in test_07_json_validates_against_schema
    assert validate_json_schema(json1), "Simple circuit JSON should validate"
E   AssertionError: Simple circuit JSON should validate
E   assert False
E    +  where False = validate_json_schema(PosixPath('/private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_07_json_validates_against0/simple/voltage_divider.json'))
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

Net VIN connections should be a list
----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:28.324 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='voltage_divider'
üîç WRITER_INIT:   Hierarchical path=['e45fcef2-eb16-44c6-8c89-9f44a73f3879']
üîç WRITER_INIT:   Self UUID=e45fcef2-eb16-44c6-8c89-9f44a73f3879
üîç WRITER_INIT:   Root UUID (path[0])=e45fcef2-eb16-44c6-8c89-9f44a73f3879
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:28.409 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VIN' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
________ TestPhase0JSONCanonical.test_08_round_trip_python_json_python _________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_phase0_json_canonical.py:339: in test_08_round_trip_python_json_python
    original_refs = {comp.ref for comp in original_circuit.components}
                     ^^^^^^^^
E   AttributeError: 'str' object has no attribute 'ref'
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:28.416 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='voltage_divider'
üîç WRITER_INIT:   Hierarchical path=['a1a072f9-ec54-404c-9b3c-d0b9978df135']
üîç WRITER_INIT:   Self UUID=a1a072f9-ec54-404c-9b3c-d0b9978df135
üîç WRITER_INIT:   Root UUID (path[0])=a1a072f9-ec54-404c-9b3c-d0b9978df135
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:28.499 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VIN' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
______ TestPhase0JSONCanonical.test_10_semantic_equivalence_verification _______
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_phase0_json_canonical.py:458: in test_10_semantic_equivalence_verification
    json_refs.add(conn["component"])
                  ^^^^^^^^^^^^^^^^^
E   TypeError: string indices must be integers, not 'str'
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:28.601 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='voltage_divider'
üîç WRITER_INIT:   Hierarchical path=['2d7d4376-375f-48a1-a5d4-61464490f601']
üîç WRITER_INIT:   Self UUID=2d7d4376-375f-48a1-a5d4-61464490f601
üîç WRITER_INIT:   Root UUID (path[0])=2d7d4376-375f-48a1-a5d4-61464490f601
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:28.684 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VIN' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
__________ TestPhase0JSONCanonical.test_11_hierarchical_circuit_json ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_phase0_json_canonical.py:481: in test_11_hierarchical_circuit_json
    assert validate_json_schema(
E   AssertionError: Hierarchical circuit JSON should validate
E   assert False
E    +  where False = validate_json_schema(PosixPath('/private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_11_hierarchical_circuit_j0/hierarchical/main_hierarchical.json'))
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R2: (38.1, 58.4)
  LED1: (58.4, 58.4)

üìä Components to place with text-flow: 2

üìÑ Found 1 sheets to place
üîç PLACEMENT: Sheet rc_filter: sheet=25.4mm, labels=15.1mm, bbox=40.5x20.3mm

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 3
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] SHEET_rc_filter: 40.5√ó20.3mm (area=822.6mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] LED1_U1: 17.8√ó24.8mm (area=440.6mm¬≤)

  [ 1] SHEET_rc_filter ( 40.5√ó 20.3mm) bbox=(  24.7,  12.7) center=(  45.7,  22.9)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  80.2,  12.7) center=(  86.4,  35.6)
  [ 3] LED1_U1 ( 17.8√ó 24.8mm) bbox=( 105.2,  12.7) center=( 114.3,  25.4)
‚úÖ All components fit on A4!
================================================================================

üìÑ Placed sheet rc_filter at (45.7, 22.9)

üîç Component positions before placement:
  R1: (38.1, 58.4)
  C1: (58.4, 58.4)
  C2: (76.2, 58.4)

üìä Components to place with text-flow: 3

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 3
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] C1_U1: 10.0√ó42.7mm (area=426.9mm¬≤)
    [3] C2_U1: 10.0√ó42.7mm (area=426.9mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] C1_U1  ( 10.0√ó 42.7mm) bbox=(  49.7,  12.7) center=(  55.9,  33.0)
  [ 3] C2_U1  ( 10.0√ó 42.7mm) bbox=(  74.7,  12.7) center=(  78.7,  33.0)
‚úÖ All components fit on A4!
================================================================================

Net VCC_3V3 connections should be a list
----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:28.692 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
2025-10-30 22:17:28.695 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================


üîç WRITER_INIT: Circuit='main_hierarchical'
üîç WRITER_INIT:   Hierarchical path=['4a8c0ab5-2346-4fec-8cf5-a9f39375b125']
üîç WRITER_INIT:   Self UUID=4a8c0ab5-2346-4fec-8cf5-a9f39375b125
üîç WRITER_INIT:   Root UUID (path[0])=4a8c0ab5-2346-4fec-8cf5-a9f39375b125
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for LED1_U1 (Device:LED)
Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================

üîç PLACEMENT: Calculated bbox for LED1_U1: 17.78 x 24.78 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================


üîç WRITER_INIT: Circuit='rc_filter'
üîç WRITER_INIT:   Hierarchical path=['4a8c0ab5-2346-4fec-8cf5-a9f39375b125', '19aad1c9-304e-4c99-9ea1-669c6cff9b8b']
üîç WRITER_INIT:   Self UUID=4bbc2eb0-352e-414d-bec9-aaa3c76286c0
üîç WRITER_INIT:   Root UUID (path[0])=4a8c0ab5-2346-4fec-8cf5-a9f39375b125
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 3 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for C1_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C1_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C2_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C2_U1: 10.00 x 42.69 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

2025-10-30 22:17:28.797 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VCC_3V3' has only 1 connection(s) - may indicate connection issue
__________ TestPhase0JSONCanonical.test_12_large_circuit_performance ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_phase0_json_canonical.py:527: in test_12_large_circuit_performance
    assert validate_json_schema(json_path), "Large circuit JSON should validate"
E   AssertionError: Large circuit JSON should validate
E   assert False
E    +  where False = validate_json_schema(PosixPath('/private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_12_large_circuit_performa0/large/large_circuit_100.json'))
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)
  R3: (76.2, 58.4)
  R4: (96.5, 58.4)
  R5: (116.8, 58.4)
  R6: (137.2, 58.4)
  R7: (157.5, 58.4)
  R8: (38.1, 111.8)
  R9: (58.4, 111.8)
  R10: (76.2, 111.8)
  R11: (96.5, 111.8)
  R12: (116.8, 111.8)
  R13: (137.2, 111.8)
  R14: (157.5, 111.8)
  R15: (38.1, 170.2)
  R16: (58.4, 170.2)
  R17: (76.2, 170.2)
  R18: (96.5, 170.2)
  R19: (116.8, 170.2)
  R20: (137.2, 170.2)
  R21: (157.5, 170.2)
  R22: (38.1, 223.5)
  R23: (58.4, 223.5)
  R24: (76.2, 223.5)
  R25: (96.5, 223.5)
  R26: (116.8, 223.5)
  R27: (137.2, 223.5)
  R28: (157.5, 223.5)
  R29: (116.8, 340.4)
  R30: (76.2, 457.2)
  R31: (38.1, 574.0)
  R32: (147.3, 675.6)
  R33: (106.7, 792.5)
  R34: (66.0, 909.3)
  R35: (25.4, 1026.2)
  R36: (137.2, 1130.3)
  R37: (96.5, 1244.6)
  R38: (25.4, 1331.0)
  R39: (45.7, 1331.0)
  R40: (66.0, 1331.0)
  R41: (86.4, 1331.0)
  R42: (106.7, 1331.0)
  R43: (127.0, 1331.0)
  R44: (147.3, 1331.0)
  R45: (170.2, 1331.0)
  R46: (25.4, 1386.8)
  R47: (45.7, 1386.8)
  R48: (66.0, 1386.8)
  R49: (86.4, 1386.8)
  R50: (106.7, 1386.8)
  C1: (127.0, 1386.8)
  C2: (147.3, 1386.8)
  C3: (170.2, 1386.8)
  C4: (25.4, 1442.7)
  C5: (45.7, 1442.7)
  C6: (66.0, 1442.7)
  C7: (86.4, 1442.7)
  C8: (106.7, 1442.7)
  C9: (127.0, 1442.7)
  C10: (147.3, 1442.7)
  C11: (170.2, 1442.7)
  C12: (25.4, 1498.6)
  C13: (45.7, 1498.6)
  C14: (66.0, 1498.6)
  C15: (86.4, 1498.6)
  C16: (106.7, 1498.6)
  C17: (127.0, 1498.6)
  C18: (147.3, 1498.6)
  C19: (170.2, 1498.6)
  C20: (25.4, 1549.4)
  C21: (45.7, 1549.4)
  C22: (66.0, 1549.4)
  C23: (86.4, 1549.4)
  C24: (106.7, 1549.4)
  C25: (127.0, 1549.4)
  C26: (147.3, 1549.4)
  C27: (170.2, 1549.4)
  C28: (25.4, 1600.2)
  C29: (45.7, 1600.2)
  C30: (66.0, 1600.2)
  C31: (86.4, 1600.2)
  C32: (106.7, 1600.2)
  C33: (127.0, 1600.2)
  C34: (147.3, 1600.2)
  C35: (170.2, 1600.2)
  C36: (25.4, 1656.1)
  C37: (45.7, 1656.1)
  C38: (66.0, 1656.1)
  C39: (86.4, 1656.1)
  C40: (106.7, 1656.1)
  C41: (127.0, 1656.1)
  C42: (147.3, 1656.1)
  C43: (170.2, 1656.1)
  C44: (25.4, 1706.9)
  C45: (45.7, 1706.9)
  C46: (66.0, 1706.9)
  C47: (86.4, 1706.9)
  C48: (106.7, 1706.9)
  C49: (127.0, 1706.9)
  C50: (147.3, 1706.9)

üìä Components to place with text-flow: 100

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 100
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] R3_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [4] R4_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [5] R5_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    ... and 95 more

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
  [ 3] R3_U1  ( 10.0√ó 45.7mm) bbox=(  74.7,  12.7) center=(  78.7,  35.6)
  [ 4] R4_U1  ( 10.0√ó 45.7mm) bbox=(  99.7,  12.7) center=( 104.1,  35.6)
  [ 5] R5_U1  ( 10.0√ó 45.7mm) bbox=( 124.7,  12.7) center=( 129.5,  35.6)
  [ 6] R6_U1  ( 10.0√ó 45.7mm) bbox=( 149.7,  12.7) center=( 154.9,  35.6)
  [ 7] R7_U1  ( 10.0√ó 45.7mm) bbox=( 174.7,  12.7) center=( 180.3,  35.6)
  [ 8] R8_U1  ( 10.0√ó 45.7mm) bbox=( 199.7,  12.7) center=( 205.7,  35.6)
  [ 9] R9_U1  ( 10.0√ó 45.7mm) bbox=( 224.7,  12.7) center=( 228.6,  35.6)
  [10] R10_U1 ( 10.0√ó 45.7mm) bbox=( 249.7,  12.7) center=( 254.0,  35.6)
  ‚Üì Row wrap at y=73.4mm
  [11] R11_U1 ( 10.0√ó 45.7mm) bbox=(  24.7,  73.4) center=(  30.5,  96.5)
  [12] R12_U1 ( 10.0√ó 45.7mm) bbox=(  49.7,  73.4) center=(  55.9,  96.5)
  [13] R13_U1 ( 10.0√ó 45.7mm) bbox=(  74.7,  73.4) center=(  78.7,  96.5)
  [14] R14_U1 ( 10.0√ó 45.7mm) bbox=(  99.7,  73.4) center=( 104.1,  96.5)
  [15] R15_U1 ( 10.0√ó 45.7mm) bbox=( 124.7,  73.4) center=( 129.5,  96.5)
  [16] R16_U1 ( 10.0√ó 45.7mm) bbox=( 149.7,  73.4) center=( 154.9,  96.5)
  [17] R17_U1 ( 10.0√ó 45.7mm) bbox=( 174.7,  73.4) center=( 180.3,  96.5)
  [18] R18_U1 ( 10.0√ó 45.7mm) bbox=( 199.7,  73.4) center=( 205.7,  96.5)
  [19] R19_U1 ( 10.0√ó 45.7mm) bbox=( 224.7,  73.4) center=( 228.6,  96.5)
  [20] R20_U1 ( 10.0√ó 45.7mm) bbox=( 249.7,  73.4) center=( 254.0,  96.5)
  ‚Üì Row wrap at y=134.2mm
  ‚ö†Ô∏è  Component R21_U1 overflows at y=134.2mm (max=165.1mm)
‚ùå Overflow on A4, trying next size...

Trying A3 (420.0√ó297.0mm)
  Usable area: (12.7, 12.7) to (407.0, 277.0)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] R3_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [4] R4_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [5] R5_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    ... and 95 more

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
  [ 3] R3_U1  ( 10.0√ó 45.7mm) bbox=(  74.7,  12.7) center=(  78.7,  35.6)
  [ 4] R4_U1  ( 10.0√ó 45.7mm) bbox=(  99.7,  12.7) center=( 104.1,  35.6)
  [ 5] R5_U1  ( 10.0√ó 45.7mm) bbox=( 124.7,  12.7) center=( 129.5,  35.6)
  [ 6] R6_U1  ( 10.0√ó 45.7mm) bbox=( 149.7,  12.7) center=( 154.9,  35.6)
  [ 7] R7_U1  ( 10.0√ó 45.7mm) bbox=( 174.7,  12.7) center=( 180.3,  35.6)
  [ 8] R8_U1  ( 10.0√ó 45.7mm) bbox=( 199.7,  12.7) center=( 205.7,  35.6)
  [ 9] R9_U1  ( 10.0√ó 45.7mm) bbox=( 224.7,  12.7) center=( 228.6,  35.6)
  [10] R10_U1 ( 10.0√ó 45.7mm) bbox=( 249.7,  12.7) center=( 254.0,  35.6)
  [11] R11_U1 ( 10.0√ó 45.7mm) bbox=( 274.7,  12.7) center=( 279.4,  35.6)
  [12] R12_U1 ( 10.0√ó 45.7mm) bbox=( 299.7,  12.7) center=( 304.8,  35.6)
  [13] R13_U1 ( 10.0√ó 45.7mm) bbox=( 324.7,  12.7) center=( 330.2,  35.6)
  [14] R14_U1 ( 10.0√ó 45.7mm) bbox=( 349.7,  12.7) center=( 355.6,  35.6)
  [15] R15_U1 ( 10.0√ó 45.7mm) bbox=( 374.7,  12.7) center=( 378.5,  35.6)
  ‚Üì Row wrap at y=73.4mm
  [16] R16_U1 ( 10.0√ó 45.7mm) bbox=(  24.7,  73.4) center=(  30.5,  96.5)
  [17] R17_U1 ( 10.0√ó 45.7mm) bbox=(  49.7,  73.4) center=(  55.9,  96.5)
  [18] R18_U1 ( 10.0√ó 45.7mm) bbox=(  74.7,  73.4) center=(  78.7,  96.5)
  [19] R19_U1 ( 10.0√ó 45.7mm) bbox=(  99.7,  73.4) center=( 104.1,  96.5)
  [20] R20_U1 ( 10.0√ó 45.7mm) bbox=( 124.7,  73.4) center=( 129.5,  96.5)
  [21] R21_U1 ( 10.0√ó 45.7mm) bbox=( 149.7,  73.4) center=( 154.9,  96.5)
  [22] R22_U1 ( 10.0√ó 45.7mm) bbox=( 174.7,  73.4) center=( 180.3,  96.5)
  [23] R23_U1 ( 10.0√ó 45.7mm) bbox=( 199.7,  73.4) center=( 205.7,  96.5)
  [24] R24_U1 ( 10.0√ó 45.7mm) bbox=( 224.7,  73.4) center=( 228.6,  96.5)
  [25] R25_U1 ( 10.0√ó 45.7mm) bbox=( 249.7,  73.4) center=( 254.0,  96.5)
  [26] R26_U1 ( 10.0√ó 45.7mm) bbox=( 274.7,  73.4) center=( 279.4,  96.5)
  [27] R27_U1 ( 10.0√ó 45.7mm) bbox=( 299.7,  73.4) center=( 304.8,  96.5)
  [28] R28_U1 ( 10.0√ó 45.7mm) bbox=( 324.7,  73.4) center=( 330.2,  96.5)
  [29] R29_U1 ( 10.0√ó 45.7mm) bbox=( 349.7,  73.4) center=( 355.6,  96.5)
  [30] R30_U1 ( 10.0√ó 45.7mm) bbox=( 374.7,  73.4) center=( 378.5,  96.5)
  ‚Üì Row wrap at y=134.2mm
  [31] R31_U1 ( 10.0√ó 45.7mm) bbox=(  24.7, 134.2) center=(  30.5, 157.5)
  [32] R32_U1 ( 10.0√ó 45.7mm) bbox=(  49.7, 134.2) center=(  55.9, 157.5)
  [33] R33_U1 ( 10.0√ó 45.7mm) bbox=(  74.7, 134.2) center=(  78.7, 157.5)
  [34] R34_U1 ( 10.0√ó 45.7mm) bbox=(  99.7, 134.2) center=( 104.1, 157.5)
  [35] R35_U1 ( 10.0√ó 45.7mm) bbox=( 124.7, 134.2) center=( 129.5, 157.5)
  [36] R36_U1 ( 10.0√ó 45.7mm) bbox=( 149.7, 134.2) center=( 154.9, 157.5)
  [37] R37_U1 ( 10.0√ó 45.7mm) bbox=( 174.7, 134.2) center=( 180.3, 157.5)
  [38] R38_U1 ( 10.0√ó 45.7mm) bbox=( 199.7, 134.2) center=( 205.7, 157.5)
  [39] R39_U1 ( 10.0√ó 45.7mm) bbox=( 224.7, 134.2) center=( 228.6, 157.5)
  [40] R40_U1 ( 10.0√ó 45.7mm) bbox=( 249.7, 134.2) center=( 254.0, 157.5)
  [41] R41_U1 ( 10.0√ó 45.7mm) bbox=( 274.7, 134.2) center=( 279.4, 157.5)
  [42] R42_U1 ( 10.0√ó 45.7mm) bbox=( 299.7, 134.2) center=( 304.8, 157.5)
  [43] R43_U1 ( 10.0√ó 45.7mm) bbox=( 324.7, 134.2) center=( 330.2, 157.5)
  [44] R44_U1 ( 10.0√ó 45.7mm) bbox=( 349.7, 134.2) center=( 355.6, 157.5)
  [45] R45_U1 ( 10.0√ó 45.7mm) bbox=( 374.7, 134.2) center=( 378.5, 157.5)
  ‚Üì Row wrap at y=194.9mm
  [46] R46_U1 ( 10.0√ó 45.7mm) bbox=(  24.7, 194.9) center=(  30.5, 218.4)
  [47] R47_U1 ( 10.0√ó 45.7mm) bbox=(  49.7, 194.9) center=(  55.9, 218.4)
  [48] R48_U1 ( 10.0√ó 45.7mm) bbox=(  74.7, 194.9) center=(  78.7, 218.4)
  [49] R49_U1 ( 10.0√ó 45.7mm) bbox=(  99.7, 194.9) center=( 104.1, 218.4)
  [50] R50_U1 ( 10.0√ó 45.7mm) bbox=( 124.7, 194.9) center=( 129.5, 218.4)
  [51] C1_U1  ( 10.0√ó 42.7mm) bbox=( 149.7, 194.9) center=( 154.9, 215.9)
  [52] C2_U1  ( 10.0√ó 42.7mm) bbox=( 174.7, 194.9) center=( 180.3, 215.9)
  [53] C3_U1  ( 10.0√ó 42.7mm) bbox=( 199.7, 194.9) center=( 205.7, 215.9)
  [54] C4_U1  ( 10.0√ó 42.7mm) bbox=( 224.7, 194.9) center=( 228.6, 215.9)
  [55] C5_U1  ( 10.0√ó 42.7mm) bbox=( 249.7, 194.9) center=( 254.0, 215.9)
  [56] C6_U1  ( 10.0√ó 42.7mm) bbox=( 274.7, 194.9) center=( 279.4, 215.9)
  [57] C7_U1  ( 10.0√ó 42.7mm) bbox=( 299.7, 194.9) center=( 304.8, 215.9)
  [58] C8_U1  ( 10.0√ó 42.7mm) bbox=( 324.7, 194.9) center=( 330.2, 215.9)
  [59] C9_U1  ( 10.0√ó 42.7mm) bbox=( 349.7, 194.9) center=( 355.6, 215.9)
  [60] C10_U1 ( 10.0√ó 42.7mm) bbox=( 374.7, 194.9) center=( 378.5, 215.9)
  ‚Üì Row wrap at y=255.6mm
  ‚ö†Ô∏è  Component C11_U1 overflows at y=255.6mm (max=277.0mm)
‚ùå Overflow on A3, trying next size...

Net VCC connections should be a list
----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:28.803 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:28.803 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================


üîç WRITER_INIT: Circuit='large_circuit_100'
üîç WRITER_INIT:   Hierarchical path=['cfdb36b1-9f1e-47db-bdf3-2b54229f6506']
üîç WRITER_INIT:   Self UUID=cfdb36b1-9f1e-47db-bdf3-2b54229f6506
üîç WRITER_INIT:   Root UUID (path[0])=cfdb36b1-9f1e-47db-bdf3-2b54229f6506
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 100 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R3_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R3_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R4_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R4_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R5_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R5_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R6_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R6_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R7_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R7_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R8_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R8_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R9_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R9_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R10_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R10_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R11_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R11_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R12_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R12_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R13_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R13_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R14_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R14_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R15_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R15_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R16_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R16_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R17_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R17_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R18_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R18_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R19_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R19_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R20_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R20_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R21_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R21_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R22_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R22_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R23_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R23_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R24_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R24_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R25_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R25_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R26_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R26_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R27_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R27_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R28_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R28_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R29_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R29_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R30_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R30_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R31_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R31_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R32_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R32_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R33_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R33_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R34_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R34_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R35_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R35_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R36_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R36_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R37_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R37_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R38_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R38_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R39_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R39_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R40_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R40_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R41_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R41_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R42_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R42_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R43_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R43_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R44_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R44_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R45_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R45_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R46_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R46_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R47_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R47_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R48_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R48_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R49_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R49_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R50_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R50_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for C1_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C1_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C2_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C2_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C3_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C3_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C4_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C4_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C5_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C5_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C6_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C6_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C7_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C7_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C8_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C8_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C9_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C9_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C10_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C10_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C11_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C11_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C12_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C12_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C13_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C13_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C14_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C14_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C15_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C15_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C16_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C16_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C17_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C17_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C18_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C18_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C19_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C19_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C20_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C20_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C21_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C21_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C22_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C22_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C23_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C23_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C24_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C24_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C25_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C25_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C26_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C26_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C27_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C27_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C28_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C28_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C29_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C29_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C30_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C30_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C31_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C31_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C32_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C32_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C33_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C33_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C34_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C34_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C35_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C35_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C36_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C36_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C37_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C37_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C38_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C38_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C39_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C39_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C40_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C40_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C41_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C41_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C42_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C42_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C43_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C43_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C44_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C44_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C45_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C45_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C46_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C46_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C47_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C47_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C48_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C48_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C49_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C49_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for C50_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C50_U1: 10.00 x 42.69 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

2025-10-30 22:17:29.520 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:17:29.520 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.sch_gen.collision_manager:collision_manager.py:195 Reached maximum placement attempts (100). Forcing placement at current position.
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.sch_gen.collision_manager:collision_manager.py:195 Reached maximum placement attempts (100). Forcing placement at current position.
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.sch_gen.collision_manager:collision_manager.py:195 Reached maximum placement attempts (100). Forcing placement at current position.
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.sch_gen.collision_manager:collision_manager.py:195 Reached maximum placement attempts (100). Forcing placement at current position.
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.sch_gen.collision_manager:collision_manager.py:195 Reached maximum placement attempts (100). Forcing placement at current position.
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.sch_gen.collision_manager:collision_manager.py:195 Reached maximum placement attempts (100). Forcing placement at current position.
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.sch_gen.collision_manager:collision_manager.py:195 Reached maximum placement attempts (100). Forcing placement at current position.
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.sch_gen.collision_manager:collision_manager.py:195 Reached maximum placement attempts (100). Forcing placement at current position.
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.sch_gen.collision_manager:collision_manager.py:195 Reached maximum placement attempts (100). Forcing placement at current position.
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
ERROR    circuit_synth.kicad.sch_gen.schematic_writer:schematic_writer.py:1015 ‚ùå PLACE_COMPONENTS: TEXT-FLOW PLACEMENT FAILED after 126.22ms: Components do not fit on A3 sheet (largest supported size). Reduce component count or implement larger sheet support.
WARNING  circuit_synth.kicad.sch_gen.schematic_writer:schematic_writer.py:1018 üîÑ PLACE_COMPONENTS: Using fallback grid placement
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:R: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.schematic.symbol_geometry:symbol_geometry.py:72 Failed to parse symbol Device:C: 'SchematicPin' object has no attribute 'orientation'
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
__________ TestPhase0JSONCanonical.test_16_phase0_completion_criteria __________
/Users/shanemattner/Desktop/circuit-synth2/tests/integration/test_phase0_json_canonical.py:606: in test_16_phase0_completion_criteria
    assert validate_json_schema(json_path), "‚úÖ JSON validates"
E   AssertionError: ‚úÖ JSON validates
E   assert False
E    +  where False = validate_json_schema(PosixPath('/private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_16_phase0_completion_crit0/completion_test/voltage_divider.json'))
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

Net VIN connections should be a list
----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:29.538 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='voltage_divider'
üîç WRITER_INIT:   Hierarchical path=['5514d0ee-2e83-49fe-b70b-e9ae24cb7952']
üîç WRITER_INIT:   Self UUID=5514d0ee-2e83-49fe-b70b-e9ae24cb7952
üîç WRITER_INIT:   Root UUID (path[0])=5514d0ee-2e83-49fe-b70b-e9ae24cb7952
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:17:29.623 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VIN' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
________________________ test_parse_hierarchy_from_file ________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_netlist_exporter/test_sheet_hierarchy.py:61: in test_parse_hierarchy_from_file
    manager.parse_sheet_hierarchy(circuit4_pro)
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/sheet_hierarchy_manager.py:39: in parse_sheet_hierarchy
    with open(kicad_pro_path, "r") as f:
         ^^^^^^^^^^^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: 'tests/test_data/kicad9/kicad_projects/circuit4/circuit4.kicad_pro'
_ Test01SimpleResistorWorkflow.test_full_round_trip_kicad_python_kicad_python __
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:463: in test_full_round_trip_kicad_python_kicad_python
    self.assertTrue(
E   AssertionError: False is not true : First generated schematic should exist
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/01_simple_resistor_reference/01_simple_resistor_reference.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
_____ Test01SimpleResistorWorkflow.test_kicad_to_python_to_kicad_workflow ______
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:206: in test_kicad_to_python_to_kicad_workflow
    self.assertTrue(root_schematic.exists(), "Root schematic should exist")
E   AssertionError: False is not true : Root schematic should exist
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/01_simple_resistor_reference/01_simple_resistor_reference.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
___________ Test01SimpleResistorWorkflow.test_round_trip_consistency ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:295: in test_round_trip_consistency
    self.assertTrue(generated_sch.exists(), "Generated schematic should exist")
E   AssertionError: False is not true : Generated schematic should exist
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/01_simple_resistor_reference/01_simple_resistor_reference.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
___ Test02DualHierarchyWorkflow.test_component_distribution_across_hierarchy ___
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:141: in test_component_distribution_across_hierarchy
    self.assertIn('ref="R1"', generated_code, "Main circuit should contain R1")
E   AssertionError: 'ref="R1"' not found in '#!/usr/bin/env python3\n"""\nCircuit Generated from KiCad\n"""\n\nfrom circuit_synth import *\n\n@circuit\ndef main():\n    """Generated circuit from KiCad"""\n\n    # Create components\n    r2 = Component(symbol="Device:R", ref="R2", value="10k", footprint="Resistor_SMD:R_0603_1608Metric")\n\n\n# Generate the circuit\nif __name__ == \'__main__\':\n    circuit = main()\n    # Generate KiCad project (creates directory)\n    circuit.generate_kicad_project(project_name="child1_generated")\n    # Generate KiCad netlist (required for ratsnest display)\n    circuit.generate_kicad_netlist("child1_generated/child1_generated.net")' : Main circuit should contain R1
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/02_dual_hierarchy/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
________ Test02DualHierarchyWorkflow.test_full_hierarchical_round_trip _________
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:426: in test_full_hierarchical_round_trip
    self.assertTrue(
E   AssertionError: False is not true : First generated KiCad project should exist
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/02_dual_hierarchy/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
_________ Test02DualHierarchyWorkflow.test_hierarchical_code_structure _________
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:235: in test_hierarchical_code_structure
    self.assertIn(
E   AssertionError: 'from child1 import child1' not found in '#!/usr/bin/env python3\n"""\nCircuit Generated from KiCad\n"""\n\nfrom circuit_synth import *\n\n@circuit\ndef main():\n    """Generated circuit from KiCad"""\n\n    # Create components\n    r2 = Component(symbol="Device:R", ref="R2", value="10k", footprint="Resistor_SMD:R_0603_1608Metric")\n\n\n# Generate the circuit\nif __name__ == \'__main__\':\n    circuit = main()\n    # Generate KiCad project (creates directory)\n    circuit.generate_kicad_project(project_name="child1_generated")\n    # Generate KiCad netlist (required for ratsnest display)\n    circuit.generate_kicad_netlist("child1_generated/child1_generated.net")' : Should import child1 subcircuit
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/02_dual_hierarchy/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
_______ Test02DualHierarchyWorkflow.test_hierarchical_project_detection ________
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:90: in test_hierarchical_project_detection
    self.assertIn(
E   AssertionError: 'from child1 import child1' not found in '#!/usr/bin/env python3\n"""\nCircuit Generated from KiCad\n"""\n\nfrom circuit_synth import *\n\n@circuit\ndef main():\n    """Generated circuit from KiCad"""\n\n    # Create components\n    r2 = Component(symbol="Device:R", ref="R2", value="10k", footprint="Resistor_SMD:R_0603_1608Metric")\n\n\n# Generate the circuit\nif __name__ == \'__main__\':\n    circuit = main()\n    # Generate KiCad project (creates directory)\n    circuit.generate_kicad_project(project_name="child1_generated")\n    # Generate KiCad netlist (required for ratsnest display)\n    circuit.generate_kicad_netlist("child1_generated/child1_generated.net")' : Should import child1 subcircuit function
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/02_dual_hierarchy/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
_____ Test02DualHierarchyWorkflow.test_hierarchical_reference_preservation _____
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:349: in test_hierarchical_reference_preservation
    self.assertIn(
E   AssertionError: 'ref="R1"' not found in '#!/usr/bin/env python3\n"""\nCircuit Generated from KiCad\n"""\n\nfrom circuit_synth import *\n\n@circuit\ndef main():\n    """Generated circuit from KiCad"""\n\n    # Create components\n    r2 = Component(symbol="Device:R", ref="R2", value="10k", footprint="Resistor_SMD:R_0603_1608Metric")\n\n\n# Generate the circuit\nif __name__ == \'__main__\':\n    circuit = main()\n    # Generate KiCad project (creates directory)\n    circuit.generate_kicad_project(project_name="child1_generated")\n    # Generate KiCad netlist (required for ratsnest display)\n    circuit.generate_kicad_netlist("child1_generated/child1_generated.net")' : Should preserve R1 reference from root sheet
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/02_dual_hierarchy/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
______ Test02DualHierarchyWorkflow.test_hierarchical_round_trip_execution ______
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:296: in test_hierarchical_round_trip_execution
    self.assertTrue(
E   AssertionError: False is not true : Generated KiCad project should exist
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/02_dual_hierarchy/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
__________ Test02DualHierarchyWorkflow.test_subcircuit_instantiation ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:188: in test_subcircuit_instantiation
    self.assertIn(
E   AssertionError: 'child1_circuit = child1()' not found in '#!/usr/bin/env python3\n"""\nCircuit Generated from KiCad\n"""\n\nfrom circuit_synth import *\n\n@circuit\ndef main():\n    """Generated circuit from KiCad"""\n\n    # Create components\n    r2 = Component(symbol="Device:R", ref="R2", value="10k", footprint="Resistor_SMD:R_0603_1608Metric")\n\n\n# Generate the circuit\nif __name__ == \'__main__\':\n    circuit = main()\n    # Generate KiCad project (creates directory)\n    circuit.generate_kicad_project(project_name="child1_generated")\n    # Generate KiCad netlist (required for ratsnest display)\n    circuit.generate_kicad_netlist("child1_generated/child1_generated.net")' : Should instantiate child1 subcircuit
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/02_dual_hierarchy/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
____ TestConnectedHierarchicalWorkflow.test_connected_hierarchical_parsing _____
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py:62: in test_connected_hierarchical_parsing
    assert "@circuit(name='main')" in python_content, "main circuit not found"
E   AssertionError: main circuit not found
E   assert "@circuit(name='main')" in '#!/usr/bin/env python3\n"""\nMain circuit generated from KiCad\n"""\n\n# Import subcircuit functions\nfrom child1 imp...ate_kicad_netlist(\n        "03_dual_hierarchy_connected_generated/03_dual_hierarchy_connected_generated.net"\n    )\n'
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/03_dual_hierarchy_connected/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
___ TestConnectedHierarchicalWorkflow.test_connected_hierarchical_execution ____
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py:113: in test_connected_hierarchical_execution
    assert (
E   AssertionError: Python execution failed: 2025-10-30 22:17:44.341 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:17:44.341 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:17:44.341 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_outputs/connected_execution_test/main.py", line 94, in <module>
E         circuit = main()
E                   ^^^^^^
E       File "/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/core/decorators.py", line 97, in _wrapper
E         func(*args, **kwargs)
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_outputs/connected_execution_test/main.py", line 22, in main
E         child1_circuit = child1(gnd, vin)
E                                 ^^^
E     UnboundLocalError: cannot access local variable 'gnd' where it is not associated with a value
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'python', '/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dua...               ^^^\nUnboundLocalError: cannot access local variable \'gnd\' where it is not associated with a value\n').returncode
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/03_dual_hierarchy_connected/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
______ TestConnectedHierarchicalWorkflow.test_connected_net_preservation _______
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py:164: in test_connected_net_preservation
    subprocess.run(
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/subprocess.py:573: in run
    raise CalledProcessError(retcode, process.args,
E   subprocess.CalledProcessError: Command '['uv', 'run', 'python', '/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_outputs/connected_net_test/main.py']' returned non-zero exit status 1.
----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:44.899 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
2025-10-30 22:17:44.899 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
2025-10-30 22:17:44.899 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
Traceback (most recent call last):
  File "/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_outputs/connected_net_test/main.py", line 94, in <module>
    circuit = main()
              ^^^^^^
  File "/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/core/decorators.py", line 97, in _wrapper
    func(*args, **kwargs)
  File "/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_outputs/connected_net_test/main.py", line 22, in main
    child1_circuit = child1(gnd, vin)
                            ^^^
UnboundLocalError: cannot access local variable 'gnd' where it is not associated with a value
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/03_dual_hierarchy_connected/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
_________ TestConnectedHierarchicalWorkflow.test_connected_round_trip __________
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py:231: in test_connected_round_trip
    subprocess.run(
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/subprocess.py:573: in run
    raise CalledProcessError(retcode, process.args,
E   subprocess.CalledProcessError: Command '['uv', 'run', 'python', '/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_outputs/connected_round_trip_1/main.py']' returned non-zero exit status 1.
----------------------------- Captured stderr call -----------------------------
2025-10-30 22:17:45.471 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
2025-10-30 22:17:45.471 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
2025-10-30 22:17:45.472 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
Traceback (most recent call last):
  File "/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_outputs/connected_round_trip_1/main.py", line 94, in <module>
    circuit = main()
              ^^^^^^
  File "/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/core/decorators.py", line 97, in _wrapper
    func(*args, **kwargs)
  File "/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_outputs/connected_round_trip_1/main.py", line 22, in main
    child1_circuit = child1(gnd, vin)
                            ^^^
UnboundLocalError: cannot access local variable 'gnd' where it is not associated with a value
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/03_dual_hierarchy_connected/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
___ TestConnectedHierarchicalWorkflow.test_hierarchical_reference_uniqueness ___
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py:299: in test_hierarchical_reference_uniqueness
    assert 'ref="R3"' in python_content, "R3 reference not preserved in main"
E   AssertionError: R3 reference not preserved in main
E   assert 'ref="R3"' in '#!/usr/bin/env python3\n"""\nMain circuit generated from KiCad\n"""\n\n# Import subcircuit functions\nfrom child1 imp...ate_kicad_netlist(\n        "03_dual_hierarchy_connected_generated/03_dual_hierarchy_connected_generated.net"\n    )\n'
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/03_dual_hierarchy_connected/child1.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
_____ TestESP32C6HierarchicalWorkflow.test_hierarchical_project_detection ______
/Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py:110: in test_hierarchical_project_detection
    self.assertGreater(
E   AssertionError: 1 not greater than 1 : Expected multiple Python files for hierarchical circuit, got 1
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:83 Auto-generated/found JSON: /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/ESP32_C6_Dev_Board_reference/Power_Supply.json
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.utilities.kicad_parser:kicad_parser.py:520 üîç HIERARCHICAL DEBUG: Could not parse sheet block: name=None, file=None
WARNING  circuit_synth.tools.kicad_integration.kicad_to_python_sync:kicad_to_python_sync.py:544 üîß HIERARCHICAL_TREE_DEBUG: No hierarchical tree found in circuits
WARNING  circuit_synth.tools.utilities.python_code_generator:python_code_generator.py:1285 üîß CODE_UPDATE_DEBUG: No hierarchical tree provided, will use fallback
WARNING  circuit_synth.tools.utilities.comment_extractor:comment_extractor.py:483 Could not find circuit function, using 'main' as fallback
_________________________ test_01_blank_pcb_generation _________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/01_blank_pcb_generation/test_01_blank_pcb_generation.py:76: in test_01_blank_pcb_generation
    assert result.returncode == 0, (
E   AssertionError: fixture.py failed with return code 1
E     STDOUT:
E     
E     STDERR:
E     2025-10-30 22:17:59.685 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:17:59.685 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:17:59.685 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/01_blank_pcb_generation/fixture.py", line 22, in <module>
E         circuit_obj.generate_kicad_project(
E     TypeError: Circuit.generate_kicad_project() got an unexpected keyword argument 'board_width_mm'
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'fixture.py'], returncode=1, stdout='', stderr='2025-10-30 22:17:59.685 | DEBUG   ...e_kicad_project(\nTypeError: Circuit.generate_kicad_project() got an unexpected keyword argument \'board_width_mm\'\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate blank PCB from Python
======================================================================
________________________ test_02_placement_preservation ________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/02_placement_preservation/test_02_placement_preservation.py:126: in test_02_placement_preservation
    pcb = PCBBoard.load(str(pcb_file))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   TypeError: PCBBoard.load() missing 1 required positional argument: 'filepath'
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate initial PCB with R1, R2
======================================================================
‚úÖ Step 1: Initial PCB generated

======================================================================
STEP 2: Validate initial PCB structure
======================================================================
__________________ test_03_add_component_collision_avoidance ___________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/03_add_component_collision_avoidance/test_03_add_component_collision_avoidance.py:129: in test_03_add_component_collision_avoidance
    pcb = PCBBoard.load(str(pcb_file))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   TypeError: PCBBoard.load() missing 1 required positional argument: 'filepath'
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate initial PCB with R1, R2
======================================================================
‚úÖ Step 1: Initial PCB generated

======================================================================
STEP 2: Validate initial PCB structure
======================================================================
___________________________ test_04_delete_component ___________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/04_delete_component/test_04_delete_component.py:121: in test_04_delete_component
    pcb = PCBBoard.load(str(pcb_file))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   TypeError: PCBBoard.load() missing 1 required positional argument: 'filepath'
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate initial PCB with R1, R2, R3
======================================================================
‚úÖ Step 1: Initial PCB generated

======================================================================
STEP 2: Validate initial PCB structure (R1, R2, R3)
======================================================================
_______________________ test_05_modify_component_fields ________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/05_modify_component_fields/test_05_modify_component_fields.py:128: in test_05_modify_component_fields
    pcb = PCBBoard.load(str(pcb_file))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   TypeError: PCBBoard.load() missing 1 required positional argument: 'filepath'
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate initial PCB with R1 (10k, 0603)
======================================================================
‚úÖ Step 1: Initial PCB generated

======================================================================
STEP 2: Validate initial PCB and store R1 position
======================================================================
__________________________ test_06_component_rotation __________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/06_component_rotation/test_06_component_rotation.py:124: in test_06_component_rotation
    pcb = PCBBoard.load(str(pcb_file))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   TypeError: PCBBoard.load() missing 1 required positional argument: 'filepath'
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate initial PCB with R1, R2 (default 0¬∞ rotation)
======================================================================
‚úÖ Step 1: Initial PCB generated

======================================================================
STEP 2: Validate initial state and store R1, R2 properties
======================================================================
_______________________ test_07_round_trip_regeneration ________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/07_round_trip_regeneration/test_07_round_trip_regeneration.py:149: in test_07_round_trip_regeneration
    pcb = PCBBoard.load(str(pcb_file))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   TypeError: PCBBoard.load() missing 1 required positional argument: 'filepath'
----------------------------- Captured stdout call -----------------------------

======================================================================
ROUND 1: Generate PCB v1 with R1, R2
======================================================================
‚úÖ Round 1: Generated PCB v1 (R1, R2)

======================================================================
ROUND 1: Manually adjust R1 position to (40, 50)
======================================================================
______________________ test_08_component_layer_assignment ______________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/08_component_layer_assignment/test_08_component_layer_assignment.py:116: in test_08_component_layer_assignment
    pcb = PCBBoard.load(str(pcb_file))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   TypeError: PCBBoard.load() missing 1 required positional argument: 'filepath'
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate initial PCB with layers
======================================================================
‚úÖ Step 1: Initial PCB generated

======================================================================
STEP 2: Validate initial layer assignments
======================================================================
_______________________ test_09_board_outline_definition _______________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/09_board_outline_definition/test_09_board_outline_definition.py:95: in test_09_board_outline_definition
    assert result.returncode == 0, (
E   AssertionError: Step 1 failed: Initial generation
E     STDOUT:
E     
E     STDERR:
E     2025-10-30 22:18:04.674 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:18:04.674 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:18:04.675 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/09_board_outline_definition/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/09_board_outline_definition/fixture.py", line 50, in <module>
E         circuit_obj.generate_kicad_project(
E     TypeError: Circuit.generate_kicad_project() got an unexpected keyword argument 'board_outline'
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'fixture.py'], returncode=1, stdout='', stderr='2025-10-30 22:18:04.674 | DEBUG   ...te_kicad_project(\nTypeError: Circuit.generate_kicad_project() got an unexpected keyword argument \'board_outline\'\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate PCB with L-shaped outline
======================================================================
____________________________ test_10_mounting_holes ____________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/10_mounting_holes/test_10_mounting_holes.py:98: in test_10_mounting_holes
    assert result.returncode == 0, (
E   AssertionError: Step 1 failed: Initial generation
E     STDOUT:
E     
E     STDERR:
E     2025-10-30 22:18:04.787 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:18:04.787 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:18:04.788 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/10_mounting_holes/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/10_mounting_holes/fixture.py", line 46, in <module>
E         circuit_obj.generate_kicad_project(
E     TypeError: Circuit.generate_kicad_project() got an unexpected keyword argument 'board_width_mm'
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'fixture.py'], returncode=1, stdout='', stderr='2025-10-30 22:18:04.787 | DEBUG   ...e_kicad_project(\nTypeError: Circuit.generate_kicad_project() got an unexpected keyword argument \'board_width_mm\'\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate PCB with 4 mounting holes
======================================================================
________________________ test_11_footprint_library_sync ________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/11_footprint_library_sync/test_11_footprint_library_sync.py:119: in test_11_footprint_library_sync
    pcb = PCBBoard.load(str(pcb_file))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   TypeError: PCBBoard.load() missing 1 required positional argument: 'filepath'
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate PCB with R1 (0603 footprint)
======================================================================
‚úÖ Step 1: PCB with R1 (0603) generated

======================================================================
STEP 2: Validate initial footprint assignment
======================================================================
__________________________ test_12_through_hole_vias ___________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/12_through_hole_vias/test_12_through_hole_vias.py:94: in test_12_through_hole_vias
    assert result.returncode == 0, (
E   AssertionError: fixture.py failed with return code 1
E     STDOUT:
E     
E     STDERR:
E     2025-10-30 22:18:05.583 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:18:05.583 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:18:05.583 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/12_through_hole_vias/fixture.py", line 33, in <module>
E         circuit_obj.generate_kicad_project(
E     TypeError: Circuit.generate_kicad_project() got an unexpected keyword argument 'board_width_mm'
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'fixture.py'], returncode=1, stdout='', stderr='2025-10-30 22:18:05.583 | DEBUG   ...e_kicad_project(\nTypeError: Circuit.generate_kicad_project() got an unexpected keyword argument \'board_width_mm\'\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate 4-layer PCB from Python
======================================================================
______________________________ test_13_blind_vias ______________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/13_blind_vias/test_13_blind_vias.py:110: in test_13_blind_vias
    assert result.returncode == 0, (
E   AssertionError: fixture.py failed with return code 1
E     STDOUT:
E     
E     STDERR:
E     2025-10-30 22:18:05.678 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:18:05.678 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:18:05.678 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/13_blind_vias/fixture.py", line 32, in <module>
E         circuit_obj.generate_kicad_project(
E     TypeError: Circuit.generate_kicad_project() got an unexpected keyword argument 'board_width_mm'
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'fixture.py'], returncode=1, stdout='', stderr='2025-10-30 22:18:05.678 | DEBUG   ...e_kicad_project(\nTypeError: Circuit.generate_kicad_project() got an unexpected keyword argument \'board_width_mm\'\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate 4-layer PCB from Python
======================================================================
_____________________________ test_14_buried_vias ______________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/14_buried_vias/test_14_buried_vias.py:113: in test_14_buried_vias
    assert result.returncode == 0, (
E   AssertionError: fixture.py failed with return code 1
E     STDOUT:
E     
E     STDERR:
E     2025-10-30 22:18:05.771 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:18:05.771 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:18:05.771 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/14_buried_vias/fixture.py", line 32, in <module>
E         circuit_obj.generate_kicad_project(
E     TypeError: Circuit.generate_kicad_project() got an unexpected keyword argument 'board_width_mm'
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'fixture.py'], returncode=1, stdout='', stderr='2025-10-30 22:18:05.771 | DEBUG   ...e_kicad_project(\nTypeError: Circuit.generate_kicad_project() got an unexpected keyword argument \'board_width_mm\'\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate 6-layer PCB from Python
======================================================================
_________________________ test_15_silkscreen_features __________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/15_silkscreen_features/test_15_silkscreen_features.py:176: in test_15_silkscreen_features
    assert result.returncode == 0, (
E   AssertionError: fixture.py failed with return code 1
E     STDOUT:
E     
E     STDERR:
E     2025-10-30 22:18:05.868 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:18:05.868 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:18:05.868 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/15_silkscreen_features/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/15_silkscreen_features/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/15_silkscreen_features/fixture.py", line 44, in <module>
E         circuit_obj.generate_kicad_project(
E     TypeError: Circuit.generate_kicad_project() got an unexpected keyword argument 'board_width_mm'
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'fixture.py'], returncode=1, stdout='', stderr='2025-10-30 22:18:05.868 | DEBUG   ...e_kicad_project(\nTypeError: Circuit.generate_kicad_project() got an unexpected keyword argument \'board_width_mm\'\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate PCB with components
======================================================================
___________________________ test_16_fiducial_markers ___________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/16_fiducial_markers/test_16_fiducial_markers.py:253: in test_16_fiducial_markers
    assert result.returncode == 0, (
E   AssertionError: fixture.py failed with return code 1
E     STDOUT:
E     
E     STDERR:
E     2025-10-30 22:18:05.982 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:18:05.982 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:18:05.982 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/16_fiducial_markers/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/16_fiducial_markers/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/16_fiducial_markers/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/16_fiducial_markers/fixture.py", line 52, in <module>
E         circuit_obj.generate_kicad_project(
E     TypeError: Circuit.generate_kicad_project() got an unexpected keyword argument 'board_width_mm'
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'fixture.py'], returncode=1, stdout='', stderr='2025-10-30 22:18:05.982 | DEBUG   ...e_kicad_project(\nTypeError: Circuit.generate_kicad_project() got an unexpected keyword argument \'board_width_mm\'\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate PCB with components
======================================================================
_________________________ test_17_gerber_drill_export __________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/17_gerber_drill_export/test_17_gerber_drill_export.py:256: in test_17_gerber_drill_export
    assert result.returncode == 0, (
E   AssertionError: fixture.py failed with return code 1
E     STDOUT:
E     
E     STDERR:
E     2025-10-30 22:18:06.098 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:18:06.098 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:18:06.098 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/17_gerber_drill_export/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/17_gerber_drill_export/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/17_gerber_drill_export/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/17_gerber_drill_export/fixture.py", line 49, in <module>
E         circuit_obj.generate_kicad_project(
E     TypeError: Circuit.generate_kicad_project() got an unexpected keyword argument 'board_width_mm'
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'fixture.py'], returncode=1, stdout='', stderr='2025-10-30 22:18:06.098 | DEBUG   ...e_kicad_project(\nTypeError: Circuit.generate_kicad_project() got an unexpected keyword argument \'board_width_mm\'\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate PCB with components
======================================================================
____________________________ test_18_pnp_bom_export ____________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/18_pnp_bom_export/test_18_pnp_bom_export.py:147: in test_18_pnp_bom_export
    assert result.returncode == 0, (
E   AssertionError: fixture.py failed with return code 1
E     STDOUT:
E     
E     STDERR:
E     2025-10-30 22:18:06.214 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:55 - Discovering power symbols from KiCad library...
E     2025-10-30 22:18:06.214 | DEBUG    | circuit_synth.core.power_net_registry:_find_power_library:124 - Found power library at: /Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols/power.kicad_sym
E     2025-10-30 22:18:06.214 | DEBUG    | circuit_synth.core.power_net_registry:_discover_power_symbols:85 - Discovered 631 power symbol mappings
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/18_pnp_bom_export/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/18_pnp_bom_export/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/18_pnp_bom_export/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Skipping invalid symbol directory: /Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/18_pnp_bom_export/tests/test_data/kicad_symbols
E     KICAD_SYMBOL_DIR not set or invalid, trying default paths
E     Traceback (most recent call last):
E       File "/Users/shanemattner/Desktop/circuit-synth2/tests/pcb_generation/18_pnp_bom_export/fixture.py", line 60, in <module>
E         circuit_obj.generate_kicad_project(
E     TypeError: Circuit.generate_kicad_project() got an unexpected keyword argument 'board_width_mm'
E     
E   assert 1 == 0
E    +  where 1 = CompletedProcess(args=['uv', 'run', 'fixture.py'], returncode=1, stdout='', stderr='2025-10-30 22:18:06.214 | DEBUG   ...e_kicad_project(\nTypeError: Circuit.generate_kicad_project() got an unexpected keyword argument \'board_width_mm\'\n').returncode
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate PCB with components
======================================================================
____________________________ test_placement_circuit ____________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/placement/test_improved_placement.py:59: in test_placement_circuit
    assert circuit.name == "create_placement_test_circuit"
E   AssertionError: assert 'create_place...est_circuit_1' == 'create_place..._test_circuit'
E     
E     - create_placement_test_circuit
E     + create_placement_test_circuit_1
E     ?                              ++
----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:06.273 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:18:06.273 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
__________ TestKiCadToPythonImport.test_02_import_generated_schematic __________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_kicad_to_python.py:41: in test_02_import_generated_schematic
    imported_circuit = import_kicad_project(str(project_file))
                       ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:70: in import_kicad_project
    json_data = load_kicad_json(kicad_project)
                ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:102: in load_kicad_json
    raise FileNotFoundError(f"KiCad project not found: {kicad_project}")
E   FileNotFoundError: KiCad project not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_02_import_generated_schem0/import_test/import_test.kicad_pro
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['21cdc271-9e07-4c6b-8c54-4ce8e188a6be']
üîç WRITER_INIT:   Self UUID=21cdc271-9e07-4c6b-8c54-4ce8e188a6be
üîç WRITER_INIT:   Root UUID (path[0])=21cdc271-9e07-4c6b-8c54-4ce8e188a6be
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
______ TestKiCadToPythonImport.test_import_preserves_component_positions _______
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_kicad_to_python.py:141: in test_import_preserves_component_positions
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_import_preserves_componen1/position_import_test/position_import_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['ce3b1d8f-90a1-4b93-a7e4-2d9af3ea3c83']
üîç WRITER_INIT:   Self UUID=ce3b1d8f-90a1-4b93-a7e4-2d9af3ea3c83
üîç WRITER_INIT:   Root UUID (path[0])=ce3b1d8f-90a1-4b93-a7e4-2d9af3ea3c83
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____________ TestKiCadToPythonImport.test_import_blank_schematic ______________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_kicad_to_python.py:180: in test_import_blank_schematic
    imported_circuit = import_kicad_project(str(project_file))
                       ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:70: in import_kicad_project
    json_data = load_kicad_json(kicad_project)
                ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:102: in load_kicad_json
    raise FileNotFoundError(f"KiCad project not found: {kicad_project}")
E   FileNotFoundError: KiCad project not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_import_blank_schematic0/blank_import_test/blank_import_test.kicad_pro
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================

----------------------------- Captured stderr call -----------------------------

üîç WRITER_INIT: Circuit='blank'
üîç WRITER_INIT:   Hierarchical path=['35809bfa-8b49-419b-95df-721a73862f1e']
üîç WRITER_INIT:   Self UUID=35809bfa-8b49-419b-95df-721a73862f1e
üîç WRITER_INIT:   Root UUID (path[0])=35809bfa-8b49-419b-95df-721a73862f1e
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
‚ö†Ô∏è  No components to place!
____________ TestPythonToKiCadGeneration.test_10_generate_with_net _____________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_python_to_kicad.py:166: in test_10_generate_with_net
    assert_net_exists(sch, "NET1")
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/fixtures/assertions.py:158: in assert_net_exists
    assert len(labels) > 0, \
           ^^^^^^^^^^^^^^^
E   AssertionError: Net 'NET1' not found in schematic labels
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors_connected'
üîç WRITER_INIT:   Hierarchical path=['8a0451ab-366a-4f8f-adb2-dfd7dc356617']
üîç WRITER_INIT:   Self UUID=8a0451ab-366a-4f8f-adb2-dfd7dc356617
üîç WRITER_INIT:   Root UUID (path[0])=8a0451ab-366a-4f8f-adb2-dfd7dc356617
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____________ TestPythonToKiCadGeneration.test_15_complex_circuit ______________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_python_to_kicad.py:206: in test_15_complex_circuit
    assert_net_exists(sch, "VIN")
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/fixtures/assertions.py:158: in assert_net_exists
    assert len(labels) > 0, \
           ^^^^^^^^^^^^^^^
E   AssertionError: Net 'VIN' not found in schematic labels
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  C1: (38.1, 58.4)
  U1: (66.0, 58.4)
  C2: (96.5, 58.4)
  R1: (116.8, 58.4)
  D1: (137.2, 58.4)

üìä Components to place with text-flow: 5

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 5
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] U1_U1: 25.4√ó37.6mm (area=955.2mm¬≤)
    [2] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] D1_U1: 17.8√ó24.8mm (area=440.6mm¬≤)
    [4] C1_U1: 10.0√ó42.7mm (area=426.9mm¬≤)
    [5] C2_U1: 10.0√ó42.7mm (area=426.9mm¬≤)

  [ 1] U1_U1  ( 25.4√ó 37.6mm) bbox=(  24.7,  12.7) center=(  38.1,  30.5)
  [ 2] R1_U1  ( 10.0√ó 45.7mm) bbox=(  65.1,  12.7) center=(  71.1,  35.6)
  [ 3] D1_U1  ( 17.8√ó 24.8mm) bbox=(  90.1,  12.7) center=(  99.1,  25.4)
  [ 4] C1_U1  ( 10.0√ó 42.7mm) bbox=( 122.9,  12.7) center=( 127.0,  33.0)
  [ 5] C2_U1  ( 10.0√ó 42.7mm) bbox=( 147.9,  12.7) center=( 152.4,  33.0)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:06.985 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 1 main shapes
Processing 3 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -7.62 -> -10.54 (offset=0.508)
    Pin bounds: (-12.45, -1.91) to (-3.17, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -7.62 -> -13.21 (offset=0.508)
    Pin bounds: (-1.91, -15.11) to (1.91, -3.17)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 7.62 -> 10.54 (offset=0.508)
    Pin bounds: (3.17, -1.91) to (12.45, 1.91)
After geometry processing: (-12.45, -15.11) to (12.45, 1.91)
  Width: 24.89, Height: 17.02
FINAL BBOX: (-12.70, -22.91) to (12.70, 14.70)
  Width: 25.40, Height: 37.61
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================


üîç WRITER_INIT: Circuit='voltage_regulator_led'
üîç WRITER_INIT:   Hierarchical path=['a07a55d7-6ffd-499d-95af-ac009a4589ec']
üîç WRITER_INIT:   Self UUID=a07a55d7-6ffd-499d-95af-ac009a4589ec
üîç WRITER_INIT:   Root UUID (path[0])=a07a55d7-6ffd-499d-95af-ac009a4589ec
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 5 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for C1_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C1_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for U1_U1 (Regulator_Linear:LM7805_TO220)
Processing 1 main shapes
Processing 3 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -7.62 -> -10.54 (offset=0.508)
    Pin bounds: (-12.45, -1.91) to (-3.17, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -7.62 -> -13.21 (offset=0.508)
    Pin bounds: (-1.91, -15.11) to (1.91, -3.17)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 7.62 -> 10.54 (offset=0.508)
    Pin bounds: (3.17, -1.91) to (12.45, 1.91)
After geometry processing: (-12.45, -15.11) to (12.45, 1.91)
  Width: 24.89, Height: 17.02
FINAL BBOX: (-12.70, -22.91) to (12.70, 14.70)
  Width: 25.40, Height: 37.61
==================================================

üîç PLACEMENT: Calculated bbox for U1_U1: 25.40 x 37.61 mm

üîç PLACEMENT: About to calculate bbox for C2_U1 (Device:C)
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

üîç PLACEMENT: Calculated bbox for C2_U1: 10.00 x 42.69 mm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for D1_U1 (Device:LED)
Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================

üîç PLACEMENT: Calculated bbox for D1_U1: 17.78 x 24.78 mm
Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 1 main shapes
Processing 3 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -7.62 -> -10.54 (offset=0.508)
    Pin bounds: (-12.45, -1.91) to (-3.17, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -7.62 -> -13.21 (offset=0.508)
    Pin bounds: (-1.91, -15.11) to (1.91, -3.17)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 7.62 -> 10.54 (offset=0.508)
    Pin bounds: (3.17, -1.91) to (12.45, 1.91)
After geometry processing: (-12.45, -15.11) to (12.45, 1.91)
  Width: 24.89, Height: 17.02
FINAL BBOX: (-12.70, -22.91) to (12.70, 14.70)
  Width: 25.40, Height: 37.61
==================================================

Processing 2 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 9.14 (offset=0.508)
    Pin bounds: (-1.91, -0.89) to (1.91, 11.05)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -9.14 (offset=0.508)
    Pin bounds: (-1.91, -11.05) to (1.91, 0.89)
After geometry processing: (-2.03, -11.05) to (2.03, 11.05)
  Width: 4.06, Height: 22.10
FINAL BBOX: (-5.00, -18.84) to (5.00, 23.84)
  Width: 10.00, Height: 42.69
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 5 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 0 (Right pin): min_x -3.81 -> -6.73 (offset=0.508)
    Pin bounds: (-8.64, -1.91) to (0.64, 1.91)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 180 (Left pin): max_x 3.81 -> 6.73 (offset=0.508)
    Pin bounds: (-0.64, -1.91) to (8.64, 1.91)
After geometry processing: (-8.64, -2.29) to (8.64, 1.91)
  Width: 17.27, Height: 4.19
FINAL BBOX: (-8.89, -10.08) to (8.89, 14.70)
  Width: 17.78, Height: 24.78
==================================================

2025-10-30 22:18:07.480 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.core.symbol_cache:symbol_cache.py:593 Skipping invalid symbol directory: tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.core.symbol_cache:symbol_cache.py:597 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
___________ TestPythonToKiCadGeneration.test_project_files_generated ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_python_to_kicad.py:232: in test_project_files_generated
    assert (output_dir / "project_test.kicad_pro").exists(), \
E   AssertionError: KiCad project file not generated
E   assert False
E    +  where False = exists()
E    +    where exists = (PosixPath('/private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_project_files_generated0/project_test') / 'project_test.kicad_pro').exists
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['f125421d-177f-461e-90f8-8beb09aedaa9']
üîç WRITER_INIT:   Self UUID=f125421d-177f-461e-90f8-8beb09aedaa9
üîç WRITER_INIT:   Root UUID (path[0])=f125421d-177f-461e-90f8-8beb09aedaa9
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
________ TestPythonToKiCadGeneration.test_schematic_opens_in_kicad_api _________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_python_to_kicad.py:263: in test_schematic_opens_in_kicad_api
    sch = parse_schematic(sch_path)
          ^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/conftest.py:45: in _parse
    return ksa.Schematic.load(str(path))
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_schematic_opens_in_kicad_0/parse_test/parse_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['5c771a49-456b-4a77-b71a-6d5510b5662a']
üîç WRITER_INIT:   Self UUID=5c771a49-456b-4a77-b71a-6d5510b5662a
üîç WRITER_INIT:   Root UUID (path[0])=5c771a49-456b-4a77-b71a-6d5510b5662a
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_______ TestPythonToKiCadGeneration.test_component_properties_preserved ________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_python_to_kicad.py:293: in test_component_properties_preserved
    sch = parse_schematic(sch_path)
          ^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/conftest.py:45: in _parse
    return ksa.Schematic.load(str(path))
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_component_properties_pres0/properties_test/properties_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['7f7a9ac2-fe75-47d9-b41d-eb60a9159f44']
üîç WRITER_INIT:   Self UUID=7f7a9ac2-fe75-47d9-b41d-eb60a9159f44
üîç WRITER_INIT:   Root UUID (path[0])=7f7a9ac2-fe75-47d9-b41d-eb60a9159f44
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_________ TestPythonToKiCadGeneration.test_multiple_generation_cycles __________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_python_to_kicad.py:328: in test_multiple_generation_cycles
    sch1 = parse_schematic(sch_path)
           ^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/conftest.py:45: in _parse
    return ksa.Schematic.load(str(path))
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_multiple_generation_cycle0/regen_test/regen_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['b039d745-471d-4feb-8fe6-ec0e511a0a94']
üîç WRITER_INIT:   Self UUID=b039d745-471d-4feb-8fe6-ec0e511a0a94
üîç WRITER_INIT:   Root UUID (path[0])=b039d745-471d-4feb-8fe6-ec0e511a0a94
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
______________ TestRoundTripConsistency.test_04_simple_roundtrip _______________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_roundtrip.py:52: in test_04_simple_roundtrip
    imported_circuit = import_kicad_project(str(project_file))
                       ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:70: in import_kicad_project
    json_data = load_kicad_json(kicad_project)
                ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:102: in load_kicad_json
    raise FileNotFoundError(f"KiCad project not found: {kicad_project}")
E   FileNotFoundError: KiCad project not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_04_simple_roundtrip0/roundtrip_test/roundtrip_test.kicad_pro
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['36ceadd2-3951-45ad-8fee-45f82b3f94d5']
üîç WRITER_INIT:   Self UUID=36ceadd2-3951-45ad-8fee-45f82b3f94d5
üîç WRITER_INIT:   Root UUID (path[0])=36ceadd2-3951-45ad-8fee-45f82b3f94d5
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
___________ TestRoundTripConsistency.test_04_two_resistors_roundtrip ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_roundtrip.py:79: in test_04_two_resistors_roundtrip
    imported_circuit = import_kicad_project(str(project_file))
                       ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:70: in import_kicad_project
    json_data = load_kicad_json(kicad_project)
                ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:102: in load_kicad_json
    raise FileNotFoundError(f"KiCad project not found: {kicad_project}")
E   FileNotFoundError: KiCad project not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_04_two_resistors_roundtri0/two_resistors_roundtrip/two_resistors_roundtrip.kicad_pro
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors'
üîç WRITER_INIT:   Hierarchical path=['ddacaca6-fb81-406d-90d6-4e2096fef304']
üîç WRITER_INIT:   Self UUID=ddacaca6-fb81-406d-90d6-4e2096fef304
üîç WRITER_INIT:   Root UUID (path[0])=ddacaca6-fb81-406d-90d6-4e2096fef304
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____________ TestRoundTripConsistency.test_04_roundtrip_with_nets _____________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_roundtrip.py:112: in test_04_roundtrip_with_nets
    imported_circuit = import_kicad_project(str(project_file))
                       ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:70: in import_kicad_project
    json_data = load_kicad_json(kicad_project)
                ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:102: in load_kicad_json
    raise FileNotFoundError(f"KiCad project not found: {kicad_project}")
E   FileNotFoundError: KiCad project not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_04_roundtrip_with_nets0/nets_roundtrip/nets_roundtrip.kicad_pro
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors_connected'
üîç WRITER_INIT:   Hierarchical path=['c3f7d032-c96a-44b0-9078-f69579be883f']
üîç WRITER_INIT:   Self UUID=c3f7d032-c96a-44b0-9078-f69579be883f
üîç WRITER_INIT:   Root UUID (path[0])=c3f7d032-c96a-44b0-9078-f69579be883f
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
________ TestRoundTripConsistency.test_14_incremental_growth_roundtrip _________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_roundtrip.py:150: in test_14_incremental_growth_roundtrip
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_14_incremental_growth_rou0/incremental_test/incremental_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['26d7b5c6-b691-4a4c-a66f-5f830d5e6ad6']
üîç WRITER_INIT:   Self UUID=26d7b5c6-b691-4a4c-a66f-5f830d5e6ad6
üîç WRITER_INIT:   Root UUID (path[0])=26d7b5c6-b691-4a4c-a66f-5f830d5e6ad6
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
___________ TestRoundTripConsistency.test_multiple_roundtrip_cycles ____________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_automated_roundtrip.py:218: in test_multiple_roundtrip_cycles
    cycle1 = import_kicad_project(str(project_file))
             ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:70: in import_kicad_project
    json_data = load_kicad_json(kicad_project)
                ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:102: in load_kicad_json
    raise FileNotFoundError(f"KiCad project not found: {kicad_project}")
E   FileNotFoundError: KiCad project not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_multiple_roundtrip_cycles0/multi_roundtrip/multi_roundtrip.kicad_pro
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['78fe1c44-9d21-403c-8699-458d82e149d6']
üîç WRITER_INIT:   Self UUID=78fe1c44-9d21-403c-8699-458d82e149d6
üîç WRITER_INIT:   Root UUID (path[0])=78fe1c44-9d21-403c-8699-458d82e149d6
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
________________ TestComponentOperations.test_06_add_component _________________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_component_operations.py:51: in test_06_add_component
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_06_add_component0/add_component_test/add_component_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['688fb7c5-45d7-41d5-994d-0bb83eea2c49']
üîç WRITER_INIT:   Self UUID=688fb7c5-45d7-41d5-994d-0bb83eea2c49
üîç WRITER_INIT:   Root UUID (path[0])=688fb7c5-45d7-41d5-994d-0bb83eea2c49
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_______________ TestComponentOperations.test_07_delete_component _______________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_component_operations.py:100: in test_07_delete_component
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_07_delete_component0/delete_component_test/delete_component_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors'
üîç WRITER_INIT:   Hierarchical path=['7298b3e6-9e59-48cf-98a1-f3bd02ff39bc']
üîç WRITER_INIT:   Self UUID=7298b3e6-9e59-48cf-98a1-f3bd02ff39bc
üîç WRITER_INIT:   Root UUID (path[0])=7298b3e6-9e59-48cf-98a1-f3bd02ff39bc
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
____________ TestComponentOperations.test_08_modify_component_value ____________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_component_operations.py:145: in test_08_modify_component_value
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_08_modify_component_value0/modify_value_test/modify_value_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['ccd28471-cbeb-4966-8b14-dc68b4b4be8d']
üîç WRITER_INIT:   Self UUID=ccd28471-cbeb-4966-8b14-dc68b4b4be8d
üîç WRITER_INIT:   Root UUID (path[0])=ccd28471-cbeb-4966-8b14-dc68b4b4be8d
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_______________ TestComponentOperations.test_13_rename_component _______________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_component_operations.py:191: in test_13_rename_component
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_13_rename_component0/rename_component_test/rename_component_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['8d445c7d-abd2-49aa-90e1-209792b5f2bf']
üîç WRITER_INIT:   Self UUID=8d445c7d-abd2-49aa-90e1-209792b5f2bf
üîç WRITER_INIT:   Root UUID (path[0])=8d445c7d-abd2-49aa-90e1-209792b5f2bf
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
________________ TestComponentOperations.test_modify_footprint _________________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_component_operations.py:236: in test_modify_footprint
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_modify_footprint0/modify_footprint_test/modify_footprint_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['11816ec1-3bba-456e-968a-4863a130a5ef']
üîç WRITER_INIT:   Self UUID=11816ec1-3bba-456e-968a-4863a130a5ef
üîç WRITER_INIT:   Root UUID (path[0])=11816ec1-3bba-456e-968a-4863a130a5ef
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
____________ TestComponentOperations.test_bulk_component_operations ____________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_component_operations.py:281: in test_bulk_component_operations
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_bulk_component_operations0/bulk_operations_test/bulk_operations_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors'
üîç WRITER_INIT:   Hierarchical path=['d99aaa8b-2efc-4c4e-abb7-a9907829d905']
üîç WRITER_INIT:   Self UUID=d99aaa8b-2efc-4c4e-abb7-a9907829d905
üîç WRITER_INIT:   Root UUID (path[0])=d99aaa8b-2efc-4c4e-abb7-a9907829d905
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____________ TestNetOperations.test_10_generate_circuit_with_net ______________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_net_operations.py:58: in test_10_generate_circuit_with_net
    sch = parse_schematic(sch_path)
          ^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/conftest.py:45: in _parse
    return ksa.Schematic.load(str(path))
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_10_generate_circuit_with_0/net_gen_test/net_gen_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors_connected'
üîç WRITER_INIT:   Hierarchical path=['756d0430-bab2-4ee8-8961-38c6bc204dc7']
üîç WRITER_INIT:   Self UUID=756d0430-bab2-4ee8-8961-38c6bc204dc7
üîç WRITER_INIT:   Root UUID (path[0])=756d0430-bab2-4ee8-8961-38c6bc204dc7
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
___________ TestNetOperations.test_11_add_net_to_existing_components ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_net_operations.py:96: in test_11_add_net_to_existing_components
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_11_add_net_to_existing_co0/add_net_test/add_net_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors'
üîç WRITER_INIT:   Hierarchical path=['08564996-eadc-4d18-83ac-163e4575ed50']
üîç WRITER_INIT:   Self UUID=08564996-eadc-4d18-83ac-163e4575ed50
üîç WRITER_INIT:   Root UUID (path[0])=08564996-eadc-4d18-83ac-163e4575ed50
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____________________ TestNetOperations.test_18_rename_net _____________________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_net_operations.py:142: in test_18_rename_net
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_18_rename_net0/rename_net_test/rename_net_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors_connected'
üîç WRITER_INIT:   Hierarchical path=['beb13e08-c868-48ba-8bfb-86a66fe9523e']
üîç WRITER_INIT:   Self UUID=beb13e08-c868-48ba-8bfb-86a66fe9523e
üîç WRITER_INIT:   Root UUID (path[0])=beb13e08-c868-48ba-8bfb-86a66fe9523e
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____________________ TestNetOperations.test_19_delete_net _____________________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_net_operations.py:195: in test_19_delete_net
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_19_delete_net0/delete_net_test/delete_net_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors_connected'
üîç WRITER_INIT:   Hierarchical path=['2b0f4e86-1c30-41e5-a64c-2aa78884a2e4']
üîç WRITER_INIT:   Self UUID=2b0f4e86-1c30-41e5-a64c-2aa78884a2e4
üîç WRITER_INIT:   Root UUID (path[0])=2b0f4e86-1c30-41e5-a64c-2aa78884a2e4
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____________________ TestNetOperations.test_22_merge_nets _____________________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_net_operations.py:241: in test_22_merge_nets
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_22_merge_nets0/merge_nets_test/merge_nets_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)
  R3: (76.2, 58.4)
  R4: (96.5, 58.4)

üìä Components to place with text-flow: 4

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 4
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] R3_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [4] R4_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
  [ 3] R3_U1  ( 10.0√ó 45.7mm) bbox=(  74.7,  12.7) center=(  78.7,  35.6)
  [ 4] R4_U1  ( 10.0√ó 45.7mm) bbox=(  99.7,  12.7) center=( 104.1,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='four_resistors_two_nets'
üîç WRITER_INIT:   Hierarchical path=['565cad26-ce55-4ef4-a5fc-e941778c453d']
üîç WRITER_INIT:   Self UUID=565cad26-ce55-4ef4-a5fc-e941778c453d
üîç WRITER_INIT:   Root UUID (path[0])=565cad26-ce55-4ef4-a5fc-e941778c453d
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 4 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R3_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R3_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R4_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R4_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____________________ TestNetOperations.test_21_split_net ______________________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_net_operations.py:290: in test_21_split_net
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_21_split_net0/split_net_test/split_net_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)
  R3: (76.2, 58.4)

üìä Components to place with text-flow: 3

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 3
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] R3_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
  [ 3] R3_U1  ( 10.0√ó 45.7mm) bbox=(  74.7,  12.7) center=(  78.7,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='three_resistors_on_net'
üîç WRITER_INIT:   Hierarchical path=['5d78ee87-0a8e-4e5f-bbc0-ae54d565fde8']
üîç WRITER_INIT:   Self UUID=5d78ee87-0a8e-4e5f-bbc0-ae54d565fde8
üîç WRITER_INIT:   Root UUID (path[0])=5d78ee87-0a8e-4e5f-bbc0-ae54d565fde8
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 3 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R3_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R3_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
____________ TestNetOperations.test_23_multiple_nets_per_component _____________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_net_operations.py:325: in test_23_multiple_nets_per_component
    sch = parse_schematic(sch_path)
          ^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/conftest.py:45: in _parse
    return ksa.Schematic.load(str(path))
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_23_multiple_nets_per_comp0/multi_net_test/multi_net_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)
  R3: (76.2, 58.4)
  R4: (96.5, 58.4)

üìä Components to place with text-flow: 4

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 4
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] R3_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [4] R4_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
  [ 3] R3_U1  ( 10.0√ó 45.7mm) bbox=(  74.7,  12.7) center=(  78.7,  35.6)
  [ 4] R4_U1  ( 10.0√ó 45.7mm) bbox=(  99.7,  12.7) center=( 104.1,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='four_resistors_two_nets'
üîç WRITER_INIT:   Hierarchical path=['77416618-c55b-4163-aa21-992704261bad']
üîç WRITER_INIT:   Self UUID=77416618-c55b-4163-aa21-992704261bad
üîç WRITER_INIT:   Root UUID (path[0])=77416618-c55b-4163-aa21-992704261bad
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 4 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R3_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R3_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R4_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R4_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
__________________ TestNetOperations.test_24_auto_net_naming ___________________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_net_operations.py:354: in test_24_auto_net_naming
    sch = parse_schematic(sch_path)
          ^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/conftest.py:45: in _parse
    return ksa.Schematic.load(str(path))
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_24_auto_net_naming0/auto_net_test/auto_net_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors_connected'
üîç WRITER_INIT:   Hierarchical path=['7389725e-7f05-4046-ade2-3b3f349ad04d']
üîç WRITER_INIT:   Self UUID=7389725e-7f05-4046-ade2-3b3f349ad04d
üîç WRITER_INIT:   Root UUID (path[0])=7389725e-7f05-4046-ade2-3b3f349ad04d
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
___________ TestNetOperations.test_25_add_component_and_net_together ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_net_operations.py:389: in test_25_add_component_and_net_together
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_25_add_component_and_net_0/add_comp_net_test/add_comp_net_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors_connected'
üîç WRITER_INIT:   Hierarchical path=['f7aea94d-cce3-4fb9-8ddb-562d3f80cf7d']
üîç WRITER_INIT:   Self UUID=f7aea94d-cce3-4fb9-8ddb-562d3f80cf7d
üîç WRITER_INIT:   Root UUID (path[0])=f7aea94d-cce3-4fb9-8ddb-562d3f80cf7d
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
__ TestPositionPreservation.test_09_position_preserved_when_adding_component ___
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_position_preservation.py:55: in test_09_position_preserved_when_adding_component
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_09_position_preserved_whe0/position_preservation_test/position_preservation_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['31b4f71f-179b-43dc-8f7b-e0fd10929055']
üîç WRITER_INIT:   Self UUID=31b4f71f-179b-43dc-8f7b-e0fd10929055
üîç WRITER_INIT:   Root UUID (path[0])=31b4f71f-179b-43dc-8f7b-e0fd10929055
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____ TestPositionPreservation.test_16_position_preserved_on_regeneration ______
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_position_preservation.py:128: in test_16_position_preserved_on_regeneration
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_16_position_preserved_on_0/regen_position_test/regen_position_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['a17c1187-2535-402f-852a-00775dd348d4']
üîç WRITER_INIT:   Self UUID=a17c1187-2535-402f-852a-00775dd348d4
üîç WRITER_INIT:   Root UUID (path[0])=a17c1187-2535-402f-852a-00775dd348d4
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
______ TestPositionPreservation.test_position_preservation_with_deletion _______
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_position_preservation.py:176: in test_position_preservation_with_deletion
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_position_preservation_wit0/delete_position_test/delete_position_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='two_resistors'
üîç WRITER_INIT:   Hierarchical path=['7df6b58b-6e44-4d74-a483-ab5ace6e7368']
üîç WRITER_INIT:   Self UUID=7df6b58b-6e44-4d74-a483-ab5ace6e7368
üîç WRITER_INIT:   Root UUID (path[0])=7df6b58b-6e44-4d74-a483-ab5ace6e7368
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
____________ TestPositionPreservation.test_grid_snapping_tolerance _____________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_bidirectional_automated/test_position_preservation.py:223: in test_grid_snapping_tolerance
    sch = ksa.Schematic.load(str(sch_path))
          ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/schematic.py:198: in load
    schematic_data = file_io_manager.load_schematic(file_path)
                     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/kicad_sch_api/core/managers/file_io.py:57: in load_schematic
    raise FileNotFoundError(f"Schematic file not found: {file_path}")
E   FileNotFoundError: Schematic file not found: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_grid_snapping_tolerance0/grid_snap_test/grid_snap_test.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='single_resistor'
üîç WRITER_INIT:   Hierarchical path=['a61aee18-506f-4426-93f9-8a0feeeb748b']
üîç WRITER_INIT:   Self UUID=a61aee18-506f-4426-93f9-8a0feeeb748b
üîç WRITER_INIT:   Root UUID (path[0])=a61aee18-506f-4426-93f9-8a0feeeb748b
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
_____________ TestHierarchicalSynchronizer.test_component_matching _____________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_hierarchical_synchronizer.py:91: in test_component_matching
    sync = HierarchicalSynchronizer(str(project_path))
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/schematic/hierarchical_synchronizer.py:73: in __init__
    self.root_sheet = self._build_hierarchy()
                      ^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/schematic/hierarchical_synchronizer.py:82: in _build_hierarchy
    raise FileNotFoundError(f"Main schematic not found: {main_sch_path}")
E   FileNotFoundError: Main schematic not found: /var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpu4ihp1a1/test_matching.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:12.344 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:18:12.344 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
ERROR    circuit_synth:_logger.py:53 Failed to generate KiCad project '/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpu4ihp1a1/test_matching': Error: Subcircuit name 'leaf' is used more than once with different definitions.
Please rename one of them or unify the definitions. [component=CIRCUIT project_name=/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpu4ihp1a1/test_matching]
___________ TestHierarchicalSynchronizer.test_multi_level_hierarchy ____________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_hierarchical_synchronizer.py:191: in test_multi_level_hierarchy
    sync = HierarchicalSynchronizer(str(project_path))
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/schematic/hierarchical_synchronizer.py:73: in __init__
    self.root_sheet = self._build_hierarchy()
                      ^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/schematic/hierarchical_synchronizer.py:82: in _build_hierarchy
    raise FileNotFoundError(f"Main schematic not found: {main_sch_path}")
E   FileNotFoundError: Main schematic not found: /var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpth2pfxrk/test_deep.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:12.441 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:18:12.441 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
ERROR    circuit_synth:_logger.py:53 Failed to generate KiCad project '/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpth2pfxrk/test_deep': Error: Subcircuit name 'level3' is used more than once with different definitions.
Please rename one of them or unify the definitions. [component=CIRCUIT project_name=/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpth2pfxrk/test_deep]
___________ TestHierarchicalSynchronizer.test_position_preservation ____________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_hierarchical_synchronizer.py:131: in test_position_preservation
    content = sch_file.read_text()
              ^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/pathlib.py:1027: in read_text
    with self.open(mode='r', encoding=encoding, errors=errors) as f:
         ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/pathlib.py:1013: in open
    return io.open(self, mode, buffering, encoding, errors, newline)
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: '/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpdtj_7h9y/test_preservation/test_preservation.kicad_sch'
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:12.529 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:18:12.529 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='simple'
üîç WRITER_INIT:   Hierarchical path=['d93a452e-878f-469a-8a5a-7f5618b97ce3']
üîç WRITER_INIT:   Self UUID=d93a452e-878f-469a-8a5a-7f5618b97ce3
üîç WRITER_INIT:   Root UUID (path[0])=d93a452e-878f-469a-8a5a-7f5618b97ce3
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:18:12.616 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:18:12.616 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VCC' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.pcb_gen.pcb_generator:pcb_generator.py:258 No footprint found for R1 (Device:R)
WARNING  circuit_synth.kicad.pcb_gen.pcb_generator:pcb_generator.py:258 No footprint found for R2 (Device:R)
WARNING  circuit_synth.kicad.pcb_gen.pcb_generator:pcb_generator.py:844 Footprint R1 not found, skipping pad assignment for net 'VCC'
WARNING  circuit_synth.kicad.pcb_gen.pcb_generator:pcb_generator.py:844 Footprint R1 not found, skipping pad assignment for net 'N$1'
WARNING  circuit_synth.kicad.pcb_gen.pcb_generator:pcb_generator.py:844 Footprint R2 not found, skipping pad assignment for net 'N$1'
WARNING  circuit_synth.kicad.pcb_gen.pcb_generator:pcb_generator.py:844 Footprint R2 not found, skipping pad assignment for net 'GND'
______________ TestHierarchicalSynchronizer.test_sheet_detection _______________
/Users/shanemattner/Desktop/circuit-synth2/tests/test_hierarchical_synchronizer.py:55: in test_sheet_detection
    sync = HierarchicalSynchronizer(str(project_path))
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/schematic/hierarchical_synchronizer.py:73: in __init__
    self.root_sheet = self._build_hierarchy()
                      ^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/schematic/hierarchical_synchronizer.py:82: in _build_hierarchy
    raise FileNotFoundError(f"Main schematic not found: {main_sch_path}")
E   FileNotFoundError: Main schematic not found: /var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpm2u_w7gw/test_detection.kicad_sch
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:12.630 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:18:12.630 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
ERROR    circuit_synth:_logger.py:53 Failed to generate KiCad project '/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpm2u_w7gw/test_detection': Error: Subcircuit name 'sub' is used more than once with different definitions.
Please rename one of them or unify the definitions. [component=CIRCUIT project_name=/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpm2u_w7gw/test_detection]
________________ TestLibraryOrchestrator.test_search_with_cache ________________
async def functions are not natively supported.
You need to install a suitable plugin for your async framework, for example:
  - anyio
  - pytest-asyncio
  - pytest-tornasync
  - pytest-trio
  - pytest-twisted
_________________ TestLibraryOrchestrator.test_fallback_search _________________
async def functions are not natively supported.
You need to install a suitable plugin for your async framework, for example:
  - anyio
  - pytest-asyncio
  - pytest-tornasync
  - pytest-trio
  - pytest-twisted
___________________________ TestCircuit.test_to_dict ___________________________
/Users/shanemattner/Desktop/circuit-synth2/tests/unit/test_core_circuit.py:125: in test_to_dict
    assert "connections" in gnd_net
E   AssertionError: assert 'connections' in {'impedance': None, 'is_power': True, 'nodes': [{'component': 'R1', 'pin': {'name': '~', 'number': '1', 'type': <PinType.PASSIVE: 'passive'>}}], 'power_symbol': 'power:GND', ...}
----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:13.348 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
__________ TestPowerSymbolGeneration.test_gnd_generates_power_symbol ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/unit/test_power_symbol_generation.py:54: in test_gnd_generates_power_symbol
    assert 'lib_id "power:GND"' in content
E   assert 'lib_id "power:GND"' in '(kicad_sch\n\t(version 20250114)\n\t(generator "circuit_synth")\n\t(generator_version "0.8.36")\n\t(uuid "53765ee0-9a...t\t)\n\t\t\t)\n\t\t)\n\t)\n\t(sheet_instances\n\t\t(path "/"\n\t\t\t(page "1")\n\t\t)\n\t)\n\t(embedded_fonts no)\n)\n'
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:13.436 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_gnd'
üîç WRITER_INIT:   Hierarchical path=['53765ee0-9a48-4ff2-94c9-ccfe9e2df171']
üîç WRITER_INIT:   Self UUID=53765ee0-9a48-4ff2-94c9-ccfe9e2df171
üîç WRITER_INIT:   Root UUID (path[0])=53765ee0-9a48-4ff2-94c9-ccfe9e2df171
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:18:13.522 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'GND' has only 1 connection(s) - may indicate connection issue
__________ TestPowerSymbolGeneration.test_vcc_generates_power_symbol ___________
/Users/shanemattner/Desktop/circuit-synth2/tests/unit/test_power_symbol_generation.py:91: in test_vcc_generates_power_symbol
    assert 'lib_id "power:VCC"' in content
E   assert 'lib_id "power:VCC"' in '(kicad_sch\n\t(version 20250114)\n\t(generator "circuit_synth")\n\t(generator_version "0.8.36")\n\t(uuid "c9216b13-d2...t\t)\n\t\t\t)\n\t\t)\n\t)\n\t(sheet_instances\n\t\t(path "/"\n\t\t\t(page "1")\n\t\t)\n\t)\n\t(embedded_fonts no)\n)\n'
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)

üìä Components to place with text-flow: 1

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 1
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:13.528 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_vcc'
üîç WRITER_INIT:   Hierarchical path=['c9216b13-d29d-4cdd-bb86-3bdeb1bb9555']
üîç WRITER_INIT:   Self UUID=c9216b13-d29d-4cdd-bb86-3bdeb1bb9555
üîç WRITER_INIT:   Root UUID (path[0])=c9216b13-d29d-4cdd-bb86-3bdeb1bb9555
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 1 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:18:13.610 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VCC' has only 1 connection(s) - may indicate connection issue
______________ TestPowerSymbolGeneration.test_multiple_power_nets ______________
/Users/shanemattner/Desktop/circuit-synth2/tests/unit/test_power_symbol_generation.py:138: in test_multiple_power_nets
    content = sch_file.read_text()
              ^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/pathlib.py:1027: in read_text
    with self.open(mode='r', encoding=encoding, errors=errors) as f:
         ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/pathlib.py:1013: in open
    return io.open(self, mode, buffering, encoding, errors, newline)
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: '/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmpfdss2u8x/test_multi/test_multi.kicad_sch'
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:13.617 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
2025-10-30 22:18:13.617 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:18:13.617 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net '+3V3' -> power:+3V3
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_multi_power'
üîç WRITER_INIT:   Hierarchical path=['748e8360-6f4a-46be-b267-3f21aa6b1593']
üîç WRITER_INIT:   Self UUID=748e8360-6f4a-46be-b267-3f21aa6b1593
üîç WRITER_INIT:   Root UUID (path[0])=748e8360-6f4a-46be-b267-3f21aa6b1593
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:18:13.702 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'VCC' -> power:VCC
2025-10-30 22:18:13.702 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
2025-10-30 22:18:13.702 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net '+3V3' -> power:+3V3
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net 'VCC' has only 1 connection(s) - may indicate connection issue
WARNING  circuit_synth.kicad.netlist_service.CircuitReconstructor:netlist_service.py:246 Net '+3V3' has only 1 connection(s) - may indicate connection issue
__ TestPowerSymbolGeneration.test_regular_nets_still_use_hierarchical_labels ___
/Users/shanemattner/Desktop/circuit-synth2/tests/unit/test_power_symbol_generation.py:195: in test_regular_nets_still_use_hierarchical_labels
    assert 'lib_id "power:GND"' in content
E   assert 'lib_id "power:GND"' in '(kicad_sch\n\t(version 20250114)\n\t(generator "circuit_synth")\n\t(generator_version "0.8.36")\n\t(uuid "b5488aac-b6...t\t)\n\t\t\t)\n\t\t)\n\t)\n\t(sheet_instances\n\t\t(path "/"\n\t\t\t(page "1")\n\t\t)\n\t)\n\t(embedded_fonts no)\n)\n'
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)

üìä Components to place with text-flow: 2

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 2
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:13.717 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_mixed'
üîç WRITER_INIT:   Hierarchical path=['b5488aac-b671-4846-906c-22dd08fe8c1a']
üîç WRITER_INIT:   Self UUID=b5488aac-b671-4846-906c-22dd08fe8c1a
üîç WRITER_INIT:   Root UUID (path[0])=b5488aac-b671-4846-906c-22dd08fe8c1a
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 2 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:18:13.801 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
____________ TestNetJSONSerialization.test_power_net_serialization _____________
/Users/shanemattner/Desktop/circuit-synth2/tests/unit/test_power_symbol_generation.py:236: in test_power_net_serialization
    assert "connections" in gnd_net
E   AssertionError: assert 'connections' in {'impedance': None, 'is_power': True, 'nodes': [{'component': 'R1', 'pin': {'name': '~', 'number': '2', 'type': 'passive'}}], 'power_symbol': 'power:GND', ...}
----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:13.806 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
________ TestPowerSymbolReferences.test_power_symbol_unique_references _________
/Users/shanemattner/Desktop/circuit-synth2/tests/unit/test_power_symbol_generation.py:370: in test_power_symbol_unique_references
    content = sch_file.read_text()
              ^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/pathlib.py:1027: in read_text
    with self.open(mode='r', encoding=encoding, errors=errors) as f:
         ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/.local/share/uv/python/cpython-3.12.9-macos-aarch64-none/lib/python3.12/pathlib.py:1013: in open
    return io.open(self, mode, buffering, encoding, errors, newline)
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
E   FileNotFoundError: [Errno 2] No such file or directory: '/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/tmp_gsjz5ga/test_refs/test_refs.kicad_sch'
----------------------------- Captured stdout call -----------------------------
============================================================
Circuit-Synth Version Information
============================================================
Version: 0.11.3
Source: /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth
Install Type: local/editable source
Git Commit: 03267de8
Git Status: DIRTY (uncommitted changes)
============================================================


üîç Component positions before placement:
  R1: (38.1, 58.4)
  R2: (58.4, 58.4)
  R3: (76.2, 58.4)

üìä Components to place with text-flow: 3

================================================================================
üî§ TEXT-FLOW PLACEMENT ALGORITHM
================================================================================
Components to place: 3
Spacing: 15.0mm

Trying A4 (297.0√ó210.0mm)
  Usable area: (12.7, 12.7) to (284.48, 165.1)
  Sorted components (largest first):
    [1] R1_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [2] R2_U1: 10.0√ó45.7mm (area=457.3mm¬≤)
    [3] R3_U1: 10.0√ó45.7mm (area=457.3mm¬≤)

  [ 1] R1_U1  ( 10.0√ó 45.7mm) bbox=(  24.7,  12.7) center=(  30.5,  35.6)
  [ 2] R2_U1  ( 10.0√ó 45.7mm) bbox=(  49.7,  12.7) center=(  55.9,  35.6)
  [ 3] R3_U1  ( 10.0√ó 45.7mm) bbox=(  74.7,  12.7) center=(  78.7,  35.6)
‚úÖ All components fit on A4!
================================================================================

----------------------------- Captured stderr call -----------------------------
2025-10-30 22:18:13.818 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================


üîç WRITER_INIT: Circuit='test_pwr_refs'
üîç WRITER_INIT:   Hierarchical path=['5cad92e6-f2b7-4c2a-ac22-d2b0196d0a62']
üîç WRITER_INIT:   Self UUID=5cad92e6-f2b7-4c2a-ac22-d2b0196d0a62
üîç WRITER_INIT:   Root UUID (path[0])=5cad92e6-f2b7-4c2a-ac22-d2b0196d0a62
================================================================================
üî§ TEXT-FLOW PLACEMENT _place_components() called!
================================================================================
üöÄ PLACE_COMPONENTS: Starting placement of 3 components
üî§ PLACE_COMPONENTS: Using text-flow placement algorithm

üîç PLACEMENT: About to calculate bbox for R1_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R1_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R2_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R2_U1: 10.00 x 45.73 mm

üîç PLACEMENT: About to calculate bbox for R3_U1 (Device:R)
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

üîç PLACEMENT: Calculated bbox for R3_U1: 10.00 x 45.73 mm
Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

Processing 1 main shapes
Processing 2 main pins
    label_width=4.95, label_height=7.62 (len=3)
    Angle 270 (Down pin): max_y 3.81 -> 10.67 (offset=0.508)
    Pin bounds: (-1.91, 0.64) to (1.91, 12.57)
    label_width=4.95, label_height=7.62 (len=3)
    Angle 90 (Up pin): min_y -3.81 -> -10.67 (offset=0.508)
    Pin bounds: (-1.91, -12.57) to (1.91, -0.64)
After geometry processing: (-1.91, -12.57) to (1.91, 12.57)
  Width: 3.81, Height: 25.15
FINAL BBOX: (-5.00, -20.37) to (5.00, 25.37)
  Width: 10.00, Height: 45.73
==================================================

2025-10-30 22:18:13.910 | DEBUG    | circuit_synth.core.net:__init__:91 - Auto-detected power net 'GND' -> power:GND
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
__________ TestPythonCodeGeneratorEdgeCases.test_circuit_with_no_nets __________
/Users/shanemattner/Desktop/circuit-synth2/tests/unit/test_python_code_generator_edge_cases.py:54: in test_circuit_with_no_nets
    code = generator._generate_flat_code(circuit)
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/tools/utilities/python_code_generator.py:345: in _generate_flat_code
    comp_code = self._generate_component_code(comp, indent="    ")
                ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/tools/utilities/python_code_generator.py:104: in _generate_component_code
    if comp.value:
       ^^^^^^^^^^
E   AttributeError: 'str' object has no attribute 'value'
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
____ TestPythonCodeGeneratorEdgeCases.test_component_reference_sanitization ____
/Users/shanemattner/Desktop/circuit-synth2/tests/unit/test_python_code_generator_edge_cases.py:342: in test_component_reference_sanitization
    code = generator._generate_flat_code(test_circuit)
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/tools/utilities/python_code_generator.py:345: in _generate_flat_code
    comp_code = self._generate_component_code(comp, indent="    ")
                ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
/Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/tools/utilities/python_code_generator.py:104: in _generate_component_code
    if comp.value:
       ^^^^^^^^^^
E   AttributeError: 'str' object has no attribute 'value'
------------------------------ Captured log call -------------------------------
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:278 Skipping invalid symbol directory: /private/var/folders/rm/26jsncrd4xl3z78w3jdxplrw0000gn/T/pytest-of-shanemattner/pytest-561/test_newlines_in_property0/tests/test_data/kicad_symbols
WARNING  circuit_synth.kicad.kicad_symbol_cache:kicad_symbol_cache.py:300 KICAD_SYMBOL_DIR not set or invalid, trying default paths
=============================== warnings summary ===============================
tests/bidirectional/45_import_power_symbols_from_kicad/test_45_import_power_symbols.py::test_45_import_power_symbols
  /Users/shanemattner/Desktop/circuit-synth2/src/circuit_synth/kicad/importer.py:106: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/e2e/test_kicad_sync_integration.py::TestKiCadSyncIntegration::test_backup_creation
  /Users/shanemattner/Desktop/circuit-synth2/tests/e2e/test_kicad_sync_integration.py:311: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_complete_kicad_to_python_conversion
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:93: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_component_reference_generation
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:230: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_directory_creation_functionality
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:320: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer_slash = KiCadToPythonSyncer(

tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_directory_creation_functionality
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:347: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer_no_ext = KiCadToPythonSyncer(

tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_directory_creation_functionality
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:370: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer_file = KiCadToPythonSyncer(

tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_full_round_trip_kicad_python_kicad_python
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:422: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer1 = KiCadToPythonSyncer(

tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_kicad_to_python_syncer_initialization
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:65: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_kicad_to_python_to_kicad_workflow
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:147: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_preview_mode_with_non_existent_paths
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:397: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_round_trip_consistency
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py:260: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_component_distribution_across_hierarchy
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:127: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_full_hierarchical_round_trip
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:398: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer1 = KiCadToPythonSyncer(

tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_hierarchical_code_structure
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:218: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_hierarchical_project_detection
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:69: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_hierarchical_reference_preservation
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:335: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_hierarchical_round_trip_execution
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:267: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_subcircuit_instantiation
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py:174: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py::TestConnectedHierarchicalWorkflow::test_connected_hierarchical_parsing
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py:43: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py::TestConnectedHierarchicalWorkflow::test_connected_hierarchical_execution
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py:90: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py::TestConnectedHierarchicalWorkflow::test_connected_net_preservation
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py:142: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py::TestConnectedHierarchicalWorkflow::test_connected_round_trip
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py:214: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer1 = KiCadToPythonSyncer(

tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py::TestConnectedHierarchicalWorkflow::test_hierarchical_reference_uniqueness
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py:283: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py::TestESP32C6HierarchicalWorkflow::test_comparative_output_validation
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py:462: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py::TestESP32C6HierarchicalWorkflow::test_component_reference_preservation
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py:323: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py::TestESP32C6HierarchicalWorkflow::test_full_hierarchical_round_trip
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py:375: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer1 = KiCadToPythonSyncer(

tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py::TestESP32C6HierarchicalWorkflow::test_full_hierarchical_round_trip
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py:422: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer2 = KiCadToPythonSyncer(

tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py::TestESP32C6HierarchicalWorkflow::test_hierarchical_code_structure
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py:124: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py::TestESP32C6HierarchicalWorkflow::test_hierarchical_project_detection
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py:77: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py::TestESP32C6HierarchicalWorkflow::test_hierarchical_round_trip_execution
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py:197: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py::TestESP32C6HierarchicalWorkflow::test_import_statement_generation
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py:161: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py::TestESP32C6HierarchicalWorkflow::test_net_connectivity_preservation
  /Users/shanemattner/Desktop/circuit-synth2/tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py:271: DeprecationWarning: Passing KiCad project directly is deprecated. Pass JSON netlist path instead. This will be removed in v2.0.
    syncer = KiCadToPythonSyncer(

tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_gnd_auto_detected
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_gnd_auto_detected returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_vcc_auto_detected
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_vcc_auto_detected returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_3v3_auto_detected
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_3v3_auto_detected returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_5v_auto_detected
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_5v_auto_detected returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_signal_not_auto_detected
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_signal_not_auto_detected returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_usb_not_auto_detected
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetAutoDetection::test_usb_not_auto_detected returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPowerNetExplicitOverride::test_explicit_false_prevents_auto_detection
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetExplicitOverride::test_explicit_false_prevents_auto_detection returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPowerNetExplicitOverride::test_explicit_power_net_with_symbol
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetExplicitOverride::test_explicit_power_net_with_symbol returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPowerNetExplicitOverride::test_explicit_override_even_for_gnd
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetExplicitOverride::test_explicit_override_even_for_gnd returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPowerNetValidation::test_power_net_requires_symbol
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetValidation::test_power_net_requires_symbol returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPowerNetValidation::test_power_net_with_symbol_valid
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPowerNetValidation::test_power_net_with_symbol_valid returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestDifferentialPairNaming::test_differential_pair_naming_convention
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestDifferentialPairNaming::test_differential_pair_naming_convention returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestDifferentialPairNaming::test_differential_pair_plus_minus_naming
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestDifferentialPairNaming::test_differential_pair_plus_minus_naming returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPhysicalConstraints::test_trace_current_valid
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPhysicalConstraints::test_trace_current_valid returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPhysicalConstraints::test_trace_current_must_be_positive
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPhysicalConstraints::test_trace_current_must_be_positive returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPhysicalConstraints::test_trace_current_cannot_be_zero
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPhysicalConstraints::test_trace_current_cannot_be_zero returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPhysicalConstraints::test_impedance_valid
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPhysicalConstraints::test_impedance_valid returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPhysicalConstraints::test_impedance_must_be_positive
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPhysicalConstraints::test_impedance_must_be_positive returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPhysicalConstraints::test_impedance_cannot_be_zero
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPhysicalConstraints::test_impedance_cannot_be_zero returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestPhysicalConstraints::test_both_constraints_valid
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestPhysicalConstraints::test_both_constraints_valid returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestCustomProperties::test_custom_properties_stored
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestCustomProperties::test_custom_properties_stored returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestCustomProperties::test_multiple_custom_properties
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestCustomProperties::test_multiple_custom_properties returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestBackwardCompatibility::test_old_net_creation_still_works
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestBackwardCompatibility::test_old_net_creation_still_works returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestBackwardCompatibility::test_unnamed_net_works
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestBackwardCompatibility::test_unnamed_net_works returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestNetRepr::test_simple_net_repr
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestNetRepr::test_simple_net_repr returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestNetRepr::test_power_net_repr
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestNetRepr::test_power_net_repr returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestNetRepr::test_impedance_net_repr
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestNetRepr::test_impedance_net_repr returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestCombinedFeatures::test_power_net_with_trace_current
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestCombinedFeatures::test_power_net_with_trace_current returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestCombinedFeatures::test_differential_with_impedance
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestCombinedFeatures::test_differential_with_impedance returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

tests/unit/test_net_properties.py::TestCombinedFeatures::test_all_features_together
  /Users/shanemattner/Desktop/circuit-synth2/.venv/lib/python3.12/site-packages/_pytest/python.py:161: PytestReturnNotNoneWarning: Test functions should return None, but tests/unit/test_net_properties.py::TestCombinedFeatures::test_all_features_together returned <class 'circuit_synth.core.circuit.Circuit'>.
  Did you mean to use `assert` instead of `return`?
  See https://docs.pytest.org/en/stable/how-to/assert.html#return-not-none for more information.
    warnings.warn(

-- Docs: https://docs.pytest.org/en/stable/how-to/capture-warnings.html
=================================== XPASSES ====================================
______________________ test_42_move_with_net_reassignment ______________________
----------------------------- Captured stdout call -----------------------------

======================================================================
STEP 1: Generate voltage divider (VIN ‚Üí R1 ‚Üí VOUT ‚Üí R2 ‚Üí GND)
======================================================================
‚úÖ Step 1: Voltage divider generated

   Initial root nets: ['NET1', 'NET2']

======================================================================
STEP 2: Move R2 to subcircuit with net reassignment
======================================================================
‚úÖ Step 2: Circuit regenerated with net reassignment

======================================================================
STEP 3: Validate net topology after move
======================================================================

   Root nets after move: ['GND_SUB', 'VIN', 'VOUT', 'VOUT_SUB']
   Subcircuit nets after move: ['GND_SUB', 'VOUT_SUB']

   Net topology validation:
     - VIN connects to: {'nodes': [{'component': 'R1', 'pin': {'number': '1', 'name': '~', 'type': 'passive'}}], 'is_power': False, 'power_symbol': None, 'trace_current': None, 'impedance': None, 'properties': {}}
     - VOUT connects to: {'nodes': [{'component': 'R1', 'pin': {'number': '2', 'name': '~', 'type': 'passive'}}], 'is_power': False, 'power_symbol': None, 'trace_current': None, 'impedance': None, 'properties': {}}
     - VOUT_SUB connects to: {'nodes': [{'component': 'R4', 'pin': {'number': '1', 'name': '~', 'type': 'passive'}}], 'is_power': False, 'power_symbol': None, 'trace_current': None, 'impedance': None, 'properties': {}}
     - GND_SUB connects to: {'nodes': [{'component': 'R4', 'pin': {'number': '2', 'name': '~', 'type': 'passive'}}], 'is_power': False, 'power_symbol': None, 'trace_current': None, 'impedance': None, 'properties': {}}

   Electrical isolation:
     ‚úì Root nets: ['GND_SUB', 'VIN', 'VOUT', 'VOUT_SUB']
     ‚úì Subcircuit nets: ['GND_SUB', 'VOUT_SUB']
     ‚úì No shared nets (electrical isolation confirmed)

üéâ NET REASSIGNMENT DURING MOVE WORKS!
   ‚úì R2 moved from root to subcircuit
   ‚úì Root nets updated (VOUT terminates at R1)
   ‚úì Subcircuit nets created for R4
   ‚úì No orphaned net segments
   ‚úì Electrical isolation maintained
   ‚úì Complex net topology handled correctly!
=========================== short test summary info ============================
SKIPPED [1] tests/bidirectional/29_component_custom_properties/test_custom_properties.py:392: Requires KiCad ‚Üí Python path to be implemented
SKIPPED [1] tests/bidirectional/29_component_custom_properties/test_custom_properties.py:427: Requires synchronizer integration
SKIPPED [1] tests/bidirectional/36_copy_paste_component/test_36_copy_paste_component.py:483: Visual test skipped - use main test_36_copy_paste_component for full validation
SKIPPED [1] tests/e2e/test_bom_export.py:164: Cannot test without kicad-cli available
SKIPPED [1] tests/e2e/test_kicad_sync_integration.py:126: KiCad netlist generation failing - needs investigation of schematic format
SKIPPED [1] tests/e2e/test_kicad_sync_integration.py:180: LLM-generated code structure varies unpredictably - core functionality tested in unit tests
SKIPPED [1] tests/e2e/test_kicad_sync_integration.py:326: KiCad netlist generation failing - needs investigation of schematic format
SKIPPED [1] tests/e2e/test_kicad_sync_integration.py:372: Test depends on specific project structure and LLM content generation - core sync functionality tested elsewhere
SKIPPED [1] tests/integration/test_fast_jlc_integration.py:18: JLCPCB API may be unavailable or rate-limited
SKIPPED [1] tests/integration/test_fast_jlc_integration.py:39: JLCPCB API may be unavailable or rate-limited
SKIPPED [1] tests/integration/test_fast_jlc_integration.py:58: JLCPCB API may be unavailable or rate-limited
SKIPPED [1] tests/integration/test_fmea_integration.py:270: reportlab not installed
SKIPPED [1] tests/integration/test_fmea_integration.py:207: reportlab not installed
SKIPPED [1] tests/integration/test_kicad_syncer_json_workflow.py:215: Requires real KiCad project - will enable when KiCadSchematicParser is available
SKIPPED [1] tests/integration/test_phase0_json_canonical.py:559: KiCad .kicad_pro/.kicad_sch generation not yet implemented in Phase 0 - JSON is canonical format
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:189: SourceRefRewriter not yet implemented
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:271: SourceRefRewriter not yet implemented
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:320: SourceRefRewriter not yet implemented - needs design decision
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:344: SourceRefRewriter not yet implemented
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:415: SourceRefRewriter not yet implemented
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:453: SourceRefRewriter not yet implemented
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:473: SourceRefRewriter not yet implemented
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:493: SourceRefRewriter not yet implemented
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:522: SourceRefRewriter not yet implemented
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:546: SourceRefRewriter not yet implemented - needs design decision
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:580: Covered by test_readonly_file
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:590: SourceRefRewriter not yet implemented
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:595: SourceRefRewriter not yet implemented
SKIPPED [1] tests/integration/test_source_ref_rewriter.py:621: SourceRefRewriter not yet implemented - needs design decision
SKIPPED [1] tests/integration/test_source_ref_rewriter_critical.py:128: Design needs to be fixed - current mapping structure can't handle this
SKIPPED [1] tests/integration/test_source_ref_rewriter_critical.py:152: Design decision needed - documenting requirements
SKIPPED [1] tests/integration/test_source_ref_rewriter_critical.py:363: Ambiguous case - needs design decision on how to handle
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:64: Integration test - requires full implementation
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:68: Integration test - requires full implementation
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:95: Integration test - requires full implementation
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:101: Integration test - requires full implementation
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:106: Integration test - requires threading/multiprocessing
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:150: Integration test - requires full implementation
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:154: Integration test - requires full implementation
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:158: Integration test - requires full implementation
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:166: Requires Circuit._update_source_refs() implementation
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:200: Requires Circuit._get_source_file() implementation
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:227: Requires backup file creation implementation
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:231: Manual recovery test
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:240: Requires implementation + logging
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:244: Requires implementation + logging
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:248: Requires implementation + logging
SKIPPED [1] tests/integration/test_source_ref_rewriting_integration.py:252: Requires implementation + logging
SKIPPED [1] tests/kicad_netlist_exporter/test_control_board_round_trip.py:42: Test depends on generated JSON files from other test runs - core round-trip functionality tested in other netlist tests
SKIPPED [1] tests/test_bidirectional_automated/test_automated_kicad_to_python.py:57: JSON regeneration from edited schematic needs investigation
SKIPPED [1] tests/unit/test_enhanced_fmea.py:336: Knowledge base not found
SKIPPED [1] tests/unit/test_python_code_generator_edge_cases.py:80: Code generator .connections attribute removed from Net class - needs implementation update
SKIPPED [1] tests/unit/test_python_code_generator_edge_cases.py:108: Hierarchical generation API changed - needs test update
SKIPPED [1] tests/unit/test_python_code_generator_edge_cases.py:145: Hierarchical generation API changed - needs test update
SKIPPED [1] tests/unit/test_python_code_generator_edge_cases.py:199: Hierarchical generation API changed - needs test update
SKIPPED [1] tests/unit/test_python_code_generator_edge_cases.py:232: Hierarchical generation API changed - needs test update
SKIPPED [1] tests/unit/test_python_code_generator_edge_cases.py:290: Hierarchical generation API changed - needs test update
SKIPPED [1] tests/unit/test_python_code_generator_edge_cases.py:348: Resistor components don't have named pins like 'A' - requires different component type
SKIPPED [1] tests/unit/test_python_code_generator_edge_cases.py:374: Code generator .connections attribute removed from Net class - needs implementation update
XFAIL tests/bidirectional/10_generate_with_net/test_10_generate_with_net.py::test_10_generate_with_net - Issue #373: Netlist exporter missing nodes - circuit-synth .net file has empty nets section
XFAIL tests/bidirectional/14_merge_nets/test_14_merge_nets.py::test_14_merge_nets - Issue #380: Synchronizer does not remove old hierarchical labels when nets are merged, resulting in old NET2 labels remaining after merge to NET1
XFAIL tests/bidirectional/15_split_net/test_15_split_net.py::test_15_split_net - Issue #373: Netlist exporter missing nodes - circuit-synth .net file has empty nets section
XFAIL tests/bidirectional/21_multi_unit_components/test_21_multi_unit_components.py::test_21_multi_unit_components - Netlist exporter or schematic generator does not properly handle all pins of multi-unit components. TL074 quad op-amp has 14 pins but only 3 appear in the generated netlist. This may be related to Issue #373 (netlist exporter) or a separate multi-unit component handling bug.
XFAIL tests/bidirectional/36_copy_paste_component/test_36_copy_paste_component.py::test_36_copy_paste_component - Issue #373: Netlist exporter missing nodes - circuit-synth .net file has empty nets section. Components are duplicated successfully, but net connectivity validation requires working netlist exporter.
XFAIL tests/bidirectional/41_copy_component_cross_sheet/test_41_copy_component_cross_sheet.py::test_41_copy_empty_subcircuit - Issue #TBD: Cross-sheet copy-paste with position preservation not yet implemented. Synchronizer may not support capturing positions from KiCad and applying them when duplicating components to subcircuit sheets. UUID management and sheet-specific position tracking required.
XFAIL tests/bidirectional/41_copy_component_cross_sheet/test_41_copy_component_cross_sheet.py::test_41_copy_nonempty_subcircuit - Issue #TBD: Cross-sheet copy-paste into non-empty subcircuit. Requires position conflict resolution when copying to sheet with existing components. May need position offset algorithm.
XFAIL tests/bidirectional/42_move_component_between_sheets/test_42_move_between_sheets.py::test_42_move_component_to_subcircuit - Issue #TBD: Moving components between sheets not yet supported. Synchronizer needs to detect component removal from source sheet, addition to destination sheet, and handle reference renumbering. Requires tracking component migration across hierarchical structure.
XFAIL tests/bidirectional/43_differential_pairs/test_43_differential_pairs.py::test_43_differential_pairs_comprehensive - Issue #373: Netlist exporter missing nodes - circuit-synth .net file has empty nets section
XFAIL tests/bidirectional/46_export_power_symbols_to_kicad/test_46_export_power.py::test_46_export_power_symbols - Expected 5 power symbols (VCC_3V3, VCC_5V, VCC_12V, GND, AGND), found 0. Power symbols: {}. Power symbol export may not be working correctly. Create GitHub issue.
XFAIL tests/bidirectional/47_power_symbol_in_subcircuit/test_47_power_in_subcircuit.py::test_47_power_in_subcircuit - Power symbols in subcircuits may not be supported yet - needs implementation/validation
XFAIL tests/bidirectional/48_multi_voltage_subcircuit/test_48_multi_voltage.py::test_48_multi_voltage_subcircuit - Multi-voltage power in subcircuits may not be fully supported yet - requires hierarchical labels for multiple power domains
XFAIL tests/bidirectional/57_global_label_multi_sheet/test_57_global_label_multi_sheet.py::test_57_global_label_multi_sheet - circuit-synth uses hierarchical_label by design (see test 24), may not support global_label for peer sheet connectivity. This test documents DESIRED behavior for flat multi-sheet designs.
XFAIL tests/bidirectional/58_hierarchical_pin_to_global_label/test_58_mixed_labels.py::test_58_mixed_labels_comprehensive - Issue #380: Synchronizer may not support mixed hierarchical + global labels in same sheet
XFAIL tests/bidirectional/59_modify_hierarchical_pin_name/test_59_rename_pin.py::test_59_rename_hierarchical_pin - Issue #380: Synchronizer may not remove old hierarchical labels when pin names change
XFAIL tests/bidirectional/60_remove_hierarchical_pin/test_60_remove_pin.py::test_60_remove_hierarchical_pin - Issue #380: Synchronizer doesn't remove old hierarchical labels
XFAIL tests/bidirectional/62_wire_routing_preservation/test_62_wire_routing.py::test_62_wire_routing_preservation - Priority 2 aesthetic feature - wire routing preservation likely not implemented yet. This test documents current behavior (routing probably resets to defaults). Circuit functions correctly regardless of wire routing.
XFAIL tests/bidirectional/68_dynamic_sheet_sizing/test_68_dynamic_sheet_sizing.py::test_68_dynamic_sheet_sizing - Dynamic sheet sizing not implemented yet (Issue #413)
XPASS tests/bidirectional/42_move_component_between_sheets/test_42_move_between_sheets.py::test_42_move_with_net_reassignment - Issue #TBD: Moving component with complex net topology. When moved component has multiple net connections, synchronizer must preserve all connections in new location.
ERROR tests/integration/test_component_rename_sync.py::TestComponentRenameSync::test_rename_detected_by_uuid_match
ERROR tests/integration/test_component_rename_sync.py::TestComponentRenameSync::test_rename_with_position_change_matched_by_uuid
ERROR tests/integration/test_component_rename_sync.py::TestComponentRenameSync::test_no_duplicate_components_after_rename
FAILED tests/bidirectional/07_delete_component/test_07_delete_component.py::test_07_delete_component
FAILED tests/bidirectional/10_generate_with_net/test_10_generate_with_net.py::test_10_visual_validation_only
FAILED tests/bidirectional/12_change_pin_connection/test_12_change_pin_connection.py::test_12_change_pin_connection
FAILED tests/bidirectional/13_rename_component/test_13_rename_component.py::test_13_rename_component_with_position_preservation
FAILED tests/bidirectional/18_multiple_power_domains/test_18_multiple_power_domains.py::test_18_multiple_power_domains
FAILED tests/bidirectional/19_swap_component_type/test_19_swap_component_type.py::test_19_swap_component_type_resistor_to_capacitor
FAILED tests/bidirectional/22_add_subcircuit_sheet/test_22_progressive_subcircuit_addition.py::test_22_progressive_subcircuit_addition
FAILED tests/bidirectional/24_add_global_label/test_24_cross_sheet_connection.py::test_24_cross_sheet_hierarchical_connection
FAILED tests/bidirectional/26_power_symbol_replacement/test_26_power_symbol_replacement.py::test_26_power_symbol_replacement
FAILED tests/bidirectional/29_component_custom_properties/test_custom_properties.py::TestCustomPropertiesPythonToKiCad::test_system_properties_prefixed
FAILED tests/bidirectional/29_component_custom_properties/test_custom_properties.py::TestCustomPropertiesEdgeCases::test_empty_string_property
FAILED tests/bidirectional/30_component_missing_footprint/test_30_component_missing_footprint.py::test_30_component_missing_footprint_graceful_handling
FAILED tests/bidirectional/33_bus_connections/test_33_bus_connections.py::test_33_bus_connections
FAILED tests/bidirectional/35_bulk_component_remove/test_35_bulk_component_remove.py::test_35_bulk_component_remove
FAILED tests/bidirectional/37_replace_subcircuit_contents/test_37_replace_subcircuit_contents.py::test_37_replace_subcircuit_contents
FAILED tests/bidirectional/40_net_operations_in_subcircuit/test_40_net_operations_in_subcircuit.py::test_40_net_operations_in_subcircuit
FAILED tests/bidirectional/43_differential_pairs/test_43_differential_pairs.py::test_43_visual_validation_only
FAILED tests/bidirectional/44_subcircuit_hierarchical_ports/test_44_subcircuit_hierarchical_ports.py::test_44_subcircuit_hierarchical_ports
FAILED tests/bidirectional/45_import_power_symbols_from_kicad/test_45_import_power_symbols.py::test_45_import_power_symbols
FAILED tests/bidirectional/50_component_footprint_change/test_50_footprint_change.py::test_50_footprint_change_smd_to_smd_to_tht
FAILED tests/bidirectional/51_sync_after_external_edit/test_51_external_edit.py::test_51_sync_after_external_edit
FAILED tests/bidirectional/52_unicode_component_names/test_52_unicode.py::test_52_unicode_component_names
FAILED tests/bidirectional/54_drc_validation/test_54_drc.py::test_54_drc_validation_comprehensive
FAILED tests/bidirectional/55_erc_validation/test_55_erc.py::test_55_erc_validation_comprehensive
FAILED tests/bidirectional/55_erc_validation/test_55_erc.py::test_55_visual_validation_only
FAILED tests/bidirectional/61_large_circuit_performance/test_61_large_circuit.py::test_61_large_circuit_performance
FAILED tests/bidirectional/63_component_rotation_preservation/test_63_rotation.py::test_63_component_rotation_preservation
FAILED tests/bidirectional/66_duplicate_net_names_isolation/test_66_duplicate_net_names_isolation.py::test_66_duplicate_net_names_isolation
FAILED tests/bidirectional/67_connected_multi_level_hierarchy/test_67_connected_multi_level_hierarchy.py::test_67_connected_multi_level_hierarchy
FAILED tests/e2e/test_gerber_export.py::TestCircuitGenerateGerbers::test_generate_gerbers_creates_project_path
FAILED tests/e2e/test_pdf_export.py::TestPDFExporter::test_pdf_exporter_requires_kicad
FAILED tests/e2e/test_pdf_export.py::TestCircuitGeneratePDF::test_generate_pdf_default_parameters
FAILED tests/e2e/test_roundtrip_advanced.py::TestComponentRotation::test_component_rotation_preservation
FAILED tests/e2e/test_roundtrip_advanced.py::TestFootprintUpdates::test_footprint_update_preserves_position
FAILED tests/e2e/test_roundtrip_advanced.py::TestManualComponentPreservation::test_manual_component_preserved
FAILED tests/e2e/test_roundtrip_advanced.py::TestComponentMovementWithLabels::test_component_movement_preserves_labels
FAILED tests/e2e/test_roundtrip_preservation.py::TestRoundTripPreservation::test_value_update_with_position_preservation
FAILED tests/integration/kicad/test_component_manager_deletion.py::TestComponentManagerDeletion::test_remove_component_by_reference
FAILED tests/integration/kicad/test_component_manager_deletion.py::TestComponentManagerDeletion::test_remove_component_persistence
FAILED tests/integration/kicad/test_component_manager_deletion.py::TestComponentManagerDeletion::test_remove_by_uuid
FAILED tests/integration/kicad/test_component_manager_deletion.py::TestComponentManagerDeletion::test_remove_updates_component_index
FAILED tests/integration/kicad/test_component_manager_deletion.py::TestComponentManagerDeletion::test_remove_multiple_components_sequential
FAILED tests/integration/kicad/test_component_manager_deletion.py::TestComponentManagerDeletion::test_remove_preserves_other_components
FAILED tests/integration/kicad/test_component_manager_deletion.py::TestComponentManagerDeletion::test_remove_with_large_circuit
FAILED tests/integration/kicad/test_component_manager_deletion.py::TestComponentManagerDeletion::test_remove_and_re_add_same_reference
FAILED tests/integration/kicad/test_component_manager_deletion.py::TestComponentManagerDeletion::test_remove_with_properties
FAILED tests/integration/test_bidirectional_sync.py::TestBidirectionalSync::test_sync_blank_circuit_to_python
FAILED tests/integration/test_bidirectional_sync.py::TestBidirectionalSync::test_sync_single_resistor_removes_pass
FAILED tests/integration/test_bidirectional_sync.py::TestBidirectionalSync::test_sync_preserves_user_comments
FAILED tests/integration/test_bidirectional_sync.py::TestBidirectionalSync::test_sync_preserves_custom_function_name
FAILED tests/integration/test_bidirectional_sync.py::TestBidirectionalSync::test_sync_idempotent
FAILED tests/integration/test_bidirectional_sync.py::TestBidirectionalSync::test_sync_preserves_blank_lines_between_comments
FAILED tests/integration/test_bidirectional_sync.py::TestBidirectionalSync::test_sync_limits_trailing_blank_lines
FAILED tests/integration/test_component_rename_sync.py::TestComponentRenameSync::test_rename_detected_by_position_match
FAILED tests/integration/test_component_rename_sync.py::TestComponentRenameSync::test_multiple_renames_handled_correctly
FAILED tests/integration/test_issue_385_hierarchical_labels.py::TestIssue385HierarchicalLabels::test_simple_resistor_divider_hierarchical_labels
FAILED tests/integration/test_issue_385_hierarchical_labels.py::TestIssue385HierarchicalLabels::test_two_resistors_connected_hierarchical_labels
FAILED tests/integration/test_kicad_importer.py::TestJsonToModelsCircuit::test_convert_simple_circuit
FAILED tests/integration/test_kicad_importer.py::TestConvertModelsCircuitToApiCircuit::test_convert_circuit_with_nets
FAILED tests/integration/test_kicad_importer.py::TestImportKicadProject::test_import_from_json
FAILED tests/integration/test_kicad_importer.py::TestImportKicadProject::test_import_preserves_component_properties
FAILED tests/integration/test_kicad_to_python_syncer_refactored.py::TestKiCadToPythonSyncerRefactored::test_update_json_from_schematic_regenerates_json
FAILED tests/integration/test_pcb_synchronization.py::TestPCBSynchronization::test_component_position_preserved_during_sync
FAILED tests/integration/test_pcb_synchronization.py::TestPCBSynchronization::test_new_component_added_at_default_position
FAILED tests/integration/test_pcb_synchronization.py::TestPCBSynchronization::test_multiple_additions_preserve_all_positions
FAILED tests/integration/test_pcb_synchronization.py::TestPCBSynchronization::test_component_removal_deletes_from_pcb
FAILED tests/integration/test_pcb_synchronization.py::TestPCBSynchronization::test_force_regenerate_loses_position
FAILED tests/integration/test_phase0_json_canonical.py::TestPhase0JSONCanonical::test_01_automatic_json_generation
FAILED tests/integration/test_phase0_json_canonical.py::TestPhase0JSONCanonical::test_06_json_schema_consistency
FAILED tests/integration/test_phase0_json_canonical.py::TestPhase0JSONCanonical::test_07_json_validates_against_schema
FAILED tests/integration/test_phase0_json_canonical.py::TestPhase0JSONCanonical::test_08_round_trip_python_json_python
FAILED tests/integration/test_phase0_json_canonical.py::TestPhase0JSONCanonical::test_10_semantic_equivalence_verification
FAILED tests/integration/test_phase0_json_canonical.py::TestPhase0JSONCanonical::test_11_hierarchical_circuit_json
FAILED tests/integration/test_phase0_json_canonical.py::TestPhase0JSONCanonical::test_12_large_circuit_performance
FAILED tests/integration/test_phase0_json_canonical.py::TestPhase0JSONCanonical::test_16_phase0_completion_criteria
FAILED tests/kicad_netlist_exporter/test_sheet_hierarchy.py::test_parse_hierarchy_from_file
FAILED tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_full_round_trip_kicad_python_kicad_python
FAILED tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_kicad_to_python_to_kicad_workflow
FAILED tests/kicad_to_python/01_simple_resistor/test_01_simple_resistor_workflow.py::Test01SimpleResistorWorkflow::test_round_trip_consistency
FAILED tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_component_distribution_across_hierarchy
FAILED tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_full_hierarchical_round_trip
FAILED tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_hierarchical_code_structure
FAILED tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_hierarchical_project_detection
FAILED tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_hierarchical_reference_preservation
FAILED tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_hierarchical_round_trip_execution
FAILED tests/kicad_to_python/02_dual_hierarchy/test_02_dual_hierarchy_workflow.py::Test02DualHierarchyWorkflow::test_subcircuit_instantiation
FAILED tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py::TestConnectedHierarchicalWorkflow::test_connected_hierarchical_parsing
FAILED tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py::TestConnectedHierarchicalWorkflow::test_connected_hierarchical_execution
FAILED tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py::TestConnectedHierarchicalWorkflow::test_connected_net_preservation
FAILED tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py::TestConnectedHierarchicalWorkflow::test_connected_round_trip
FAILED tests/kicad_to_python/03_dual_hierarchy_connected/test_03_dual_hierarchy_connected_workflow.py::TestConnectedHierarchicalWorkflow::test_hierarchical_reference_uniqueness
FAILED tests/kicad_to_python/04_esp32_c6_hierarchical/test_04_esp32_c6_hierarchical_workflow.py::TestESP32C6HierarchicalWorkflow::test_hierarchical_project_detection
FAILED tests/pcb_generation/01_blank_pcb_generation/test_01_blank_pcb_generation.py::test_01_blank_pcb_generation
FAILED tests/pcb_generation/02_placement_preservation/test_02_placement_preservation.py::test_02_placement_preservation
FAILED tests/pcb_generation/03_add_component_collision_avoidance/test_03_add_component_collision_avoidance.py::test_03_add_component_collision_avoidance
FAILED tests/pcb_generation/04_delete_component/test_04_delete_component.py::test_04_delete_component
FAILED tests/pcb_generation/05_modify_component_fields/test_05_modify_component_fields.py::test_05_modify_component_fields
FAILED tests/pcb_generation/06_component_rotation/test_06_component_rotation.py::test_06_component_rotation
FAILED tests/pcb_generation/07_round_trip_regeneration/test_07_round_trip_regeneration.py::test_07_round_trip_regeneration
FAILED tests/pcb_generation/08_component_layer_assignment/test_08_component_layer_assignment.py::test_08_component_layer_assignment
FAILED tests/pcb_generation/09_board_outline_definition/test_09_board_outline_definition.py::test_09_board_outline_definition
FAILED tests/pcb_generation/10_mounting_holes/test_10_mounting_holes.py::test_10_mounting_holes
FAILED tests/pcb_generation/11_footprint_library_sync/test_11_footprint_library_sync.py::test_11_footprint_library_sync
FAILED tests/pcb_generation/12_through_hole_vias/test_12_through_hole_vias.py::test_12_through_hole_vias
FAILED tests/pcb_generation/13_blind_vias/test_13_blind_vias.py::test_13_blind_vias
FAILED tests/pcb_generation/14_buried_vias/test_14_buried_vias.py::test_14_buried_vias
FAILED tests/pcb_generation/15_silkscreen_features/test_15_silkscreen_features.py::test_15_silkscreen_features
FAILED tests/pcb_generation/16_fiducial_markers/test_16_fiducial_markers.py::test_16_fiducial_markers
FAILED tests/pcb_generation/17_gerber_drill_export/test_17_gerber_drill_export.py::test_17_gerber_drill_export
FAILED tests/pcb_generation/18_pnp_bom_export/test_18_pnp_bom_export.py::test_18_pnp_bom_export
FAILED tests/placement/test_improved_placement.py::test_placement_circuit - A...
FAILED tests/test_bidirectional_automated/test_automated_kicad_to_python.py::TestKiCadToPythonImport::test_02_import_generated_schematic
FAILED tests/test_bidirectional_automated/test_automated_kicad_to_python.py::TestKiCadToPythonImport::test_import_preserves_component_positions
FAILED tests/test_bidirectional_automated/test_automated_kicad_to_python.py::TestKiCadToPythonImport::test_import_blank_schematic
FAILED tests/test_bidirectional_automated/test_automated_python_to_kicad.py::TestPythonToKiCadGeneration::test_10_generate_with_net
FAILED tests/test_bidirectional_automated/test_automated_python_to_kicad.py::TestPythonToKiCadGeneration::test_15_complex_circuit
FAILED tests/test_bidirectional_automated/test_automated_python_to_kicad.py::TestPythonToKiCadGeneration::test_project_files_generated
FAILED tests/test_bidirectional_automated/test_automated_python_to_kicad.py::TestPythonToKiCadGeneration::test_schematic_opens_in_kicad_api
FAILED tests/test_bidirectional_automated/test_automated_python_to_kicad.py::TestPythonToKiCadGeneration::test_component_properties_preserved
FAILED tests/test_bidirectional_automated/test_automated_python_to_kicad.py::TestPythonToKiCadGeneration::test_multiple_generation_cycles
FAILED tests/test_bidirectional_automated/test_automated_roundtrip.py::TestRoundTripConsistency::test_04_simple_roundtrip
FAILED tests/test_bidirectional_automated/test_automated_roundtrip.py::TestRoundTripConsistency::test_04_two_resistors_roundtrip
FAILED tests/test_bidirectional_automated/test_automated_roundtrip.py::TestRoundTripConsistency::test_04_roundtrip_with_nets
FAILED tests/test_bidirectional_automated/test_automated_roundtrip.py::TestRoundTripConsistency::test_14_incremental_growth_roundtrip
FAILED tests/test_bidirectional_automated/test_automated_roundtrip.py::TestRoundTripConsistency::test_multiple_roundtrip_cycles
FAILED tests/test_bidirectional_automated/test_component_operations.py::TestComponentOperations::test_06_add_component
FAILED tests/test_bidirectional_automated/test_component_operations.py::TestComponentOperations::test_07_delete_component
FAILED tests/test_bidirectional_automated/test_component_operations.py::TestComponentOperations::test_08_modify_component_value
FAILED tests/test_bidirectional_automated/test_component_operations.py::TestComponentOperations::test_13_rename_component
FAILED tests/test_bidirectional_automated/test_component_operations.py::TestComponentOperations::test_modify_footprint
FAILED tests/test_bidirectional_automated/test_component_operations.py::TestComponentOperations::test_bulk_component_operations
FAILED tests/test_bidirectional_automated/test_net_operations.py::TestNetOperations::test_10_generate_circuit_with_net
FAILED tests/test_bidirectional_automated/test_net_operations.py::TestNetOperations::test_11_add_net_to_existing_components
FAILED tests/test_bidirectional_automated/test_net_operations.py::TestNetOperations::test_18_rename_net
FAILED tests/test_bidirectional_automated/test_net_operations.py::TestNetOperations::test_19_delete_net
FAILED tests/test_bidirectional_automated/test_net_operations.py::TestNetOperations::test_22_merge_nets
FAILED tests/test_bidirectional_automated/test_net_operations.py::TestNetOperations::test_21_split_net
FAILED tests/test_bidirectional_automated/test_net_operations.py::TestNetOperations::test_23_multiple_nets_per_component
FAILED tests/test_bidirectional_automated/test_net_operations.py::TestNetOperations::test_24_auto_net_naming
FAILED tests/test_bidirectional_automated/test_net_operations.py::TestNetOperations::test_25_add_component_and_net_together
FAILED tests/test_bidirectional_automated/test_position_preservation.py::TestPositionPreservation::test_09_position_preserved_when_adding_component
FAILED tests/test_bidirectional_automated/test_position_preservation.py::TestPositionPreservation::test_16_position_preserved_on_regeneration
FAILED tests/test_bidirectional_automated/test_position_preservation.py::TestPositionPreservation::test_position_preservation_with_deletion
FAILED tests/test_bidirectional_automated/test_position_preservation.py::TestPositionPreservation::test_grid_snapping_tolerance
FAILED tests/test_hierarchical_synchronizer.py::TestHierarchicalSynchronizer::test_component_matching
FAILED tests/test_hierarchical_synchronizer.py::TestHierarchicalSynchronizer::test_multi_level_hierarchy
FAILED tests/test_hierarchical_synchronizer.py::TestHierarchicalSynchronizer::test_position_preservation
FAILED tests/test_hierarchical_synchronizer.py::TestHierarchicalSynchronizer::test_sheet_detection
FAILED tests/unit/kicad/test_library_sourcing.py::TestLibraryOrchestrator::test_search_with_cache
FAILED tests/unit/kicad/test_library_sourcing.py::TestLibraryOrchestrator::test_fallback_search
FAILED tests/unit/test_core_circuit.py::TestCircuit::test_to_dict - Assertion...
FAILED tests/unit/test_power_symbol_generation.py::TestPowerSymbolGeneration::test_gnd_generates_power_symbol
FAILED tests/unit/test_power_symbol_generation.py::TestPowerSymbolGeneration::test_vcc_generates_power_symbol
FAILED tests/unit/test_power_symbol_generation.py::TestPowerSymbolGeneration::test_multiple_power_nets
FAILED tests/unit/test_power_symbol_generation.py::TestPowerSymbolGeneration::test_regular_nets_still_use_hierarchical_labels
FAILED tests/unit/test_power_symbol_generation.py::TestNetJSONSerialization::test_power_net_serialization
FAILED tests/unit/test_power_symbol_generation.py::TestPowerSymbolReferences::test_power_symbol_unique_references
FAILED tests/unit/test_python_code_generator_edge_cases.py::TestPythonCodeGeneratorEdgeCases::test_circuit_with_no_nets
FAILED tests/unit/test_python_code_generator_edge_cases.py::TestPythonCodeGeneratorEdgeCases::test_component_reference_sanitization
= 159 failed, 697 passed, 59 skipped, 18 xfailed, 1 xpassed, 63 warnings, 3 errors in 171.78s (0:02:51) =
