Writing filter settings....
Done writing filter settings to:
	/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/etc/FinalProject.filters
Done writing Tab View settings to:
	/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/etc/FinalProject.gui
Assigned Driver generic 1.00.a for instance led_strip_controller_0
led_strip_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral led_strip_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: led_strip_controller_0
Writing filter settings....
Done writing filter settings to:
	/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/etc/FinalProject.filters
Done writing Tab View settings to:
	/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/etc/FinalProject.gui

********************************************************************************
At Local date and time: Sun May 22 02:52:36 2016
 make -f FinalProject.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs 

Parse
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 22 - Running XST synthesis
INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 42 - Running XST synthesis
INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 58 - Running XST synthesis
INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 122 - Running XST synthesis
INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:led_strip_controller_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:FinalProject_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_ilmb_wrapper.ngc
../FinalProject_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_ilmb_wrapper/FinalProject_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_dlmb_wrapper.ngc
../FinalProject_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_dlmb_wrapper/FinalProject_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_wrapper.ngc ../FinalProject_microblaze_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_wrapper/FinalProject_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_clock_generator_0_wrapper.ngc
../FinalProject_clock_generator_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/clock_generator_0_wrapper/FinalProject_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd .. FinalProject_axi4lite_0_wrapper.ngc
../FinalProject_axi4lite_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/axi4lite_0_wrapper/FinalProject_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/FinalProject.ucf file.

Rebuilding cache ...

Total run time: 120.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn FinalProject_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Sun May 22 02:55:07 2016
 make -f FinalProject.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt FinalProject.ngc
Release 14.7 - Xflow P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt
FinalProject.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation 

Using Flow File:
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation/
fpga.flw 
Using Option File(s): 
 /home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm FinalProject.bmm
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject.ngc" -uc FinalProject.ucf FinalProject.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6slx16csg324-3 -nt timestamp -bm FinalProject.bmm
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation/
FinalProject.ngc -uc FinalProject.ucf FinalProject.ngd

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject.ngc" ...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_debug_module_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_led_strip_controller_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "FinalProject.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /FinalProject/EXPANDED/FinalProject/axi4lite_0/axi4lite_0\/si_converter_bank\
   /gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0
   TNM = FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under
   block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "FinalProject.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "FinalProject.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  2 sec
Total CPU time to NGDBUILD completion:  1 min  2 sec

Writing NGDBUILD log file "FinalProject.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o FinalProject_map.ncd -w -pr b -ol high -timing -detail FinalProject.ngd
FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
Writing file FinalProject_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8ea814fb) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8ea814fb) REAL time: 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:aa20477b) REAL time: 29 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:2246d2d1) REAL time: 35 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2246d2d1) REAL time: 35 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:2246d2d1) REAL time: 35 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:2246d2d1) REAL time: 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2246d2d1) REAL time: 35 secs 

Phase 9.8  Global Placement
..............
......................................................................................................................................................................
.............................................................................................................................................................................................................
..........................................................................................................................................................................................................
............................................................................................................................................................................
Phase 9.8  Global Placement (Checksum:b1edcd74) REAL time: 1 mins 46 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b1edcd74) REAL time: 1 mins 46 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:51f3b7a) REAL time: 2 mins 5 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:51f3b7a) REAL time: 2 mins 6 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:56ca705e) REAL time: 2 mins 6 secs 

Total REAL time to Placer completion: 2 mins 7 secs 
Total CPU  time to Placer completion: 2 mins 2 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 6,242 out of  18,224   34%
    Number used as Flip Flops:               2,779
    Number used as Latches:                  3,456
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,308 out of   9,112   47%
    Number used as logic:                    4,083 out of   9,112   44%
      Number using O6 output only:           3,466
      Number using O5 output only:             133
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     140 out of   2,176    6%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            76
        Number using O6 output only:            21
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     73
      Number with same-slice carry load:         7
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 2,187 out of   2,278   96%
  Number of MUXCYs used:                       584 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        7,895
    Number with an unused Flip Flop:         1,834 out of   7,895   23%
    Number with an unused LUT:               3,587 out of   7,895   45%
    Number of fully used LUT-FF pairs:       2,474 out of   7,895   31%
    Number of unique control sets:             305
    Number of slice register sites lost
      to control set restrictions:             515 out of  18,224    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     232    2%
    Number of LOCed IOBs:                        6 out of       6  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     248    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  326 MB
Total REAL time to MAP completion:  2 mins 14 secs 
Total CPU time to MAP completion:   2 mins 9 secs 

Mapping completed.
See MAP report file "FinalProject_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high FinalProject_map.ncd FinalProject.ncd FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: FinalProject.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,242 out of  18,224   34%
    Number used as Flip Flops:               2,779
    Number used as Latches:                  3,456
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,308 out of   9,112   47%
    Number used as logic:                    4,083 out of   9,112   44%
      Number using O6 output only:           3,466
      Number using O5 output only:             133
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     140 out of   2,176    6%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            76
        Number using O6 output only:            21
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     73
      Number with same-slice carry load:         7
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 2,187 out of   2,278   96%
  Number of MUXCYs used:                       584 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        7,895
    Number with an unused Flip Flop:         1,834 out of   7,895   23%
    Number with an unused LUT:               3,587 out of   7,895   45%
    Number of fully used LUT-FF pairs:       2,474 out of   7,895   31%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     232    2%
    Number of LOCed IOBs:                        6 out of       6  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     248    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 36747 unrouted;      REAL time: 10 secs 

Phase  2  : 31084 unrouted;      REAL time: 12 secs 

Phase  3  : 13901 unrouted;      REAL time: 57 secs 

Phase  4  : 13901 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 

Updating file: FinalProject.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 35 secs 
Total REAL time to Router completion: 1 mins 35 secs 
Total CPU time to Router completion: 1 mins 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |  BUFGMUX_X2Y3| No   | 1043 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|led_strip_controller |              |      |      |            |             |
|_0/led_strip_control |              |      |      |            |             |
|ler_0/USER_LOGIC_I/u |              |      |      |            |             |
|ut/pixel_add[7]_PWR_ |              |      |      |            |             |
|49_o_LessThan_33_o_B |              |      |      |            |             |
|                 UFG | BUFGMUX_X3Y13| No   |  864 |  0.068     |  0.914      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   56 |  0.062     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.094     |  4.948      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.269ns|     9.731ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.227ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     4.786ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.564ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.293ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.186ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.731ns|            0|            0|            0|       462361|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.731ns|          N/A|            0|            0|       462361|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 39 secs 
Total CPU time to PAR completion: 1 mins 40 secs 

Peak Memory Usage:  258 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file FinalProject.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml FinalProject.twx FinalProject.ncd FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed
-3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml FinalProject.twx
FinalProject.ncd FinalProject.pcf


Design file:              FinalProject.ncd
Physical constraint file: FinalProject.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 462374 paths, 0 nets, and 22644 connections

Design statistics:
   Minimum period:   9.731ns (Maximum frequency: 102.764MHz)


Analysis completed Sun May 22 03:00:31 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 15 secs 


xflow done!
touch __xps/FinalProject_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/FinalProject.par
Analyzing implementation/FinalProject.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut FinalProject ; cd ..
Release 14.7 - Bitgen P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed
-3
Opened constraints file FinalProject.pcf.

Sun May 22 03:00:38 2016


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24' at 'RAMB16_X1Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25' at 'RAMB16_X1Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26' at 'RAMB16_X1Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27' at 'RAMB16_X1Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28' at 'RAMB16_X0Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29' at 'RAMB16_X0Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30' at 'RAMB16_X0Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31' at 'RAMB16_X0Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16' at 'RAMB16_X1Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17' at 'RAMB16_X1Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18' at 'RAMB16_X1Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19' at 'RAMB16_X1Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20' at 'RAMB16_X0Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21' at 'RAMB16_X0Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22' at 'RAMB16_X0Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23' at 'RAMB16_X0Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8' at 'RAMB16_X1Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9' at 'RAMB16_X1Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10' at 'RAMB16_X1Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12' at 'RAMB16_X0Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13' at 'RAMB16_X0Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14' at 'RAMB16_X0Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3' at 'RAMB16_X1Y0' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7' at 'RAMB16_X0Y2' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "FinalProject.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:01:45 2016
 make -f FinalProject.make init_bram started...
cp -f /opt/Xilinx/14.7/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf bootloops/microblaze_0.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd bootloops/microblaze_0.elf tag microblaze_0
 -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Sun May 22 03:02:01 2016
 make -f FinalProject.make exporttosdk started...
psf2Edward -inp FinalProject.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/FinalProject.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp FinalProject.xmp -report SDK/SDK_Export/hw/FinalProject.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing led_strip_controller_0.jpg.....
Rasterizing FinalProject_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:18:34 2016
 make -f FinalProject.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Sun May 22 03:19:13 2016
 make -f FinalProject.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:19:19 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      6 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:20:37 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:20:56 2016
 make -f FinalProject.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:21:01 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.'1': Programmed successfully.

Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:21:12 2016
 make -f FinalProject.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:21:15 2016
 make -f FinalProject.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:25:53 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:52:42 2016
 make -f FinalProject.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:52:46 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 03:53:24 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Elapsed time =      4 sec.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/etc/FinalProject.filters
Done writing Tab View settings to:
	/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/etc/FinalProject.gui

********************************************************************************
At Local date and time: Sun May 22 03:59:03 2016
 make -f FinalProject.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!

********************************************************************************
At Local date and time: Sun May 22 04:00:15 2016
 make -f FinalProject.make clean started...
rm -f implementation/FinalProject.ngc
rm -f implementation/FinalProject_proc_sys_reset_0_wrapper.ngc implementation/FinalProject_microblaze_0_ilmb_wrapper.ngc implementation/FinalProject_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/FinalProject_microblaze_0_dlmb_wrapper.ngc implementation/FinalProject_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/FinalProject_microblaze_0_bram_block_wrapper.ngc implementation/FinalProject_microblaze_0_wrapper.ngc implementation/FinalProject_debug_module_wrapper.ngc implementation/FinalProject_clock_generator_0_wrapper.ngc implementation/FinalProject_axi_timer_0_wrapper.ngc implementation/FinalProject_axi4lite_0_wrapper.ngc implementation/FinalProject_rs232_uart_1_wrapper.ngc implementation/FinalProject_led_strip_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/FinalProject.bmm
rm -rf implementation/cache
rm -f implementation/FinalProject.bit
rm -f implementation/FinalProject.ncd
rm -f implementation/FinalProject_bd.bmm 
rm -f implementation/FinalProject_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/FinalProject_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp FinalProject.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun May 22 04:00:18 2016
 make -f FinalProject.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs 

Parse
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 22 - Running XST synthesis
INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 42 - Running XST synthesis
INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 58 - Running XST synthesis
INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - Running XST synthesis
INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 122 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:led_strip_controller_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:FinalProject_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_ilmb_wrapper.ngc
../FinalProject_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_ilmb_wrapper/FinalProject_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_dlmb_wrapper.ngc
../FinalProject_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_dlmb_wrapper/FinalProject_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_wrapper.ngc ../FinalProject_microblaze_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_wrapper/FinalProject_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_clock_generator_0_wrapper.ngc
../FinalProject_clock_generator_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/clock_generator_0_wrapper/FinalProject_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd .. FinalProject_axi4lite_0_wrapper.ngc
../FinalProject_axi4lite_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/axi4lite_0_wrapper/FinalProject_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/FinalProject.ucf file.

Rebuilding cache ...

Total run time: 128.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn FinalProject_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt FinalProject.ngc
Release 14.7 - Xflow P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt
FinalProject.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation 

Using Flow File:
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation/
fpga.flw 
Using Option File(s): 
 /home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm FinalProject.bmm
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject.ngc" -uc FinalProject.ucf FinalProject.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6slx16csg324-3 -nt timestamp -bm FinalProject.bmm
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation/
FinalProject.ngc -uc FinalProject.ucf FinalProject.ngd

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject.ngc" ...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_debug_module_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_led_strip_controller_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "FinalProject.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /FinalProject/EXPANDED/FinalProject/axi4lite_0/axi4lite_0\/si_converter_bank\
   /gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0
   TNM = FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under
   block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "FinalProject.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "FinalProject.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  5 sec
Total CPU time to NGDBUILD completion:  1 min  5 sec

Writing NGDBUILD log file "FinalProject.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o FinalProject_map.ncd -w -pr b -ol high -timing -detail FinalProject.ngd
FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
Writing file FinalProject_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8ea814fb) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8ea814fb) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:aa20477b) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:2246d2d1) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2246d2d1) REAL time: 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:2246d2d1) REAL time: 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:2246d2d1) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2246d2d1) REAL time: 34 secs 

Phase 9.8  Global Placement
..............
......................................................................................................................................................................
.............................................................................................................................................................................................................
..........................................................................................................................................................................................................
............................................................................................................................................................................
Phase 9.8  Global Placement (Checksum:b1edcd74) REAL time: 1 mins 53 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b1edcd74) REAL time: 1 mins 53 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:51f3b7a) REAL time: 2 mins 14 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:51f3b7a) REAL time: 2 mins 14 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:56ca705e) REAL time: 2 mins 20 secs 

Total REAL time to Placer completion: 2 mins 21 secs 
Total CPU  time to Placer completion: 2 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 6,242 out of  18,224   34%
    Number used as Flip Flops:               2,779
    Number used as Latches:                  3,456
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,308 out of   9,112   47%
    Number used as logic:                    4,083 out of   9,112   44%
      Number using O6 output only:           3,466
      Number using O5 output only:             133
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     140 out of   2,176    6%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            76
        Number using O6 output only:            21
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     73
      Number with same-slice carry load:         7
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 2,187 out of   2,278   96%
  Number of MUXCYs used:                       584 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        7,895
    Number with an unused Flip Flop:         1,834 out of   7,895   23%
    Number with an unused LUT:               3,587 out of   7,895   45%
    Number of fully used LUT-FF pairs:       2,474 out of   7,895   31%
    Number of unique control sets:             305
    Number of slice register sites lost
      to control set restrictions:             515 out of  18,224    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     232    2%
    Number of LOCed IOBs:                        6 out of       6  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     248    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  326 MB
Total REAL time to MAP completion:  2 mins 30 secs 
Total CPU time to MAP completion:   2 mins 14 secs 

Mapping completed.
See MAP report file "FinalProject_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high FinalProject_map.ncd FinalProject.ncd FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: FinalProject.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,242 out of  18,224   34%
    Number used as Flip Flops:               2,779
    Number used as Latches:                  3,456
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,308 out of   9,112   47%
    Number used as logic:                    4,083 out of   9,112   44%
      Number using O6 output only:           3,466
      Number using O5 output only:             133
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     140 out of   2,176    6%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            76
        Number using O6 output only:            21
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     85
      Number with same-slice register load:     73
      Number with same-slice carry load:         7
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 2,187 out of   2,278   96%
  Number of MUXCYs used:                       584 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        7,895
    Number with an unused Flip Flop:         1,834 out of   7,895   23%
    Number with an unused LUT:               3,587 out of   7,895   45%
    Number of fully used LUT-FF pairs:       2,474 out of   7,895   31%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     232    2%
    Number of LOCed IOBs:                        6 out of       6  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     248    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 36747 unrouted;      REAL time: 13 secs 

Phase  2  : 31084 unrouted;      REAL time: 15 secs 

Phase  3  : 13901 unrouted;      REAL time: 1 mins 1 secs 

Phase  4  : 13901 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Updating file: FinalProject.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 41 secs 
Total REAL time to Router completion: 1 mins 41 secs 
Total CPU time to Router completion: 1 mins 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |  BUFGMUX_X2Y3| No   | 1043 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|led_strip_controller |              |      |      |            |             |
|_0/led_strip_control |              |      |      |            |             |
|ler_0/USER_LOGIC_I/u |              |      |      |            |             |
|ut/pixel_add[7]_PWR_ |              |      |      |            |             |
|49_o_LessThan_33_o_B |              |      |      |            |             |
|                 UFG | BUFGMUX_X3Y13| No   |  864 |  0.068     |  0.914      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   56 |  0.062     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.094     |  4.948      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.269ns|     9.731ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.227ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     4.786ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.564ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.293ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.186ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.731ns|            0|            0|            0|       462361|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.731ns|          N/A|            0|            0|       462361|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 44 secs 
Total CPU time to PAR completion: 1 mins 45 secs 

Peak Memory Usage:  258 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file FinalProject.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml FinalProject.twx FinalProject.ncd FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed
-3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml FinalProject.twx
FinalProject.ncd FinalProject.pcf


Design file:              FinalProject.ncd
Physical constraint file: FinalProject.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 462374 paths, 0 nets, and 22644 connections

Design statistics:
   Minimum period:   9.731ns (Maximum frequency: 102.764MHz)


Analysis completed Sun May 22 04:08:46 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 15 secs 


xflow done!
touch __xps/FinalProject_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/FinalProject.par
Analyzing implementation/FinalProject.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut FinalProject ; cd ..
Release 14.7 - Bitgen P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed
-3
Opened constraints file FinalProject.pcf.

Sun May 22 04:08:54 2016


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24' at 'RAMB16_X1Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25' at 'RAMB16_X1Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26' at 'RAMB16_X1Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27' at 'RAMB16_X1Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28' at 'RAMB16_X0Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29' at 'RAMB16_X0Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30' at 'RAMB16_X0Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31' at 'RAMB16_X0Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16' at 'RAMB16_X1Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17' at 'RAMB16_X1Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18' at 'RAMB16_X1Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19' at 'RAMB16_X1Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20' at 'RAMB16_X0Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21' at 'RAMB16_X0Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22' at 'RAMB16_X0Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23' at 'RAMB16_X0Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8' at 'RAMB16_X1Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9' at 'RAMB16_X1Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10' at 'RAMB16_X1Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12' at 'RAMB16_X0Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13' at 'RAMB16_X0Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14' at 'RAMB16_X0Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3' at 'RAMB16_X1Y0' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7' at 'RAMB16_X0Y2' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "FinalProject.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Sun May 22 04:09:46 2016
 make -f FinalProject.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sun May 22 04:21:51 2016
 make -f FinalProject.make simmodel started...
*********************************************
Creating behavioral simulation models...
*********************************************
simgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -m behavioral FinalProject.mhs

Release 14.7 - Simulation Model Generator Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/ -pe microblaze_0
bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -m behavioral
FinalProject.mhs 

MHS file              : /.../edk/FinalAttempt/FinalProject.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc6slx16csg324-3 [ spartan6 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/

Library Path (-lp):
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/


Simulation Model Generator started ...

Reading MHS file ...
lp : /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/

Reading MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm FinalProject_sim.bmm  -bd
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/bootloops/micro
blaze_0.elf tag microblaze_0  -bx
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/simulation/beha
vioral -u   -p xc6slx16csg324-3 

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

Done!

********************************************************************************
At Local date and time: Sun May 22 04:22:01 2016
 make -f FinalProject.make sim started...
cd simulation/behavioral ; \
	sh FinalProject_fuse.sh;
Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -incremental work.FinalProject work.glbl -prj FinalProject.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_FinalProject 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/parity.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/comparator.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_and.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_or.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux4.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/div_unit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pvr.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/result_mux.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/decode.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/address_hit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/debug.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/ram_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/icache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze.vhd" into library microblaze_v8_50_c
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/ledDriver_LedStrip.vhd" into library led_strip_controller_v1_00_a
Parsing VHDL file "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/ledDriver_LedStrip_top.vhd" into library led_strip_controller_v1_00_a
Parsing VHDL file "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" into library led_strip_controller_v1_00_a
Parsing VHDL file "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/led_strip_controller.vhd" into library led_strip_controller_v1_00_a
Parsing VHDL file "FinalProject_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "FinalProject_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "FinalProject_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "FinalProject_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "FinalProject_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "FinalProject_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "FinalProject_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "FinalProject_debug_module_wrapper.vhd" into library work
Parsing VHDL file "FinalProject_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "FinalProject_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "FinalProject_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "FinalProject_rs232_uart_1_wrapper.vhd" into library work
Parsing VHDL file "FinalProject_led_strip_controller_0_wrapper.vhd" into library work
Parsing VHDL file "FinalProject.vhd" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/debug.vhd" Line 1975: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:1330 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" Line 398: Function f_m_axilite has no return value assignment
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
Completed static elaboration
Fuse Memory Usage: 264096 KB
Fuse CPU Usage: 20570 ms
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module FinalProject_axi4lite_0_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity FinalProject_proc_sys_reset_0_wrapper [finalproject_proc_sys_reset_0_wr...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity FinalProject_microblaze_0_ilmb_wrapper [finalproject_microblaze_0_ilmb_w...]
Compiling package numeric_std
Compiling package lmb_bram_if_funcs
Compiling package std_logic_unsigned
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity FinalProject_microblaze_0_i_bram_ctrl_wrapper [finalproject_microblaze_0_i_bram...]
Compiling architecture structure of entity FinalProject_microblaze_0_dlmb_wrapper [finalproject_microblaze_0_dlmb_w...]
Compiling architecture structure of entity FinalProject_microblaze_0_d_bram_ctrl_wrapper [finalproject_microblaze_0_d_bram...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(1,1,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity FinalProject_microblaze_0_bram_block_wrapper [finalproject_microblaze_0_bram_b...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling package mmu_types
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture muxf7_v of entity MUXF7 [muxf7_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PC_Module_gti [\PC_Module_gti(spartan6,true,0,f...]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture imp of entity PreFetch_Buffer_gti [\PreFetch_Buffer_gti(true,sparta...]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity jump_logic [\jump_logic(spartan6)\]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture imp of entity Decode_gti [\Decode_gti(spartan6,true,('0','...]
Compiling architecture ram32m_v of entity RAM32M [\RAM32M("00000000000000000000000...]
Compiling architecture imp of entity Register_File_gti [\Register_File_gti(spartan6,"yes...]
Compiling architecture imp of entity Operand_Select_gti [\Operand_Select_gti(true,spartan...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("01100000011110101010011...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111101000001010")(0,15)\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(0,true,spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture imp of entity Shift_Logic_Module_gti [\Shift_Logic_Module_gti(true,tru...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture imp of entity Barrel_Shifter_gti [\Barrel_Shifter_gti(spartan6,tru...]
Compiling architecture imp of entity WB_Mux_Bit [\WB_Mux_Bit(spartan6,6,3)\]
Compiling architecture imp of entity WB_Mux [\WB_Mux(spartan6,false,false,fal...]
Compiling architecture imp of entity Zero_Detect_gti [\Zero_Detect_gti(spartan6)\]
Compiling architecture imp of entity Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(spartan...]
Compiling architecture imp of entity Data_Flow_Logic [\Data_Flow_Logic(spartan6,0,16)\]
Compiling architecture msr_reg of entity msr_reg_gti [\msr_reg_gti(spartan6,('0','0','...]
Compiling architecture imp of entity mux_bus [\mux_bus(spartan6,true,32)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000000")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture imp of entity exception_registers_gti [\exception_registers_gti(spartan...]
Compiling architecture imp of entity Fpu [\Fpu(spartan6,0,0,"yes")(1,3)\]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','1',...]
Compiling architecture imp of entity Data_Flow_gti [\Data_Flow_gti(32,spartan6,true,...]
Compiling architecture imp of entity read_data_mux [\read_data_mux(true,true,false)\]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture and2b1l_v of entity AND2B1L [and2b1l_default]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,f...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000011011")(15,0...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"001111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000111100...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity MMU [\MMU(spartan6,true,0,0,4,2,false...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core(0,100000000,0,0...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze(0,100000000,0,0,0,0,...]
Compiling architecture structure of entity FinalProject_microblaze_0_wrapper [finalproject_microblaze_0_wrappe...]
Compiling package family_support
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package attributes
Compiling package std_logic_misc
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity FinalProject_debug_module_wrapper [finalproject_debug_module_wrappe...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",10,0.0,1...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity FinalProject_clock_generator_0_wrapper [finalproject_clock_generator_0_w...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity FinalProject_axi_timer_0_wrapper [finalproject_axi_timer_0_wrapper...]
Compiling architecture rtl of entity baudrate [\baudrate(651)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",100000...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",1000000...]
Compiling architecture structure of entity FinalProject_rs232_uart_1_wrapper [finalproject_rs232_uart_1_wrappe...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','0','0','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','0','0','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','0','1','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','0','1','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','0','1','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','0','1','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','1','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','1','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','1','0','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','1','0','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','1','1','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','1','1','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','1','1','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('0','1','1','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','0','0','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','0','0','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','0','1','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','0','1','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','0','1','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','0','1','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','1','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','1','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','1','0','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','1','0','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','1','1','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','1','1','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','1','1','1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(5,5,('1','1','1','1',...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture behavioral of entity ledDriver_LedStrip [\ledDriver_LedStrip(100000000)\]
Compiling architecture behavioral of entity ledDriver_LedStrip_top [\ledDriver_LedStrip_top(143)\]
Compiling architecture imp of entity user_logic [\user_logic(32,32)\]
Compiling architecture imp of entity led_strip_controller [\led_strip_controller(32,32,('0'...]
Compiling architecture structure of entity FinalProject_led_strip_controller_0_wrapper [finalproject_led_strip_controlle...]
Compiling architecture structure of entity finalproject
Time Resolution for simulation is 100fs.
Waiting for 1 sub-compilation(s) to finish...
Compiled 502 VHDL Units
Compiled 38 Verilog Units
Built simulation executable isim_FinalProject
Fuse Memory Usage: 368108 KB
Fuse CPU Usage: 41290 ms
GCC CPU Usage: 218070 ms
cd simulation/behavioral ; \
	xterm -e ./isim_FinalProject -gui -tclbatch FinalProject_setup.tcl &
Done!

********************************************************************************
At Local date and time: Sun May 22 04:38:29 2016
 make -f FinalProject.make clean started...
rm -f implementation/FinalProject.ngc
rm -f implementation/FinalProject_proc_sys_reset_0_wrapper.ngc implementation/FinalProject_microblaze_0_ilmb_wrapper.ngc implementation/FinalProject_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/FinalProject_microblaze_0_dlmb_wrapper.ngc implementation/FinalProject_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/FinalProject_microblaze_0_bram_block_wrapper.ngc implementation/FinalProject_microblaze_0_wrapper.ngc implementation/FinalProject_debug_module_wrapper.ngc implementation/FinalProject_clock_generator_0_wrapper.ngc implementation/FinalProject_axi_timer_0_wrapper.ngc implementation/FinalProject_axi4lite_0_wrapper.ngc implementation/FinalProject_rs232_uart_1_wrapper.ngc implementation/FinalProject_led_strip_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/FinalProject.bmm
rm -rf implementation/cache
rm -f implementation/FinalProject.bit
rm -f implementation/FinalProject.ncd
rm -f implementation/FinalProject_bd.bmm 
rm -f implementation/FinalProject_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/FinalProject_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp FinalProject.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun May 22 04:38:40 2016
 make -f FinalProject.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs 

Parse
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 22 - Running XST synthesis
INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 42 - Running XST synthesis
INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 58 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - Running XST synthesis
INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Running XST synthesis
INSTANCE:debug_module -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 122 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:led_strip_controller_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1731 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 244: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "="
ERROR:HDLCompiler:1731 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "="
ERROR:HDLCompiler:69 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230: <clk> is not declared.
ERROR:HDLCompiler:187 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230: Actual  of formal s must be a signal
ERROR:HDLCompiler:69 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 228: <clk> is not declared.
ERROR:HDLCompiler:854 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 132: Unit <imp> ignored due to previous errors.

Running NGCBUILD ...
IPNAME:FinalProject_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_ilmb_wrapper.ngc
../FinalProject_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_ilmb_wrapper/FinalProject_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_dlmb_wrapper.ngc
../FinalProject_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_dlmb_wrapper/FinalProject_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_wrapper.ngc ../FinalProject_microblaze_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_wrapper/FinalProject_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_clock_generator_0_wrapper.ngc
../FinalProject_clock_generator_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/clock_generator_0_wrapper/FinalProject_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd .. FinalProject_axi4lite_0_wrapper.ngc
../FinalProject_axi4lite_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/axi4lite_0_wrapper/FinalProject_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/FinalProject.ucf file.

Rebuilding cache ...

Total run time: 106.00 seconds
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs 

Parse
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s ...

Read MPD definitions ...
Trying to terminate Process...
make: *** [implementation/FinalProject_led_strip_controller_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun May 22 04:41:17 2016
 make -f FinalProject.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs 

Parse
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 22 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 58 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 97 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 122 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 141 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running XST synthesis
INSTANCE:led_strip_controller_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:607 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166: Multiple declarations of unsigned included via multiple use clauses; none are made directly visible
ERROR:HDLCompiler:1731 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 245: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "="
ERROR:HDLCompiler:1731 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 234: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "="
ERROR:HDLCompiler:854 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 133: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/synthesis/pa
   rallel_run/xst_FinalProject_led_strip_controller_0_wrapper/FinalProject_led_s
   trip_controller_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/FinalProject.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/FinalProject_led_strip_controller_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun May 22 04:44:30 2016
 make -f FinalProject.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs 

Parse
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 22 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 58 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 97 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 122 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 141 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running XST synthesis
INSTANCE:led_strip_controller_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:607 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166: Multiple declarations of unsigned included via multiple use clauses; none are made directly visible
ERROR:HDLCompiler:1731 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 245: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "="
ERROR:HDLCompiler:1731 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 234: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "="
ERROR:HDLCompiler:854 - "/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/pcores/led_strip_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 133: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/synthesis/pa
   rallel_run/xst_FinalProject_led_strip_controller_0_wrapper/FinalProject_led_s
   trip_controller_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/FinalProject.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/FinalProject_led_strip_controller_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun May 22 04:46:56 2016
 make -f FinalProject.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs 

Parse
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 22 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 58 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 97 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 122 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 141 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running XST synthesis
INSTANCE:led_strip_controller_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:FinalProject_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_clock_generator_0_wrapper.ngc
../FinalProject_clock_generator_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/clock_generator_0_wrapper/FinalProject_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/FinalProject.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn FinalProject_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt FinalProject.ngc
Release 14.7 - Xflow P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt
FinalProject.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation 

Using Flow File:
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation/
fpga.flw 
Using Option File(s): 
 /home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm FinalProject.bmm
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject.ngc" -uc FinalProject.ucf FinalProject.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6slx16csg324-3 -nt timestamp -bm FinalProject.bmm
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation/
FinalProject.ngc -uc FinalProject.ucf FinalProject.ngd

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject.ngc" ...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_debug_module_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_led_strip_controller_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "FinalProject.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /FinalProject/EXPANDED/FinalProject/axi4lite_0/axi4lite_0\/si_converter_bank\
   /gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0
   TNM = FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under
   block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "FinalProject.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "FinalProject.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "FinalProject.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o FinalProject_map.ncd -w -pr b -ol high -timing -detail FinalProject.ngd
FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
Writing file FinalProject_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ddc49ea8) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ddc49ea8) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:3475f340) REAL time: 22 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:578b7bbd) REAL time: 28 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:578b7bbd) REAL time: 28 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:578b7bbd) REAL time: 28 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:578b7bbd) REAL time: 28 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:578b7bbd) REAL time: 28 secs 

Phase 9.8  Global Placement
...........
................................................................................................
......................................................................................................................................................
.................................................................................................................................................................................................................
...........................................................................
Phase 9.8  Global Placement (Checksum:5c537e72) REAL time: 1 mins 31 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5c537e72) REAL time: 1 mins 32 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:236b7857) REAL time: 1 mins 44 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:236b7857) REAL time: 1 mins 44 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d1963189) REAL time: 1 mins 45 secs 

Total REAL time to Placer completion: 1 mins 45 secs 
Total CPU  time to Placer completion: 1 mins 44 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 3,236 out of  18,224   17%
    Number used as Flip Flops:               2,797
    Number used as Latches:                    432
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,310 out of   9,112   47%
    Number used as logic:                    4,125 out of   9,112   45%
      Number using O6 output only:           3,474
      Number using O5 output only:             133
      Number using O5 and O6:                  518
      Number used as ROM:                        0
    Number used as Memory:                     140 out of   2,176    6%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            76
        Number using O6 output only:            21
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     45
      Number with same-slice register load:     33
      Number with same-slice carry load:         8
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 1,504 out of   2,278   66%
  Number of MUXCYs used:                       588 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        5,080
    Number with an unused Flip Flop:         2,046 out of   5,080   40%
    Number with an unused LUT:                 770 out of   5,080   15%
    Number of fully used LUT-FF pairs:       2,264 out of   5,080   44%
    Number of unique control sets:             304
    Number of slice register sites lost
      to control set restrictions:           1,241 out of  18,224    6%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     232    2%
    Number of LOCed IOBs:                        6 out of       6  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     248    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.97

Peak Memory Usage:  312 MB
Total REAL time to MAP completion:  1 mins 50 secs 
Total CPU time to MAP completion:   1 mins 49 secs 

Mapping completed.
See MAP report file "FinalProject_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high FinalProject_map.ncd FinalProject.ncd FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: FinalProject.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,236 out of  18,224   17%
    Number used as Flip Flops:               2,797
    Number used as Latches:                    432
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,310 out of   9,112   47%
    Number used as logic:                    4,125 out of   9,112   45%
      Number using O6 output only:           3,474
      Number using O5 output only:             133
      Number using O5 and O6:                  518
      Number used as ROM:                        0
    Number used as Memory:                     140 out of   2,176    6%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            76
        Number using O6 output only:            21
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     45
      Number with same-slice register load:     33
      Number with same-slice carry load:         8
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 1,504 out of   2,278   66%
  Number of MUXCYs used:                       588 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        5,080
    Number with an unused Flip Flop:         2,046 out of   5,080   40%
    Number with an unused LUT:                 770 out of   5,080   15%
    Number of fully used LUT-FF pairs:       2,264 out of   5,080   44%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     232    2%
    Number of LOCed IOBs:                        6 out of       6  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     248    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 32417 unrouted;      REAL time: 10 secs 

Phase  2  : 27419 unrouted;      REAL time: 12 secs 

Phase  3  : 13975 unrouted;      REAL time: 37 secs 

Phase  4  : 13975 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Updating file: FinalProject.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 
Total REAL time to Router completion: 1 mins 14 secs 
Total CPU time to Router completion: 1 mins 15 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |  BUFGMUX_X2Y3| No   | 1044 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   64 |  0.047     |  0.898      |
+---------------------+--------------+------+------+------------+-------------+
|led_strip_controller |              |      |      |            |             |
|_0/led_strip_control |              |      |      |            |             |
|ler_0/USER_LOGIC_I/u |              |      |      |            |             |
|ut/pixel_add[7]_PWR_ |              |      |      |            |             |
|49_o_LessThan_33_o_B |              |      |      |            |             |
|                 UFG | BUFGMUX_X3Y13| No   |  144 |  0.067     |  0.913      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  1.851     |  3.454      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.081ns|     9.919ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.319ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.068ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.581ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.723ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.679ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.919ns|            0|            0|            0|       465123|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.919ns|          N/A|            0|            0|       465123|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 17 secs 
Total CPU time to PAR completion: 1 mins 18 secs 

Peak Memory Usage:  250 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file FinalProject.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml FinalProject.twx FinalProject.ncd FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed
-3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml FinalProject.twx
FinalProject.ncd FinalProject.pcf


Design file:              FinalProject.ncd
Physical constraint file: FinalProject.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 465136 paths, 0 nets, and 22697 connections

Design statistics:
   Minimum period:   9.919ns (Maximum frequency: 100.817MHz)


Analysis completed Sun May 22 04:52:59 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/FinalProject_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/FinalProject.par
Analyzing implementation/FinalProject.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut FinalProject ; cd ..
Release 14.7 - Bitgen P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed
-3
Opened constraints file FinalProject.pcf.

Sun May 22 04:53:06 2016


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27' at 'RAMB16_X1Y0' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28' at 'RAMB16_X1Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29' at 'RAMB16_X1Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30' at 'RAMB16_X1Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31' at 'RAMB16_X1Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16' at 'RAMB16_X1Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17' at 'RAMB16_X1Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18' at 'RAMB16_X1Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19' at 'RAMB16_X1Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20' at 'RAMB16_X1Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21' at 'RAMB16_X1Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22' at 'RAMB16_X1Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23' at 'RAMB16_X0Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8' at 'RAMB16_X0Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9' at 'RAMB16_X0Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12' at 'RAMB16_X0Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13' at 'RAMB16_X0Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14' at 'RAMB16_X0Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15' at 'RAMB16_X0Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4' at 'RAMB16_X0Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5' at 'RAMB16_X0Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6' at 'RAMB16_X0Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7' at 'RAMB16_X0Y14' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "FinalProject.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Sun May 22 04:54:07 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd bootloops/microblaze_0.elf tag microblaze_0
 -o b implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 04:55:00 2016
 make -f FinalProject.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sun May 22 04:55:51 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 04:56:27 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 04:57:07 2016
 make -f FinalProject.make clean started...
rm -f implementation/FinalProject.ngc
rm -f implementation/FinalProject_proc_sys_reset_0_wrapper.ngc implementation/FinalProject_microblaze_0_ilmb_wrapper.ngc implementation/FinalProject_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/FinalProject_microblaze_0_dlmb_wrapper.ngc implementation/FinalProject_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/FinalProject_microblaze_0_bram_block_wrapper.ngc implementation/FinalProject_microblaze_0_wrapper.ngc implementation/FinalProject_debug_module_wrapper.ngc implementation/FinalProject_clock_generator_0_wrapper.ngc implementation/FinalProject_axi_timer_0_wrapper.ngc implementation/FinalProject_axi4lite_0_wrapper.ngc implementation/FinalProject_rs232_uart_1_wrapper.ngc implementation/FinalProject_led_strip_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/FinalProject.bmm
rm -rf implementation/cache
rm -f implementation/FinalProject.bit
rm -f implementation/FinalProject.ncd
rm -f implementation/FinalProject_bd.bmm 
rm -f implementation/FinalProject_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/FinalProject_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp FinalProject.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun May 22 04:57:12 2016
 make -f FinalProject.make download started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs 

Parse
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 22 - Running XST synthesis
INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 42 - Running XST synthesis
INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 58 - Running XST synthesis
INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - Running XST synthesis
INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 122 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:led_strip_controller_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:FinalProject_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_ilmb_wrapper.ngc
../FinalProject_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_ilmb_wrapper/FinalProject_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_dlmb_wrapper.ngc
../FinalProject_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_dlmb_wrapper/FinalProject_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_wrapper.ngc ../FinalProject_microblaze_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_wrapper/FinalProject_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_clock_generator_0_wrapper.ngc
../FinalProject_clock_generator_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/clock_generator_0_wrapper/FinalProject_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd .. FinalProject_axi4lite_0_wrapper.ngc
../FinalProject_axi4lite_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/axi4lite_0_wrapper/FinalProject_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/FinalProject.ucf file.

Rebuilding cache ...

Total run time: 123.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn FinalProject_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt FinalProject.ngc
Release 14.7 - Xflow P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt
FinalProject.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation 

Using Flow File:
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation/
fpga.flw 
Using Option File(s): 
 /home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm FinalProject.bmm
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject.ngc" -uc FinalProject.ucf FinalProject.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6slx16csg324-3 -nt timestamp -bm FinalProject.bmm
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation/
FinalProject.ngc -uc FinalProject.ucf FinalProject.ngd

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject.ngc" ...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_debug_module_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_led_strip_controller_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "FinalProject.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /FinalProject/EXPANDED/FinalProject/axi4lite_0/axi4lite_0\/si_converter_bank\
   /gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0
   TNM = FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under
   block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "FinalProject.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "FinalProject.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "FinalProject.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o FinalProject_map.ncd -w -pr b -ol high -timing -detail FinalProject.ngd
FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
Writing file FinalProject_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e70e48c9) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e70e48c9) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9d51fd31) REAL time: 21 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b9a4a3ea) REAL time: 27 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b9a4a3ea) REAL time: 27 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b9a4a3ea) REAL time: 27 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b9a4a3ea) REAL time: 27 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b9a4a3ea) REAL time: 27 secs 

Phase 9.8  Global Placement
...........
............................
.................................................................................................................................................................................................................................
...................................................................................................................................................................................................................................................
................................................................................
Phase 9.8  Global Placement (Checksum:28dddf26) REAL time: 1 mins 44 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:28dddf26) REAL time: 1 mins 44 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:db006465) REAL time: 1 mins 57 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:db006465) REAL time: 1 mins 57 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:73392be2) REAL time: 1 mins 58 secs 

Total REAL time to Placer completion: 1 mins 58 secs 
Total CPU  time to Placer completion: 1 mins 58 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 3,235 out of  18,224   17%
    Number used as Flip Flops:               2,796
    Number used as Latches:                    432
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,313 out of   9,112   47%
    Number used as logic:                    4,122 out of   9,112   45%
      Number using O6 output only:           3,469
      Number using O5 output only:             134
      Number using O5 and O6:                  519
      Number used as ROM:                        0
    Number used as Memory:                     140 out of   2,176    6%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            76
        Number using O6 output only:            21
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     51
      Number with same-slice register load:     38
      Number with same-slice carry load:         8
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 1,670 out of   2,278   73%
  Number of MUXCYs used:                       588 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        5,317
    Number with an unused Flip Flop:         2,284 out of   5,317   42%
    Number with an unused LUT:               1,004 out of   5,317   18%
    Number of fully used LUT-FF pairs:       2,029 out of   5,317   38%
    Number of unique control sets:             304
    Number of slice register sites lost
      to control set restrictions:           1,242 out of  18,224    6%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     232    2%
    Number of LOCed IOBs:                        6 out of       6  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     248    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.97

Peak Memory Usage:  312 MB
Total REAL time to MAP completion:  2 mins 3 secs 
Total CPU time to MAP completion:   2 mins 3 secs 

Mapping completed.
See MAP report file "FinalProject_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high FinalProject_map.ncd FinalProject.ncd FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: FinalProject.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,235 out of  18,224   17%
    Number used as Flip Flops:               2,796
    Number used as Latches:                    432
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,313 out of   9,112   47%
    Number used as logic:                    4,122 out of   9,112   45%
      Number using O6 output only:           3,469
      Number using O5 output only:             134
      Number using O5 and O6:                  519
      Number used as ROM:                        0
    Number used as Memory:                     140 out of   2,176    6%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            76
        Number using O6 output only:            21
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     51
      Number with same-slice register load:     38
      Number with same-slice carry load:         8
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 1,670 out of   2,278   73%
  Number of MUXCYs used:                       588 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        5,317
    Number with an unused Flip Flop:         2,284 out of   5,317   42%
    Number with an unused LUT:               1,004 out of   5,317   18%
    Number of fully used LUT-FF pairs:       2,029 out of   5,317   38%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     232    2%
    Number of LOCed IOBs:                        6 out of       6  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     248    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 32418 unrouted;      REAL time: 10 secs 

Phase  2  : 27422 unrouted;      REAL time: 11 secs 

Phase  3  : 13316 unrouted;      REAL time: 36 secs 

Phase  4  : 13316 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Updating file: FinalProject.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 
Total REAL time to Router completion: 1 mins 6 secs 
Total CPU time to Router completion: 1 mins 7 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |  BUFGMUX_X2Y3| No   | 1060 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   63 |  0.061     |  0.909      |
+---------------------+--------------+------+------+------------+-------------+
|led_strip_controller |              |      |      |            |             |
|_0/led_strip_control |              |      |      |            |             |
|ler_0/USER_LOGIC_I/u |              |      |      |            |             |
|ut/pixel_add[7]_PWR_ |              |      |      |            |             |
|49_o_LessThan_33_o_B |              |      |      |            |             |
|                 UFG | BUFGMUX_X3Y13| No   |  144 |  0.058     |  0.909      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  1.908     |  3.299      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.140ns|     9.860ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.221ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.771ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.588ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.513ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.582ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.860ns|            0|            0|            0|       465046|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.860ns|          N/A|            0|            0|       465046|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 8 secs 
Total CPU time to PAR completion: 1 mins 10 secs 

Peak Memory Usage:  251 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file FinalProject.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml FinalProject.twx FinalProject.ncd FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed
-3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml FinalProject.twx
FinalProject.ncd FinalProject.pcf


Design file:              FinalProject.ncd
Physical constraint file: FinalProject.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 465059 paths, 0 nets, and 22711 connections

Design statistics:
   Minimum period:   9.860ns (Maximum frequency: 101.420MHz)


Analysis completed Sun May 22 05:04:17 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/FinalProject_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/FinalProject.par
Analyzing implementation/FinalProject.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut FinalProject ; cd ..
Release 14.7 - Bitgen P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed
-3
Opened constraints file FinalProject.pcf.

Sun May 22 05:04:24 2016


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28' at 'RAMB16_X1Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29' at 'RAMB16_X1Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30' at 'RAMB16_X1Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31' at 'RAMB16_X1Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16' at 'RAMB16_X1Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17' at 'RAMB16_X1Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18' at 'RAMB16_X1Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19' at 'RAMB16_X1Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20' at 'RAMB16_X1Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21' at 'RAMB16_X1Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22' at 'RAMB16_X1Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23' at 'RAMB16_X0Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8' at 'RAMB16_X0Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9' at 'RAMB16_X0Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12' at 'RAMB16_X0Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13' at 'RAMB16_X0Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14' at 'RAMB16_X0Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15' at 'RAMB16_X0Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2' at 'RAMB16_X1Y0' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4' at 'RAMB16_X0Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5' at 'RAMB16_X0Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6' at 'RAMB16_X0Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7' at 'RAMB16_X0Y14' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "FinalProject.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:05:28 2016
 make -f FinalProject.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sun May 22 05:05:43 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:06:04 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:06:33 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      5 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:07:08 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:09:06 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:10:05 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:10:52 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:12:38 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:16:26 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:17:01 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      5 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:18:19 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      5 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:18:45 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:19:16 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:19:41 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:20:01 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:20:51 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:21:27 2016
 make -f FinalProject.make clean started...
rm -f implementation/FinalProject.ngc
rm -f implementation/FinalProject_proc_sys_reset_0_wrapper.ngc implementation/FinalProject_microblaze_0_ilmb_wrapper.ngc implementation/FinalProject_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/FinalProject_microblaze_0_dlmb_wrapper.ngc implementation/FinalProject_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/FinalProject_microblaze_0_bram_block_wrapper.ngc implementation/FinalProject_microblaze_0_wrapper.ngc implementation/FinalProject_debug_module_wrapper.ngc implementation/FinalProject_clock_generator_0_wrapper.ngc implementation/FinalProject_axi_timer_0_wrapper.ngc implementation/FinalProject_axi4lite_0_wrapper.ngc implementation/FinalProject_rs232_uart_1_wrapper.ngc implementation/FinalProject_led_strip_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/FinalProject.bmm
rm -rf implementation/cache
rm -f implementation/FinalProject.bit
rm -f implementation/FinalProject.ncd
rm -f implementation/FinalProject_bd.bmm 
rm -f implementation/FinalProject_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/FinalProject_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp FinalProject.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun May 22 05:21:34 2016
 make -f FinalProject.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst -parallel yes FinalProject.mhs 

Parse
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 22 - Running XST synthesis
INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 42 - Running XST synthesis
INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 58 - Running XST synthesis
INSTANCE:microblaze_0_bram_block -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 67 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Running XST synthesis
INSTANCE:debug_module -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 122 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:led_strip_controller_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:FinalProject_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_ilmb_wrapper.ngc
../FinalProject_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_ilmb_wrapper/FinalProject_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 51 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_dlmb_wrapper.ngc
../FinalProject_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_dlmb_wrapper/FinalProject_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_microblaze_0_wrapper.ngc ../FinalProject_microblaze_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/microblaze_0_wrapper/FinalProject_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd ..
FinalProject_clock_generator_0_wrapper.ngc
../FinalProject_clock_generator_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/clock_generator_0_wrapper/FinalProject_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../FinalProject_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:FinalProject_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/FinalProject.mh
s line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx16csg324-3 -intstyle silent -i -sd .. FinalProject_axi4lite_0_wrapper.ngc
../FinalProject_axi4lite_0_wrapper

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/axi4lite_0_wrapper/FinalProject_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../FinalProject_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../FinalProject_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/FinalProject.ucf file.

Rebuilding cache ...

Total run time: 120.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn FinalProject_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt FinalProject.ngc
Release 14.7 - Xflow P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt
FinalProject.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation 

Using Flow File:
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation/
fpga.flw 
Using Option File(s): 
 /home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm FinalProject.bmm
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject.ngc" -uc FinalProject.ucf FinalProject.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6slx16csg324-3 -nt timestamp -bm FinalProject.bmm
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation/
FinalProject.ngc -uc FinalProject.ucf FinalProject.ngd

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject.ngc" ...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_debug_module_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_led_strip_controller_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FinalAttempt/implementation
/FinalProject_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "FinalProject.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /FinalProject/EXPANDED/FinalProject/axi4lite_0/axi4lite_0\/si_converter_bank\
   /gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0
   TNM = FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under
   block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "FinalProject.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "FinalProject.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  1 sec

Writing NGDBUILD log file "FinalProject.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o FinalProject_map.ncd -w -pr b -ol high -timing -detail FinalProject.ngd
FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
Writing file FinalProject_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:49c5f54d) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:49c5f54d) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:74dc776d) REAL time: 24 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b8834b3b) REAL time: 30 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b8834b3b) REAL time: 30 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b8834b3b) REAL time: 30 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b8834b3b) REAL time: 30 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b8834b3b) REAL time: 30 secs 

Phase 9.8  Global Placement
............
.............................................................................................................
............................................................................................................................................................................................................
...............................................................................................................................................................................................................
............................................
Phase 9.8  Global Placement (Checksum:9501a49f) REAL time: 1 mins 34 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9501a49f) REAL time: 1 mins 34 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:8f73ac28) REAL time: 1 mins 53 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:8f73ac28) REAL time: 1 mins 53 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d79d1fdc) REAL time: 1 mins 54 secs 

Total REAL time to Placer completion: 1 mins 54 secs 
Total CPU  time to Placer completion: 1 mins 54 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 6,234 out of  18,224   34%
    Number used as Flip Flops:               2,771
    Number used as Latches:                  3,456
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,230 out of   9,112   46%
    Number used as logic:                    4,012 out of   9,112   44%
      Number using O6 output only:           3,387
      Number using O5 output only:             133
      Number using O5 and O6:                  492
      Number used as ROM:                        0
    Number used as Memory:                     140 out of   2,176    6%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            76
        Number using O6 output only:            21
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     78
      Number with same-slice register load:     67
      Number with same-slice carry load:         7
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 2,198 out of   2,278   96%
  Number of MUXCYs used:                       584 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        7,881
    Number with an unused Flip Flop:         1,818 out of   7,881   23%
    Number with an unused LUT:               3,651 out of   7,881   46%
    Number of fully used LUT-FF pairs:       2,412 out of   7,881   30%
    Number of unique control sets:             305
    Number of slice register sites lost
      to control set restrictions:             515 out of  18,224    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     232    2%
    Number of LOCed IOBs:                        6 out of       6  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     248    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.99

Peak Memory Usage:  326 MB
Total REAL time to MAP completion:  2 mins 1 secs 
Total CPU time to MAP completion:   2 mins 

Mapping completed.
See MAP report file "FinalProject_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high FinalProject_map.ncd FinalProject.ncd FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: FinalProject.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,234 out of  18,224   34%
    Number used as Flip Flops:               2,771
    Number used as Latches:                  3,456
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,230 out of   9,112   46%
    Number used as logic:                    4,012 out of   9,112   44%
      Number using O6 output only:           3,387
      Number using O5 output only:             133
      Number using O5 and O6:                  492
      Number used as ROM:                        0
    Number used as Memory:                     140 out of   2,176    6%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            76
        Number using O6 output only:            21
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     78
      Number with same-slice register load:     67
      Number with same-slice carry load:         7
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 2,198 out of   2,278   96%
  Number of MUXCYs used:                       584 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        7,881
    Number with an unused Flip Flop:         1,818 out of   7,881   23%
    Number with an unused LUT:               3,651 out of   7,881   46%
    Number of fully used LUT-FF pairs:       2,412 out of   7,881   30%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     232    2%
    Number of LOCed IOBs:                        6 out of       6  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     248    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 36531 unrouted;      REAL time: 11 secs 

Phase  2  : 30858 unrouted;      REAL time: 13 secs 

Phase  3  : 13898 unrouted;      REAL time: 56 secs 

Phase  4  : 13899 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 

Updating file: FinalProject.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 36 secs 
Total REAL time to Router completion: 1 mins 36 secs 
Total CPU time to Router completion: 1 mins 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |  BUFGMUX_X2Y3| No   | 1041 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|led_strip_controller |              |      |      |            |             |
|_0/led_strip_control |              |      |      |            |             |
|ler_0/USER_LOGIC_I/u |              |      |      |            |             |
|ut/pixel_add[7]_PWR_ |              |      |      |            |             |
|49_o_LessThan_33_o_B |              |      |      |            |             |
|                 UFG | BUFGMUX_X3Y13| No   |  864 |  0.068     |  0.914      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   59 |  0.059     |  0.907      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  2.972     |  3.968      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.083ns|     9.917ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.226ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.320ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.598ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.579ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     4.028ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.917ns|            0|            0|            0|       464314|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.917ns|          N/A|            0|            0|       464314|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 39 secs 
Total CPU time to PAR completion: 1 mins 42 secs 

Peak Memory Usage:  257 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file FinalProject.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml FinalProject.twx FinalProject.ncd FinalProject.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed
-3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml FinalProject.twx
FinalProject.ncd FinalProject.pcf


Design file:              FinalProject.ncd
Physical constraint file: FinalProject.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 464327 paths, 0 nets, and 22416 connections

Design statistics:
   Minimum period:   9.917ns (Maximum frequency: 100.837MHz)


Analysis completed Sun May 22 05:29:10 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/FinalProject_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/FinalProject.par
Analyzing implementation/FinalProject.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut FinalProject ; cd ..
Release 14.7 - Bitgen P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "FinalProject" is an NCD, version 3.2, device xc6slx16, package csg324, speed
-3
Opened constraints file FinalProject.pcf.

Sun May 22 05:29:18 2016


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24' at 'RAMB16_X1Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25' at 'RAMB16_X1Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26' at 'RAMB16_X1Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27' at 'RAMB16_X1Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28' at 'RAMB16_X1Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29' at 'RAMB16_X1Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30' at 'RAMB16_X1Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31' at 'RAMB16_X1Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16' at 'RAMB16_X1Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18' at 'RAMB16_X1Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23' at 'RAMB16_X1Y0' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8' at 'RAMB16_X0Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9' at 'RAMB16_X1Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10' at 'RAMB16_X0Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11' at 'RAMB16_X0Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12' at 'RAMB16_X0Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13' at 'RAMB16_X0Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14' at 'RAMB16_X0Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15' at 'RAMB16_X0Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0' at 'RAMB16_X0Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4' at 'RAMB16_X0Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6' at 'RAMB16_X0Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7' at 'RAMB16_X0Y16' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "FinalProject.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Sun May 22 05:33:30 2016
 make -f FinalProject.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sun May 22 05:33:51 2016
 make -f FinalProject.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:34:18 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:35:57 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:37:20 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      5 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:40:06 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:43:38 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:44:23 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:44:54 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:53:46 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 05:54:38 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done'1': Programmed successfully.
.
Elapsed time =      5 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 06:04:55 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....do'1': Programmed successfully.
ne.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun May 22 06:10:21 2016
 make -f FinalProject.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx16csg324-3 FinalProject.mhs -lp /home/bee/Nexys3_BSB_Support_v_2_8/Nexys3_AXI_BSB_Support/lib/  -pe microblaze_0 ../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf \
	-bt implementation/FinalProject.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File FinalProject.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x76a00000-0x76a0ffff) led_strip_controller_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/FinalProject_bd -p xc6slx16csg324-3 -bt
implementation/FinalProject.bit  -bd
../../SDK/FinalProjectSDK/Debug/FinalProjectSDK.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Nexys3", SN:210182454860
INFO:iMPACT - Digilent Plugin: User Name: Nexys3
INFO:iMPACT - Digilent Plugin: Product Name: Nexys3
INFO:iMPACT - Digilent Plugin: Serial Number: 210182454860
INFO:iMPACT - Digilent Plugin: Product ID: 00D0010D
INFO:iMPACT - Digilent Plugin: Firmware Version: 0306
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 1600000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx16, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx16.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx16 successfully.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!
