C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE MAIN
OBJECT MODULE PLACED IN main.OBJ
COMPILER INVOKED BY: C:\Keil\C51\BIN\C51.exe main.c DB OE BR INTVECTOR(0X90) INTERVAL(3) LARGE NOAREGS DEBUG OBJECTEXTEN
                    -D SB DF(CLK_FREQUENCY=24,C_DERIVATIVE_C8051F5x) OR CD LC LARGE OT(5,SPEED) INCDIR(c:\SiLabs\MCU\Inc;D:\FPM_Tools\micom_d
                    -iag\mcnex_diagnostic\CANGEN_MCNEX;D:\FPM_Tools\micom_diag\mcnex_diagnostic\CanBSW)

line level    source

   1          /****************************************************************************
   2          * NAME: main.c
   3          *----------------------------------------------------------------------------
   4          * Copyright (c) MCNEX Inc.
   5          *----------------------------------------------------------------------------
   6          * CREATED_BY: Jung Gu Seo
   7          * CREATION_DATE: 2011/03/14
   8          * $Author: dglee $
   9          * $Revision: 1.0 $
  10          * $Date: 2011/03/14 $
  11          *----------------------------------------------------------------------------
  12          * PURPOSE:
  13          * - 
  14          *****************************************************************************/
  15          
  16          /*_____ I N C L U D E __________________________________________*/
  17          /*_____ I N C L U D E __________________________________________*/
  18          #include "compiler_defs.h"
   1      =1  //-----------------------------------------------------------------------------
   2      =1  // compiler_defs.h
   3      =1  //-----------------------------------------------------------------------------
   4      =1  // Portions of this file are copyright Maarten Brock
   5      =1  // http://sdcc.sourceforge.net
   6      =1  // Portions of this file are copyright 2010, Silicon Laboratories, Inc.
   7      =1  // http://www.silabs.com
   8      =1  //
   9      =1  // GNU LGPL boilerplate:
  10      =1  /** This library is free software; you can redistribute it and/or
  11      =1    * modify it under the terms of the GNU Lesser General Public
  12      =1    * License as published by the Free Software Foundation; either
  13      =1    * version 2.1 of the License, or (at your option) any later version.
  14      =1    *
  15      =1    * This library is distributed in the hope that it will be useful,
  16      =1    * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17      =1    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18      =1    * Lesser General Public License for more details.
  19      =1    *
  20      =1    * You should have received a copy of the GNU Lesser General Public
  21      =1    * License along with this library; if not, write to the Free Software
  22      =1    * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
  23      =1    *
  24      =1    * In other words, you are welcome to use, share and improve this program.
  25      =1    * You are forbidden to forbid anyone else to use, share and improve
  26      =1    * what you give them. Help stamp out software-hoarding!
  27      =1  **/
  28      =1  // Program Description:
  29      =1  //
  30      =1  // **Important Note**: This header file should be included before including
  31      =1  // a device-specific header file such as C8051F300_defs.h.
  32      =1  //
  33      =1  // Macro definitions to accomodate 8051 compiler differences in specifying
  34      =1  // special function registers and other 8051-specific features such as NOP
  35      =1  // generation, and locating variables in memory-specific segments.  The
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 2   

  36      =1  // compilers are identified by their unique predefined macros. See also:
  37      =1  // http://predef.sourceforge.net/precomp.html
  38      =1  //
  39      =1  // SBIT and SFR define special bit and special function registers at the given
  40      =1  // address. SFR16 and SFR32 define sfr combinations at adjacent addresses in
  41      =1  // little-endian format. SFR16E and SFR32E define sfr combinations without
  42      =1  // prerequisite byte order or adjacency. None of these multi-byte sfr
  43      =1  // combinations will guarantee the order in which they are accessed when read
  44      =1  // or written.
  45      =1  //
  46      =1  // SFR16X and SFR32X for 16 bit and 32 bit xdata registers are not defined
  47      =1  // to avoid portability issues because of compiler endianness.
  48      =1  //
  49      =1  // Example:
  50      =1  // // my_mcu.c: main 'c' file for my mcu
  51      =1  // #include <compiler_defs.h>  // this file
  52      =1  // #include <C8051xxxx_defs.h> // SFR definitions for specific MCU target
  53      =1  //
  54      =1  // SBIT  (P0_1, 0x80, 1);      // Port 0 pin 1
  55      =1  // SFR   (P0, 0x80);           // Port 0
  56      =1  // SFRX  (CPUCS, 0xE600);      // Cypress FX2 Control and Status register in
  57      =1  //                             // xdata memory at 0xE600
  58      =1  // SFR16 (TMR2, 0xCC);         // Timer 2, lsb at 0xCC, msb at 0xCD
  59      =1  // SFR16E(TMR0, 0x8C8A);       // Timer 0, lsb at 0x8A, msb at 0x8C
  60      =1  // SFR32 (MAC0ACC, 0x93);      // SiLabs C8051F120 32 bits MAC0 Accumulator,
  61      =1  //                             // lsb at 0x93, msb at 0x96
  62      =1  // SFR32E(SUMR, 0xE5E4E3E2);   // TI MSC1210 SUMR 32 bits Summation register,
  63      =1  //                             // lsb at 0xE2, msb at 0xE5
  64      =1  //
  65      =1  // Target:         C8051xxxx
  66      =1  // Tool chain:     Generic
  67      =1  // Command Line:   None
  68      =1  // 
  69      =1  // Release 2.6 - 14 DEC 2012 (GO)
  70      =1  //        -Added define for deprecated SDCC keyword 'at'
  71      =1  // Release 2.5 - 12 SEP 2012 (TP)
  72      =1  //    -Added defines for deprecated SDCC keywords bit and code
  73      =1  // Release 2.4 - 27 AUG 2012 (TP)
  74      =1  //    -Added defines for deprecated SDCC keywords interrupt, _asm, and _endasm
  75      =1  // Release 2.3 - 27 MAY 2010 (DM)
  76      =1  //    -Removed 'LOCATED_VARIABLE' pragma from Keil because it is not supported
  77      =1  // Release 2.2 - 06 APR 2010 (ES)
  78      =1  //    -Removed 'PATHINCLUDE' pragma from Raisonance section
  79      =1  // Release 2.1 - 16 JUL 2009 (ES)
  80      =1  //    -Added SEGMENT_POINTER macro definitions for SDCC, Keil, and Raisonance
  81      =1  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for Raisonance
  82      =1  // Release 2.0 - 19 MAY 2009 (ES)
  83      =1  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for SDCC and Keil
  84      =1  // Release 1.9 - 23 OCT 2008 (ES)
  85      =1  //    -Updated Hi-Tech INTERRUPT and INTERRUPT_USING macro definitions
  86      =1  //    -Added SFR16 macro defintion for Hi-Tech
  87      =1  // Release 1.8 - 31 JUL 2008 (ES)
  88      =1  //    -Added INTERRUPT_USING and FUNCTION_USING macro's
  89      =1  //    -Added macro's for IAR
  90      =1  //    -Corrected Union definitions for Hi-Tech and added SFR16 macro defintion
  91      =1  // Release 1.7 - 11 SEP 2007 (BW)
  92      =1  //    -Added support for Raisonance EVAL 03.03.42 and Tasking Eval 7.2r1
  93      =1  // Release 1.6 - 27 AUG 2007 (BW)
  94      =1  //    -Updated copyright notice per agreement with Maartin Brock
  95      =1  //    -Added SDCC 2.7.0 "compiler.h" bug fixes
  96      =1  //    -Added memory segment defines (SEG_XDATA, for example)
  97      =1  // Release 1.5 - 24 AUG 2007 (BW)
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 3   

  98      =1  //    -Added support for NOP () macro
  99      =1  //    -Added support for Hi-Tech ver 9.01
 100      =1  // Release 1.4 - 07 AUG 2007 (PKC)
 101      =1  //    -Removed FID and fixed formatting.
 102      =1  // Release 1.3 - 30 SEP 2007 (TP)
 103      =1  //    -Added INTERRUPT_PROTO_USING to properly support ISR context switching
 104      =1  //     under SDCC.
 105      =1  // Release 1.2 - (BW)
 106      =1  //    -Added support for U8,U16,U32,S8,S16,S32,UU16,UU32 data types
 107      =1  // Release 1.1 - (BW)
 108      =1  //    -Added support for INTERRUPT, INTERRUPT_USING, INTERRUPT_PROTO,
 109      =1  //     SEGMENT_VARIABLE, VARIABLE_SEGMENT_POINTER,
 110      =1  //     SEGMENT_VARIABLE_SEGMENT_POINTER, and LOCATED_VARIABLE
 111      =1  // Release 1.0 - 29 SEP 2006 (PKC)
 112      =1  //    -Initial revision
 113      =1  
 114      =1  //-----------------------------------------------------------------------------
 115      =1  // Header File Preprocessor Directive
 116      =1  //-----------------------------------------------------------------------------
 117      =1  
 118      =1  #ifndef COMPILER_DEFS_H
 119      =1  #define COMPILER_DEFS_H
 120      =1  
 121      =1  //-----------------------------------------------------------------------------
 122      =1  // Macro definitions
 123      =1  //-----------------------------------------------------------------------------
 124      =1  
 125      =1  // SDCC - Small Device C Compiler
 126      =1  // http://sdcc.sourceforge.net
 127      =1  
 128      =1  #if defined SDCC
           =1 
           =1 #if (SDCC >= 300)
           =1 
           =1 #define interrupt __interrupt
           =1 #define _asm __asm
           =1 #define _endasm __endasm
           =1 #define bit __bit
           =1 #define code __code
           =1 #define at __at
           =1 
           =1 #endif
           =1 
           =1 # define SEG_GENERIC
           =1 # define SEG_FAR   __xdata
           =1 # define SEG_DATA  __data
           =1 # define SEG_NEAR  __data
           =1 # define SEG_IDATA __idata
           =1 # define SEG_XDATA __xdata
           =1 # define SEG_PDATA __pdata
           =1 # define SEG_CODE  __code
           =1 # define SEG_BDATA __bdata
           =1 
           =1 # define SBIT(name, addr, bit)  __sbit  __at(addr+bit)                  name
           =1 # define SFR(name, addr)        __sfr   __at(addr)                      name
           =1 # define SFRX(name, addr)       xdata volatile unsigned char __at(addr) name
           =1 # define SFR16(name, addr)      __sfr16 __at(((addr+1U)<<8) | addr)     name
           =1 # define SFR16E(name, fulladdr) __sfr16 __at(fulladdr)                  name
           =1 # define SFR32(name, addr)      __sfr32 __at(((addr+3UL)<<24) | ((addr+2UL)<<16) | ((addr+1UL)<<8) | addr)
             - name
           =1 # define SFR32E(name, fulladdr) __sfr32 __at(fulladdr)                  name
           =1 
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 4   

           =1 # define INTERRUPT(name, vector) void name (void) interrupt (vector)
           =1 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =1 # define INTERRUPT_PROTO(name, vector) void name (void) interrupt (vector)
           =1 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =1 
           =1 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using (regnum
             -)
           =1 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter) using (
             -regnum)
           =1 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =1 
           =1 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =1 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =1 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =1 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =1 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment at (addr) vartype name = init
           =1 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) locsegment at (addr) vartype name
           =1 
           =1 // used with UU16
           =1 # define LSB 0
           =1 # define MSB 1
           =1 
           =1 // used with UU32 (b0 is least-significant byte)
           =1 //# define b0 0
           =1 //# define b1 1
           =1 //# define b2 2
           =1 //# define b3 3
           =1 
           =1 typedef unsigned char U8;
           =1 typedef unsigned int U16;
           =1 typedef unsigned long U32;
           =1 
           =1 typedef signed char S8;
           =1 typedef signed int S16;
           =1 typedef signed long S32;
           =1 
           =1 typedef union UU16
           =1 {
           =1    U16 U16;
           =1    S16 S16;
           =1    U8 U8[2];
           =1    S8 S8[2];
           =1 } UU16;
           =1 
           =1 typedef union UU32
           =1 {
           =1    U32 U32;
           =1    S32 S32;
           =1    UU16 UU16[2];
           =1    U16 U16[2];
           =1    S16 S16[2];
           =1    U8 U8[4];
           =1    S8 S8[4];
           =1 } UU32;
           =1 
           =1 // NOP () macro support
           =1 #define NOP() _asm NOP _endasm
           =1 
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 5   

           =1 // Raisonance (must be placed before Keil C51)
           =1 // http://www.raisonance.com
           =1 
           =1 #elif defined __RC51__
           =1 
           =1 //#error Raisonance C51 detected.
           =1 
           =1 # define SEG_GENERIC generic     //SEG_GENERIC only applies to pointers in Raisonance, not variables.
           =1 # define SEG_FAR   xdata
           =1 # define SEG_DATA  data
           =1 # define SEG_NEAR  data
           =1 # define SEG_IDATA idata
           =1 # define SEG_XDATA xdata
           =1 # define SEG_PDATA pdata
           =1 # define SEG_CODE  code
           =1 # define SEG_BDATA bdata
           =1 
           =1 # define SBIT(name, addr, bit)  at (addr+bit) sbit         name
           =1 # define SFR(name, addr)        sfr at addr                name
           =1 # define SFR16(name, addr)      sfr16 at addr              name
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr)  /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =1 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =1 # define INTERRUPT_PROTO(name, vector) void name (void)
           =1 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =1 
           =1 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =1 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =1 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =1 
           =1 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =1 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =1 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =1 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =1 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) at addr locsegment vartype name
           =1 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) at addr locsegment vartype name
           =1 
           =1 
           =1 // used with UU16
           =1 # define LSB 1
           =1 # define MSB 0
           =1 
           =1 // used with UU32 (b0 is least-significant byte)
           =1 //# define b0 3
           =1 //# define b1 2
           =1 //# define b2 1
           =1 //# define b3 0
           =1 
           =1 typedef unsigned char U8;
           =1 typedef unsigned int U16;
           =1 typedef unsigned long U32;
           =1 
           =1 typedef signed char S8;
           =1 typedef signed int S16;
           =1 typedef signed long S32;
           =1 
           =1 typedef union UU16
           =1 {
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 6   

           =1    U16 U16;
           =1    S16 S16;
           =1    U8 U8[2];
           =1    S8 S8[2];
           =1 } UU16;
           =1 
           =1 typedef union UU32
           =1 {
           =1    U32 U32;
           =1    S32 S32;
           =1    UU16 UU16[2];
           =1    U16 U16[2];
           =1    S16 S16[2];
           =1    U8 U8[4];
           =1    S8 S8[4];
           =1 } UU32;
           =1 
           =1 // NOP () macro support -- NOP is opcode 0x00
           =1 #define NOP() asm { 0x00 }
           =1 
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 
           =1 // Keil C51
           =1 // http://www.keil.com
           =1 
           =1 #elif defined __C51__
 307      =1  
 308      =1  //#error Keil C51 detected.
 309      =1  
 310      =1  # define SEG_GENERIC
 311      =1  # define SEG_FAR   xdata
 312      =1  # define SEG_DATA  data
 313      =1  # define SEG_NEAR  data
 314      =1  # define SEG_IDATA idata
 315      =1  # define SEG_XDATA xdata
 316      =1  # define SEG_PDATA pdata
 317      =1  # define SEG_CODE  code
 318      =1  # define SEG_BDATA bdata
 319      =1  
 320      =1  # define SBIT(name, addr, bit)  sbit  name = addr^bit
 321      =1  # define SFR(name, addr)        sfr   name = addr
 322      =1  # define SFR16(name, addr)      sfr16 name = addr
 323      =1  # define SFR16E(name, fulladdr) /* not supported */
 324      =1  # define SFR32(name, fulladdr)  /* not supported */
 325      =1  # define SFR32E(name, fulladdr) /* not supported */
 326      =1  
 327      =1  # define INTERRUPT(name, vector) void name (void) interrupt vector
 328      =1  # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
 329      =1  # define INTERRUPT_PROTO(name, vector) void name (void)
 330      =1  # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
 331      =1  
 332      =1  # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
 333      =1  # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
 334      =1  // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
 335      =1  
 336      =1  # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
 337      =1  # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
 338      =1  # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
 339      =1  # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 7   

 340      =1  # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) vartype locsegment name _at_ addr
 341      =1  
 342      =1  // used with UU16
 343      =1  # define LSB 1
 344      =1  # define MSB 0
 345      =1  
 346      =1  // used with UU32 (b0 is least-significant byte)
 347      =1  //# define b0 3
 348      =1  // define b1 2
 349      =1  //# define b2 1
 350      =1  //# define b3 0
 351      =1  
 352      =1  typedef unsigned char U8;
 353      =1  typedef unsigned int U16;
 354      =1  typedef unsigned long U32;
 355      =1  
 356      =1  typedef signed char S8;
 357      =1  typedef signed int S16;
 358      =1  typedef signed long S32;
 359      =1  
 360      =1  typedef union UU16
 361      =1  {
 362      =1     U16 U16;
 363      =1     S16 S16;
 364      =1     U8 U8[2];
 365      =1     S8 S8[2];
 366      =1  } UU16;
 367      =1  
 368      =1  typedef union UU32
 369      =1  {
 370      =1     U32 U32;
 371      =1     S32 S32;
 372      =1     UU16 UU16[2];
 373      =1     U16 U16[2];
 374      =1     S16 S16[2];
 375      =1     U8 U8[4];
 376      =1     S8 S8[4];
 377      =1  } UU32;
 378      =1  
 379      =1  // NOP () macro support
 380      =1  extern void _nop_ (void);
 381      =1  #define NOP() _nop_()
 382      =1  
 383      =1  //-----------------------------------------------------------------------------
 384      =1  
 385      =1  // Hi-Tech 8051
 386      =1  // http://www.htsoft.com
 387      =1  
 388      =1  #elif defined HI_TECH_C
           =1 
           =1 # define SEG_GENERIC
           =1 # define SEG_FAR   far
           =1 # define SEG_DATA  data
           =1 # define SEG_NEAR  near
           =1 # define SEG_IDATA idata
           =1 # define SEG_XDATA xdata
           =1 # define SEG_PDATA pdata
           =1 # define SEG_CODE  code
           =1 # define SEG_BDATA bdata
           =1 
           =1 
           =1 # define SBIT(name, addr, thebit) static volatile bit name @ (addr + thebit)
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 8   

           =1 # define SFR(name, addr)          static volatile unsigned char name @ addr
           =1 # define SFR16(name, addr)        static volatile unsigned int name @ addr
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr)  /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 # define INTERRUPT(name, vector)       void name (void) interrupt vector
           =1 # define INTERRUPT_PROTO(name, vector)
           =1 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =1 # define INTERRUPT_PROTO_USING(name, vector, regnum)
           =1 
           =1 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =1 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =1 // Note: Hi-Tech does not support functions using different register banks. Register
           =1 //       banks can only be specified in interrupts. If a function is called from
           =1 //       inside an interrupt, it will use the same register bank as the interrupt.
           =1 
           =1 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =1 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =1 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =1 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment vartype name @ addr
           =1 
           =1 // used with UU16
           =1 # define LSB 0
           =1 # define MSB 1
           =1 
           =1 // used with UU32 (b0 is least-significant byte)
           =1 # define b0 0
           =1 # define b1 1
           =1 # define b2 2
           =1 # define b3 3
           =1 
           =1 typedef unsigned char U8;
           =1 typedef unsigned int U16;
           =1 typedef unsigned long U32;
           =1 
           =1 typedef signed char S8;
           =1 typedef signed int S16;
           =1 typedef signed long S32;
           =1 
           =1 typedef union UU16
           =1 {
           =1    U16 U16;
           =1    S16 S16;
           =1    U8 U8[2];
           =1    S8 S8[2];
           =1 } UU16;
           =1 
           =1 typedef union UU32
           =1 {
           =1    U32 U32;
           =1    S32 S32;
           =1    UU16 UU16[2];
           =1    U16 U16[2];
           =1    S16 S16[2];
           =1    U8 U8[4];
           =1    S8 S8[4];
           =1 } UU32;
           =1 
           =1 // NOP () macro support
           =1 #define NOP() asm(" nop ")
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 9   

           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 // Tasking / Altium
           =1 // http://www.altium.com/tasking
           =1 
           =1 
           =1 #elif defined _CC51
           =1 
           =1 # define SEG_GENERIC
           =1 # define SEG_FAR   _xdat
           =1 # define SEG_DATA  _data
           =1 # define SEG_NEAR  _data
           =1 # define SEG_IDATA _idat
           =1 # define SEG_XDATA _xdat
           =1 # define SEG_PDATA _pdat
           =1 # define SEG_CODE  _rom
           =1 # define SEG_BDATA _bdat
           =1 
           =1 # define SBIT(name, addr, bit)  _sfrbit  name _at(addr+bit)
           =1 # define SFR(name, addr)        _sfrbyte name _at(addr)
           =1 # define SFRX(name, addr)       _xdat volatile unsigned char name _at(addr)
           =1 #if _CC51 > 71
           =1 # define SFR16(name, addr)      _sfrword _little name _at(addr)
           =1 #else
           =1 # define SFR16(name, addr)      /* not supported */
           =1 #endif
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr)  /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 # define INTERRUPT(name, vector) _interrupt (vector) void name (void)
           =1 # define INTERRUPT_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =1 # define INTERRUPT_PROTO(name, vector) _interrupt (vector) void name (void)
           =1 # define INTERRUPT_PROTO_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =1 
           =1 // When calling FUNCTION_USING in Tasking, the function must be called from an interrupt or Main which
           =1 // is also using the same register bank. If not, the compiler will generate an error.
           =1 # define FUNCTION_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (parameter
             -)
           =1 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (par
             -ameter)
           =1 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =1 
           =1 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =1 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =1 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =1 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) vartype locsegment name _at( addr )
           =1 
           =1 // used with UU16
           =1 # define LSB 1
           =1 # define MSB 0
           =1 
           =1 // used with UU32 (b0 is least-significant byte)
           =1 //# define b0 3
           =1 //# define b1 2
           =1 //# define b2 1
           =1 //# define b3 0
           =1 
           =1 typedef unsigned char U8;
           =1 typedef unsigned int U16;
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 10  

           =1 typedef unsigned long U32;
           =1 
           =1 typedef signed char S8;
           =1 typedef signed int S16;
           =1 typedef signed long S32;
           =1 
           =1 typedef union UU16
           =1 {
           =1    U16 U16;
           =1    S16 S16;
           =1    U8 U8[2];
           =1    S8 S8[2];
           =1 } UU16;
           =1 
           =1 typedef union UU32
           =1 {
           =1    U32 U32;
           =1    S32 S32;
           =1    UU16 UU16[2];
           =1    U16 U16[2];
           =1    S16 S16[2];
           =1    U8 U8[4];
           =1    S8 S8[4];
           =1 } UU32;
           =1 
           =1 // NOP () macro support
           =1 extern void _nop (void);
           =1 #define NOP() _nop()
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 
           =1 // IAR 8051
           =1 // http://www.iar.com
           =1 
           =1 #elif defined __ICC8051__
           =1 
           =1 #include <stdbool.h>
           =1 #include <intrinsics.h>
           =1 
           =1 # define SBIT(name, addr, bit)  __bit __no_init volatile bool name @ (addr+bit)
           =1 # define SFR(name, addr)        __sfr __no_init volatile unsigned char name @ addr
           =1 # define SFRX(name, addr)       __xdata __no_init volatile unsigned char name @ addr
           =1 # define SFR16(name, addr)      __sfr __no_init volatile unsigned int  name @ addr
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr) /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 # define SEG_GENERIC __generic
           =1 # define SEG_FAR  __xdata
           =1 # define SEG_DATA __data
           =1 # define SEG_NEAR __data
           =1 # define SEG_IDATA __idata
           =1 # define SEG_XDATA __xdata
           =1 # define SEG_PDATA __pdata
           =1 # define SEG_CODE  __code
           =1 # define SEG_BDATA __bdata
           =1 
           =1 #define bit bool
           =1 
           =1 # define _PPTOSTR_(x) #x
           =1 # define _PPARAM_(address) _PPTOSTR_(vector=address * 8 + 3)
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 11  

           =1 # define _PPARAM2_(regbank) _PPTOSTR_(register_bank=regbank)
           =1 # define INTERRUPT(name, vector) _Pragma(_PPARAM_(vector)) __interrupt void name(void)
           =1 # define INTERRUPT_PROTO(name, vector)  __interrupt void name(void)
           =1 # define INTERRUPT_USING(name, vector, regnum) _Pragma(_PPARAM2_(regnum)) _Pragma(_PPARAM_(vector)) __inte
             -rrupt void name(void)
           =1 # define INTERRUPT_PROTO_USING(name, vector, regnum) __interrupt void name(void)
           =1 
           =1 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =1 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =1 // Note: IAR does not support functions using different register banks. Register
           =1 //       banks can only be specified in interrupts. If a function is called from
           =1 //       inside an interrupt, it will use the same register bank as the interrupt.
           =1 
           =1 # define SEGMENT_VARIABLE(name, vartype, locsegment)  locsegment vartype name
           =1 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment  * name
           =1 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =1 
           =1 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment __no_init vartype name @ addr
           =1 
           =1 // used with UU16
           =1 # define LSB 0
           =1 # define MSB 1
           =1 
           =1 // used with UU32 (b0 is least-significant byte)
           =1 //# define b0 0
           =1 //# define b1 1
           =1 //# define b2 2
           =1 //# define b3 3
           =1 
           =1 typedef unsigned char U8;
           =1 typedef unsigned int U16;
           =1 typedef unsigned long U32;
           =1 
           =1 typedef signed char S8;
           =1 typedef signed int S16;
           =1 typedef signed long S32;
           =1 
           =1 typedef union UU16
           =1 {
           =1    U16 U16;
           =1    S16 S16;
           =1    U8 U8[2];
           =1    S8 S8[2];
           =1 } UU16;
           =1 
           =1 typedef union UU32
           =1 {
           =1    U32 U32;
           =1    S32 S32;
           =1    UU16 UU16[2];
           =1    U16 U16[2];
           =1    S16 S16[2];
           =1    U8 U8[4];
           =1    S8 S8[4];
           =1 } UU32;
           =1 
           =1 
           =1 #define NOP() __no_operation();
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 // Crossware
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 12  

           =1 // http://www.crossware.com
           =1 
           =1 #elif defined _XC51_VER
           =1 # define SBIT(name, addr, bit)  _sfrbit  name = (addr+bit)
           =1 # define SFR(name, addr)        _sfr     name = addr
           =1 # define SFR16(name, addr)      _sfrword name = addr
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr)  /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 // Wickenhäuser
           =1 // http://www.wickenhaeuser.de
           =1 
           =1 #elif defined __UC__
           =1 # define SBIT(name, addr, bit)  unsigned char bit  name @ (addr+bit)
           =1 # define SFR(name, addr)        near unsigned char name @ addr
           =1 # define SFR16(name, addr)      /* not supported */
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr)  /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 // Default
           =1 // Unknown compiler
           =1 
           =1 #else
           =1 # warning unrecognized compiler
           =1 # define SBIT(name, addr, bit)  volatile bool           name
           =1 # define SFR(name, addr)        volatile unsigned char  name
           =1 # define SFRX(name, addr)       volatile unsigned char  name
           =1 # define SFR16(name, addr)      volatile unsigned short name
           =1 # define SFR16E(name, fulladdr) volatile unsigned short name
           =1 # define SFR32(name, fulladdr)  volatile unsigned long  name
           =1 # define SFR32E(name, fulladdr) volatile unsigned long  name
           =1 
           =1 #endif
 683      =1  
 684      =1  //-----------------------------------------------------------------------------
 685      =1  // Header File PreProcessor Directive
 686      =1  //-----------------------------------------------------------------------------
 687      =1  
 688      =1  #endif                                 // #define COMPILER_DEFS_H
 689      =1  
 690      =1  //-----------------------------------------------------------------------------
 691      =1  // End Of File
 692      =1  //-----------------------------------------------------------------------------
  19          #include "C8051F580_defs.h"
   1      =1  //-----------------------------------------------------------------------------
   2      =1  // C8051F580_defs.h
   3      =1  //-----------------------------------------------------------------------------
   4      =1  // Copyright 2008, Silicon Laboratories, Inc.
   5      =1  // http://www.silabs.com
   6      =1  //
   7      =1  // Program Description:
   8      =1  //
   9      =1  // Register/bit definitions for the C8051F58x family.
  10      =1  // **Important Note**: The compiler_defs.h header file should be included
  11      =1  // before including this header file.
  12      =1  //
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 13  

  13      =1  // Target:         C8051F580/1/2/3/4/5/6/7,8/9-F590/1
  14      =1  // Tool chain:     Generic
  15      =1  // Command Line:   None
  16      =1  //
  17      =1  // Release 0.6 - 20 AUG 2012 (TP)
  18      =1  //    -Added #define for _XPAGE to provide support for SDCC memory paging
  19      =1  //     (pdata)
  20      =1  //
  21      =1  // Release 0.5 - 10 SEP 2011 (GP)
  22      =1  //    - Fixed SFR16 definition for CAN0IF2MC
  23      =1  //
  24      =1  // Release 0.4 - 08 OCT 2010 (TP)
  25      =1  //    - Fixed bit definitions for SCON0
  26      =1  //
  27      =1  // Release 0.3 - 01 APR 2009 (GP)
  28      =1  //    - Added SN0-SN3
  29      =1  //
  30      =1  // Release 0.2 - 29 JUL 2008 (ADT)
  31      =1  //    - Added Timer 4 bit definitions
  32      =1  //
  33      =1  // Release 0.1 - 09 JUL 2008 (GP)
  34      =1  //    - Initial Revision
  35      =1  //
  36      =1  //-----------------------------------------------------------------------------
  37      =1  // Header File Preprocessor Directive
  38      =1  //-----------------------------------------------------------------------------
  39      =1  
  40      =1  #ifndef C8051F580_DEFS_H
  41      =1  #define C8051F580_DEFS_H
  42      =1  
  43      =1  //-----------------------------------------------------------------------------
  44      =1  // Page 0, Page 1 and Page F Registers
  45      =1  //-----------------------------------------------------------------------------
  46      =1  
  47      =1  SFR (P0, 0x80);                        // Port 0 Latch
  48      =1  SFR (SP, 0x81);                        // Stack Pointer
  49      =1  SFR (DPL, 0x82);                       // Data Pointer Low
  50      =1  SFR (DPH, 0x83);                       // Data Pointer High
  51      =1  SFR (SFR0CN, 0x84);                    // SFR Page Control
  52      =1  SFR (SFRNEXT, 0x85);                   // SFR stack next page
  53      =1  SFR (SFRLAST, 0x86);                   // SFR stack last page
  54      =1  SFR (PCON, 0x87);                      // Power Control
  55      =1  SFR (TCON, 0x88);                      // Timer/Counter Control
  56      =1  SFR (TMOD, 0x89);                      // Timer/Counter Mode
  57      =1  SFR (TL0, 0x8A);                       // Timer/Counter 0 Low
  58      =1  SFR (TL1, 0x8B);                       // Timer/Counter 1 Low
  59      =1  SFR (TH0, 0x8C);                       // Timer/Counter 0 High
  60      =1  SFR (TH1, 0x8D);                       // Timer/Counter 1 High
  61      =1  SFR (CKCON, 0x8E);                     // Clock Control
  62      =1  SFR (PSCTL, 0x8F);                     // Program Store R/W Control
  63      =1  SFR (CLKSEL, 0x8F);                    // System clock select
  64      =1  SFR (P1, 0x90);                        // Port 1 Latch
  65      =1  SFR (TMR3CN, 0x91);                    // Timer/Counter 3 Control
  66      =1  SFR (TMR5CN, 0x91);                    // Timer/Counter 5 Control
  67      =1  SFR (TMR3RLL, 0x92);                   // Timer/Counter 3 Reload Low
  68      =1  SFR (TMR5CAPL, 0x92);                  // Timer/Counter 5 Capture Low
  69      =1  SFR (TMR3RLH, 0x93);                   // Timer/Counter 3 Reload High
  70      =1  SFR (TMR5CAPH, 0x93);                  // Timer/Counter 5 Capture High
  71      =1  SFR (TMR3L, 0x94);                     // Timer/Counter 3 Low
  72      =1  SFR (TMR5L, 0x94);                     // Timer/Counter 5 Low
  73      =1  SFR (TMR3H, 0x95);                     // Timer/Counter 3 High
  74      =1  SFR (TMR5H, 0x95);                     // Timer/Counter 5 High
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 14  

  75      =1  SFR (TMR5CF, 0x96);                    // Timer/Counter 5 Configuration
  76      =1  SFR (CLKMUL, 0x97);                    // Clock Multiplier
  77      =1  SFR (SCON0, 0x98);                     // UART0 Control
  78      =1  SFR (SCON1, 0x98);                     // UART1 Control
  79      =1  SFR (SBUF0, 0x99);                     // UART0 Data Buffer
  80      =1  SFR (SBUF1, 0x99);                     // UART1 Data Buffer
  81      =1  SFR (CPT0CN, 0x9A);                    // Comparator 0 Control
  82      =1  SFR (CPT2CN, 0x9A);                    // Comparator 2 Control
  83      =1  SFR (CPT0MD, 0x9B);                    // Comparator 0 Mode
  84      =1  SFR (CPT2MD, 0x9B);                    // Comparator 2 Mode
  85      =1  SFR (CPT0MX, 0x9C);                    // Comparator 0 Mux
  86      =1  SFR (CPT2MX, 0x9C);                    // Comparator 2 Mux
  87      =1  SFR (CPT1CN, 0x9D);                    // Comparator 1 Control
  88      =1  SFR (CPT1MD, 0x9E);                    // Comparator 0 Mode
  89      =1  SFR (OSCIFIN, 0x9E);                   // Internal Oscillator Fine Control
  90      =1  SFR (CPT1MX, 0x9F);                    // Comparator 1 Mux
  91      =1  SFR (OSCXCN, 0x9F);                    // External Oscillator Control
  92      =1  SFR (P2, 0xA0);                        // Port 2 Latch
  93      =1  SFR (SPI0CFG, 0xA1);                   // SPI0 Configuration
  94      =1  SFR (OSCICN, 0xA1);                    // Internal Oscillator Control
  95      =1  SFR (SPI0CKR, 0xA2);                   // SPI0 Clock rate control
  96      =1  SFR (OSCICRS, 0xA2);                   // Internal Oscillator Coarse Control
  97      =1  SFR (SPI0DAT, 0xA3);                   // SPI0 Data Buffer
  98      =1  SFR (P0MDOUT, 0xA4);                   // Port 0 Output Mode
  99      =1  SFR (P1MDOUT, 0xA5);                   // Port 1 Output Mode
 100      =1  SFR (P2MDOUT, 0xA6);                   // Port 2 Output Mode
 101      =1  SFR (SFRPAGE, 0xA7);                   // SFR Page Select
 102      =1  SFR (IE, 0xA8);                        // Interrupt Enable
 103      =1  SFR (SMOD0, 0xA9);                     // Serial Port 0 Control
 104      =1  SFR (EMI0CN, 0xAA);                    // EMIF Control
 105      =1  SFR (EMI0TC, 0xAA);                    // EMIF Timing control
 106      =1  SFR (SBCON0, 0xAB);                    // UART0 Baud Rate Generator Control
 107      =1  SFR (SBRLL0, 0xAC);                    // UART0 Baud Rate Generator Low
 108      =1  SFR (SBRLH0, 0xAD);                    // UART0 Baud Rate Generator High
 109      =1  SFR (P3MAT, 0xAE);                     // Port 3 Match
 110      =1  SFR (P3MDOUT, 0xAE);                   // Port 3 Mode
 111      =1  SFR (P3MASK, 0xAF);                    // Port 3 Mask
 112      =1  SFR (P4MDOUT, 0xAF);                   // Port 4 Mode
 113      =1  SFR (P3, 0xB0);                        // Port 3 Latch
 114      =1  SFR (P2MAT, 0xB1);                     // Port 2 Match
 115      =1  SFR (P2MASK, 0xB2);                    // Port 2 Mask
 116      =1  SFR (EMI0CF, 0xB2);                    // EMIF Configuration
 117      =1  SFR (P4, 0xB5);                        // Port 4 Latch
 118      =1  SFR (FLSCL, 0xB6);                     // Flash Scale
 119      =1  SFR (FLKEY, 0xB7);                     // Flash access limit
 120      =1  SFR (IP, 0xB8);                        // Interrupt Priority
 121      =1  SFR (SMB0ADR, 0xB9);                   // SMBus0 Slave address
 122      =1  SFR (ADC0TK, 0xBA);                    // ADC0 Tracking Mode Select
 123      =1  SFR (SMB0ADM, 0xBA);                   // SMBus0 Address Mask
 124      =1  SFR (ADC0MX, 0xBB);                    // AMUX0 Channel select
 125      =1  SFR (ADC0CF, 0xBC);                    // AMUX0 Channel configuration
 126      =1  SFR (ADC0L, 0xBD);                     // ADC0 Data Low
 127      =1  SFR (ADC0H, 0xBE);                     // ADC0 Data High
 128      =1  SFR (SMB0CN, 0xC0);                    // SMBus0 Control
 129      =1  SFR (SMB0CF, 0xC1);                    // SMBus0 Configuration
 130      =1  SFR (SMB0DAT, 0xC2);                   // SMBus0 Data
 131      =1  SFR (ADC0GTL, 0xC3);                   // ADC0 Greater-Than Compare Low
 132      =1  SFR (ADC0GTH, 0xC4);                   // ADC0 Greater-Than Compare High
 133      =1  SFR (ADC0LTL, 0xC5);                   // ADC0 Less-Than Compare Word Low
 134      =1  SFR (ADC0LTH, 0xC6);                   // ADC0 Less-Than Compare Word High
 135      =1  SFR (XBR3, 0xC6);                      // Port I/O Crossbar Control 3
 136      =1  SFR (XBR2, 0xC7);                      // Port I/O Crossbar Control 2
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 15  

 137      =1  SFR (TMR2CN, 0xC8);                    // Timer/Counter 2 Control
 138      =1  SFR (TMR4CN, 0xC8);                    // Timer/Counter 4 Control
 139      =1  SFR (REG0CN, 0xC9);                    // Regulator Control
 140      =1  SFR (LIN0CF, 0xC9);                    // LIN 0 Configuration
 141      =1  SFR (TMR4CF, 0xC9);                    // Timer/Counter 4 Configuration
 142      =1  SFR (TMR2RLL, 0xCA);                   // Timer/Counter 2 Reload Low
 143      =1  SFR (TMR4CAPL, 0xCA);                  // Timer/Counter 4 Capture Low
 144      =1  SFR (TMR2RLH, 0xCB);                   // Timer/Counter 2 Reload High
 145      =1  SFR (TMR4CAPH, 0xCB);                  // Timer/Counter 4 Capture High
 146      =1  SFR (TMR2L, 0xCC);                     // Timer/Counter 2 Low
 147      =1  SFR (TMR4L, 0xCC);                     // Timer/Counter 4 Low
 148      =1  SFR (TMR2H, 0xCD);                     // Timer/Counter 2 High
 149      =1  SFR (TMR4H, 0xCD);                     // Timer/Counter 4 High
 150      =1  SFR (PCA0CPL5, 0xCE);                  // PCA0 Capture 5 Low
 151      =1  SFR (PCA1CPL11, 0xCE);                 // PCA1 Capture 11 Low
 152      =1  SFR (PCA0CPH5, 0xCF);                  // PCA0 Capture 5 High
 153      =1  SFR (PCA1CPH11, 0xCF);                 // PCA1 Capture 11 High
 154      =1  SFR (PSW, 0xD0);                       // Program Status Word
 155      =1  SFR (REF0CN, 0xD1);                    // Voltage Reference Control
 156      =1  SFR (LIN0DAT, 0xD2);                   // LIN0 Data
 157      =1  SFR (LIN0ADR, 0xD3);                   // LIN0 Address
 158      =1  SFR (P0SKIP, 0xD4);                    // Port 0 Skip
 159      =1  SFR (P1SKIP, 0xD5);                    // Port 1 Skip
 160      =1  SFR (P2SKIP, 0xD6);                    // Port 2 Skip
 161      =1  SFR (P3SKIP, 0xD7);                    // Port 3 Skip
 162      =1  SFR (PCA0CN, 0xD8);                    // PCA0 Control
 163      =1  SFR (PCA1CN, 0xD8);                    // PCA1 Control
 164      =1  SFR (PCA0MD, 0xD9);                    // PCA0 Mode
 165      =1  SFR (PCA1MD, 0xD9);                    // PCA1 Mode
 166      =1  SFR (PCA0PWM, 0xD9);                   // PCA0 PWM Control
 167      =1  SFR (PCA0CPM0, 0xDA);                  // PCA0 Module 0 Mode
 168      =1  SFR (PCA1CPM6, 0xDA);                  // PCA1 Module 6 Mode
 169      =1  SFR (PCA1PWM, 0xDA);                   // PCA1 PWM Control
 170      =1  SFR (PCA0CPM1, 0xDB);                  // PCA0 Module 1  Mode
 171      =1  SFR (PCA1CPM7, 0xDB);                  // PCA1 Module 7  Mode
 172      =1  SFR (PCA0CPM2, 0xDC);                  // PCA0 Module 2  Mode
 173      =1  SFR (PCA1CPM8, 0xDC);                  // PCA1 Module 8  Mode
 174      =1  SFR (PCA0CPM3, 0xDD);                  // PCA0 Module 3  Mode
 175      =1  SFR (PCA1CPM9, 0xDD);                  // PCA1 Module 9  Mode
 176      =1  SFR (PCA0CPM4, 0xDE);                  // PCA0 Module 4  Mode
 177      =1  SFR (PCA1CPM10, 0xDE);                  // PCA1 Module 10 Mode
 178      =1  SFR (PCA0CPM5, 0xDF);                  // PCA0 Module 5  Mode
 179      =1  SFR (PCA1CPM11, 0xDF);                  // PCA1 Module 11 Mode
 180      =1  SFR (ACC, 0xE0);                       // Accumulator
 181      =1  SFR (XBR0, 0xE1);                      // Port I/O Crossbar Control 0
 182      =1  SFR (XBR1, 0xE2);                      // Port I/O Crossbar Control 1
 183      =1  SFR (CCH0CN, 0xE3);                    // Cache control
 184      =1  SFR (IT01CF, 0xE4);                    // INT0/INT1 Configuration
 185      =1  SFR (EIE1, 0xE6);                      // Extended Interrupt Enable 2
 186      =1  SFR (EIE2, 0xE7);                      // Extended Interrupt Enable 2
 187      =1  SFR (ADC0CN, 0xE8);                    // ADC0 Control
 188      =1  SFR (PCA0CPL1, 0xE9);                  // PCA0 Capture 1 Low
 189      =1  SFR (PCA1CPL1, 0xE9);                  // PCA1 Capture 7 Low
 190      =1  SFR (PCA0CPH1, 0xEA);                  // PCA0 Capture 1 High
 191      =1  SFR (PCA1CPH1, 0xEA);                  // PCA1 Capture 7 High
 192      =1  SFR (PCA0CPL2, 0xEB);                  // PCA0 Capture 2 Low
 193      =1  SFR (PCA1CPL2, 0xEB);                  // PCA1 Capture 8 Low
 194      =1  SFR (PCA0CPH2, 0xEC);                  // PCA0 Capture 2 High
 195      =1  SFR (PCA1CPH2, 0xEC);                  // PCA1 Capture 8 High
 196      =1  SFR (PCA0CPL3, 0xED);                  // PCA0 Capture 3 Low
 197      =1  SFR (PCA1CPL3, 0xED);                  // PCA1 Capture 9 Low
 198      =1  SFR (PCA0CPH3, 0xEE);                  // PCA0 Capture 3 High
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 16  

 199      =1  SFR (PCA1CPH3, 0xEE);                  // PCA1 Capture 9 High
 200      =1  SFR (RSTSRC, 0xEF);                    // Reset Source Configuration/Status
 201      =1  SFR (B, 0xF0);                         // B Register
 202      =1  SFR (P0MAT, 0xF1);                     // Port 0 Match
 203      =1  SFR (P0MDIN, 0xF1);                    // Port 0 Input Mode
 204      =1  SFR (P0MASK, 0xF2);                    // Port 0 Mask
 205      =1  SFR (P1MDIN, 0xF2);                    // Port 1 Input Mode
 206      =1  SFR (P1MAT, 0xF3);                     // Port 1 Match
 207      =1  SFR (P2MDIN, 0xF3);                    // Port 2 Input Mode
 208      =1  SFR (P1MASK, 0xF4);                    // Port 1 Mask
 209      =1  SFR (P3MDIN, 0xF4);                    // Port 3 Input Mode
 210      =1  SFR (PSBANK, 0xF5);                    // Program Space Bank Select
 211      =1  SFR (EIP1, 0xF6);                      // External Interrupt Priority 1
 212      =1  SFR (EIP2, 0xF7);                      // External Interrupt Priority 2
 213      =1  SFR (SPI0CN, 0xF8);                    // SPI0 Control
 214      =1  SFR (PCA0L, 0xF9);                     // PCA0 Counter Low
 215      =1  SFR (PCA1L, 0xF9);                     // PCA1 Counter Low
 216      =1  SFR (SN0, 0xF9);                       // Serial Number 0
 217      =1  SFR (PCA0H, 0xFA);                     // PCA0 Counter High
 218      =1  SFR (PCA1H, 0xFA);                     // PCA1 Counter High
 219      =1  SFR (SN1, 0xFA);                       // Serial Number 1
 220      =1  SFR (PCA0CPL0, 0xFB);                  // PCA0 Capture 0 Low
 221      =1  SFR (PCA1CPL6, 0xFB);                  // PCA1 Capture 6 Low
 222      =1  SFR (SN2, 0xFB);                       // Serial Number 2
 223      =1  SFR (PCA0CPH0, 0xFC);                  // PCA0 Capture 0 High
 224      =1  SFR (PCA1CPH6, 0xFC);                  // PCA1 Capture 6 High
 225      =1  SFR (SN3, 0xFC);                       // Serial Number 3
 226      =1  SFR (PCA0CPL4, 0xFD);                  // PCA0 Capture 4 Low
 227      =1  SFR (PCA1CPL10, 0xFD);                 // PCA1 Capture 10 Low
 228      =1  SFR (PCA0CPH4, 0xFE);                  // PCA0 Capture 4 High
 229      =1  SFR (PCA1CPH10, 0xFE);                 // PCA1 Capture 10 High
 230      =1  SFR (VDM0CN, 0xFF);                    // VDD Monitor Control
 231      =1  
 232      =1  //-----------------------------------------------------------------------------
 233      =1  // Page C (CAN0) Registers
 234      =1  //-----------------------------------------------------------------------------
 235      =1  
 236      =1  SFR (CAN0CFG, 0x92);                   // CAN0 Clock Configuration
 237      =1  SFR (CAN0STAT, 0x94);                  // Status Register Low Byte
 238      =1  SFR (CAN0ERRL, 0x96);                  // Error Counter Low Byte
 239      =1  SFR (CAN0ERRH, 0x97);                  // Error Counter High Byte
 240      =1  SFR (CAN0BTL, 0x9A);                   // Bit Timing Register Low Byte
 241      =1  SFR (CAN0BTH, 0x9B);                   // Bit Timing Register High Byte
 242      =1  SFR (CAN0IIDL, 0x9C);                  // Interrupt Register Low Byte
 243      =1  SFR (CAN0IIDH, 0x9D);                  // Interrupt Register High Byte
 244      =1  SFR (CAN0TST, 0x9E);                   // Test Register Low Byte
 245      =1  SFR (CAN0BRPE, 0xA1);                  // BRP Extension Register Low Byte
 246      =1  SFR (CAN0TR1L, 0xA2);                  // Transmission Request 1 Low Byte
 247      =1  SFR (CAN0TR1H, 0xA3);                  // Transmission Request 1 High Byte
 248      =1  SFR (CAN0TR2L, 0xA4);                  // Transmission Request 2 Low Byte
 249      =1  SFR (CAN0TR2H, 0xA5);                  // Transmission Request 2 High Byte
 250      =1  SFR (CAN0ND1L, 0xAA);                  // New Data 1 Low Byte
 251      =1  SFR (CAN0ND1H, 0xAB);                  // New Data 1 High Byte
 252      =1  SFR (CAN0ND2L, 0xAC);                  // New Data 2 Low Byte
 253      =1  SFR (CAN0ND2H, 0xAD);                  // New Data 2 High Byte
 254      =1  SFR (CAN0IP1L, 0xAE);                  // Interrupt Pending 1 Low Byte
 255      =1  SFR (CAN0IP1H, 0xAF);                  // Interrupt Pending 1 High Byte
 256      =1  SFR (CAN0IP2L, 0xB2);                  // Interrupt Pending 2 Low Byte
 257      =1  SFR (CAN0IP2H, 0xB3);                  // Interrupt Pending 2 High Byte
 258      =1  SFR (CAN0MV1L, 0xBA);                  // Message Valid 1 Low Byte
 259      =1  SFR (CAN0MV1H, 0xBB);                  // Message Valid 1 High Byte
 260      =1  SFR (CAN0MV2L, 0xBC);                  // Message Valid 2 Low Byte
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 17  

 261      =1  SFR (CAN0MV2H, 0xBD);                  // Message Valid 2 High Byte
 262      =1  SFR (CAN0IF1CRL, 0xBE);                // IF1 Command Request Low Byte
 263      =1  SFR (CAN0IF1CRH, 0xBF);                // IF1 Command Request High Byte
 264      =1  SFR (CAN0CN, 0xC0);                    // CAN Control Register Low Byte
 265      =1  SFR (CAN0IF1CML, 0xC2);                // IF1 Command Mask Low Byte
 266      =1  SFR (CAN0IF1CMH, 0xC3);                // IF1 Command Mask High Byte
 267      =1  SFR (CAN0IF1M1L, 0xC4);                // IF1 Mask 1 Low Byte
 268      =1  SFR (CAN0IF1M1H, 0xC5);                // IF1 Mask 1 High Byte
 269      =1  SFR (CAN0IF1M2L, 0xC6);                // IF1 Mask 2 Low Byte
 270      =1  SFR (CAN0IF1M2H, 0xC7);                // IF1 Mask 2 High Byte
 271      =1  SFR (CAN0IF1A1L, 0xCA);                // IF1 Arbitration 1 Low Byte
 272      =1  SFR (CAN0IF1A1H, 0xCB);                // IF1 Arbitration 1 High Byte
 273      =1  SFR (CAN0IF1A2L, 0xCC);                // IF1 Arbitration 2 Low Byte
 274      =1  SFR (CAN0IF1A2H, 0xCD);                // IF1 Arbitration 2 High Byte
 275      =1  SFR (CAN0IF2MCL, 0xCE);                // IF2 Message Control Low Byte
 276      =1  SFR (CAN0IF2MCH, 0xCF);                // IF2 Message Control High Byte
 277      =1  SFR (CAN0IF1MCL, 0xD2);                // IF1 Message Control Low Byte
 278      =1  SFR (CAN0IF1MCH, 0xD3);                // IF1 Message Control High Byte
 279      =1  SFR (CAN0IF1DA1L, 0xD4);               // IF1 Data A 1 Low Byte
 280      =1  SFR (CAN0IF1DA1H, 0xD5);               // IF1 Data A 1 High Byte
 281      =1  SFR (CAN0IF1DA2L, 0xD6);               // IF1 Data A 2 Low Byte
 282      =1  SFR (CAN0IF1DA2H, 0xD7);               // IF1 Data A 2 High Byte
 283      =1  SFR (CAN0IF1DB1L, 0xDA);               // IF1 Data B 1 Low Byte
 284      =1  SFR (CAN0IF1DB1H, 0xDB);               // IF1 Data B 1 High Byte
 285      =1  SFR (CAN0IF1DB2L, 0xDC);               // IF1 Data B 2 Low Byte
 286      =1  SFR (CAN0IF1DB2H, 0xDD);               // IF1 Data B 2 High Byte
 287      =1  SFR (CAN0IF2CRL, 0xDE);                // IF2 Command Request Low Byte
 288      =1  SFR (CAN0IF2CRH, 0xDF);                // IF2 Command Request High Byte
 289      =1  SFR (CAN0IF2CML, 0xE2);                // IF2 Command Mask Low Byte
 290      =1  SFR (CAN0IF2CMH, 0xE3);                // IF2 Command Mask High Byte
 291      =1  SFR (CAN0IF2M1L, 0xEA);                // IF2 Mask 1 Low Byte
 292      =1  SFR (CAN0IF2M1H, 0xEB);                // IF2 Mask 1 High Byte
 293      =1  SFR (CAN0IF2M2L, 0xEC);                // IF2 Mask 2 Low Byte
 294      =1  SFR (CAN0IF2M2H, 0xED);                // IF2 Mask 2 High Byte
 295      =1  SFR (CAN0IF2A1L, 0xEE);                // IF2 Arbitration 1 Low Byte
 296      =1  SFR (CAN0IF2A1H, 0xEF);                // IF2 Arbitration 1 High Byte
 297      =1  SFR (CAN0IF2A2L, 0xF2);                // IF2 Arbitration 2 Low Byte
 298      =1  SFR (CAN0IF2A2H, 0xF3);                // IF2 Arbitration 2 High Byte
 299      =1  SFR (CAN0IF2DA1L, 0xF6);               // IF2 Data A 1 Low Byte
 300      =1  SFR (CAN0IF2DA1H, 0xF7);               // IF2 Data A 1 High Byte
 301      =1  SFR (CAN0IF2DA2L, 0xFA);               // IF2 Data A 2 Low Byte
 302      =1  SFR (CAN0IF2DA2H, 0xFB);               // IF2 Data A 2 High Byte
 303      =1  SFR (CAN0IF2DB1L, 0xFC);               // IF2 Data B 1 Low Byte
 304      =1  SFR (CAN0IF2DB1H, 0xFD);               // IF2 Data B 1 High Byte
 305      =1  SFR (CAN0IF2DB2L, 0xFE);               // IF2 Data B 2 Low Byte
 306      =1  SFR (CAN0IF2DB2H, 0xFF);               // IF2 Data B 2 High Byte
 307      =1  
 308      =1  
 309      =1  //-----------------------------------------------------------------------------
 310      =1  // 16-bit Register Definitions (might not be supported by all compilers)
 311      =1  //-----------------------------------------------------------------------------
 312      =1  
 313      =1  SFR16 (DP, 0x82);                      // Data Pointer
 314      =1  SFR16 (TMR3RL, 0x92);                  // Timer 3 Reload
 315      =1  SFR16 (TMR5CAP, 0x92);                 // Timer 5 Capture
 316      =1  SFR16 (TMR3, 0x94);                    // Timer 3 Capture / Reload
 317      =1  SFR16 (TMR5, 0x94);                    // Timer 5
 318      =1  SFR16 (SBRL0, 0xAC);                   // UART0 Reload
 319      =1  SFR16 (ADC0, 0xBD);                    // ADC0 data
 320      =1  SFR16 (ADC0GT, 0xC3);                  // ADC0 Greater Than Window
 321      =1  SFR16 (ADC0LT, 0xC5);                  // ADC0 Less Than Window
 322      =1  SFR16 (TMR2RL, 0xCA);                  // Timer 2 Reload
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 18  

 323      =1  SFR16 (TMR4CAP, 0xCA);                 // Timer 4 Capture
 324      =1  SFR16 (TMR2, 0xCC);                    // Timer 2 Capture / Reload
 325      =1  SFR16 (TMR4, 0xCC);                    // Timer 4
 326      =1  SFR16 (PCA0CP5, 0xCE);                 // PCA0 Module 5 Capture
 327      =1  SFR16 (PCA1CP11, 0xCE);                // PCA1 Module 11 Capture
 328      =1  SFR16 (PCA0CP1, 0xE9);                 // PCA0 Module 1 Capture
 329      =1  SFR16 (PCA1CP7, 0xE9);                 // PCA1 Module 7 Capture
 330      =1  SFR16 (PCA0CP2, 0xEB);                 // PCA0 Module 2 Capture
 331      =1  SFR16 (PCA1CP8, 0xEB);                 // PCA1 Module 8 Capture
 332      =1  SFR16 (PCA0CP3, 0xED);                 // PCA0 Module 3 Capture
 333      =1  SFR16 (PCA1CP9, 0xED);                 // PCA1 Module 9 Capture
 334      =1  SFR16 (PCA0, 0xF9);                    // PCA0 Counter
 335      =1  SFR16 (PCA1, 0xF9);                    // PCA1 Counter
 336      =1  SFR16 (PCA0CP0, 0xFB);                 // PCA0 Module 0 Capture
 337      =1  SFR16 (PCA1CP6, 0xFB);                 // PCA1 Module 6 Capture
 338      =1  SFR16 (PCA0CP4, 0xFD);                 // PCA0 Module 4 Capture
 339      =1  SFR16 (PCA1CP10, 0xFD);                 // PCA1 Module 10 Capture
 340      =1  
 341      =1  SFR16 (CAN0ERR, 0x96);                 // Error Counter
 342      =1  SFR16 (CAN0BT, 0x9A);                  // Bit Timing Register
 343      =1  SFR16 (CAN0IID, 0x9C);                 // Interrupt Register
 344      =1  SFR16 (CAN0TR1, 0xA2);                 // Transmission Request 1
 345      =1  SFR16 (CAN0TR2, 0xA4);                 // Transmission Request 2
 346      =1  SFR16 (CAN0ND1, 0xAA);                 // New Data 1
 347      =1  SFR16 (CAN0ND2, 0xAC);                 // New Data 2
 348      =1  SFR16 (CAN0IP1, 0xAE);                 // Interrupt Pending 1
 349      =1  SFR16 (CAN0IP2, 0xB2);                 // Interrupt Pending 2
 350      =1  SFR16 (CAN0MV1, 0xBA);                 // Message Valid 1
 351      =1  SFR16 (CAN0MV2, 0xBC);                 // Message Valid 2
 352      =1  SFR16 (CAN0IF1CR, 0xBE);               // IF1 Command Request
 353      =1  SFR16 (CAN0IF1CM, 0xC2);               // IF1 Command Mask
 354      =1  SFR16 (CAN0IF1M1, 0xC4);               // IF1 Mask 1
 355      =1  SFR16 (CAN0IF1M2, 0xC6);               // IF1 Mask 2
 356      =1  SFR16 (CAN0IF1A1, 0xCA);               // IF1 Arbitration 1
 357      =1  SFR16 (CAN0IF1A2, 0xCC);               // IF1 Arbitration 2
 358      =1  SFR16 (CAN0IF1MC, 0xD2);               // IF1 Message Control
 359      =1  SFR16 (CAN0IF1DA1, 0xD4);              // IF1 Data A 1
 360      =1  SFR16 (CAN0IF1DA2, 0xD6);              // IF1 Data A 2
 361      =1  SFR16 (CAN0IF1DB1, 0xDA);              // IF1 Data B 1
 362      =1  SFR16 (CAN0IF1DB2, 0xDC);              // IF1 Data B 2
 363      =1  SFR16 (CAN0IF2CR, 0xDE);               // IF2 Command Request
 364      =1  SFR16 (CAN0IF2CM, 0xE2);               // IF2 Command Mask
 365      =1  SFR16 (CAN0IF2M1, 0xEA);               // IF2 Mask 1
 366      =1  SFR16 (CAN0IF2M2, 0xEC);               // IF2 Mask 2
 367      =1  SFR16 (CAN0IF2A1, 0xEE);               // IF2 Arbitration 1
 368      =1  SFR16 (CAN0IF2A2, 0xF2);               // IF2 Arbitration 2
 369      =1  SFR16 (CAN0IF2MC, 0xCE);               // IF2 Message Control
 370      =1  SFR16 (CAN0IF2DA1, 0xF6);              // IF2 Data A 1
 371      =1  SFR16 (CAN0IF2DA2, 0xFA);              // IF2 Data A 2
 372      =1  SFR16 (CAN0IF2DB1, 0xFC);              // IF2 Data B 1
 373      =1  SFR16 (CAN0IF2DB2, 0xFE);              // IF2 Data B 2
 374      =1  
 375      =1  //-----------------------------------------------------------------------------
 376      =1  // LIN0 Indirect Registers
 377      =1  //-----------------------------------------------------------------------------
 378      =1  
 379      =1  #define  LIN0DT1   0x00                // LIN0 Data Byte 1
 380      =1  #define  LIN0DT2   0x01                // LIN0 Data Byte 2
 381      =1  #define  LIN0DT3   0x02                // LIN0 Data Byte 3
 382      =1  #define  LIN0DT4   0x03                // LIN0 Data Byte 4
 383      =1  #define  LIN0DT5   0x04                // LIN0 Data Byte 5
 384      =1  #define  LIN0DT6   0x05                // LIN0 Data Byte 6
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 19  

 385      =1  #define  LIN0DT7   0x06                // LIN0 Data Byte 7
 386      =1  #define  LIN0DT8   0x07                // LIN0 Data Byte 8
 387      =1  #define  LIN0CTRL  0x08                // LIN0 Control
 388      =1  #define  LIN0ST    0x09                // LIN0 Status
 389      =1  #define  LIN0ERR   0x0A                // LIN0 Error
 390      =1  #define  LIN0SIZE  0x0B                // LIN0 Message Size
 391      =1  #define  LIN0DIV   0x0C                // LIN0 Divider
 392      =1  #define  LIN0MUL   0x0D                // LIN0 Multiplier
 393      =1  #define  LIN0ID    0x0E                // LIN0 Identifier
 394      =1  
 395      =1  //-----------------------------------------------------------------------------
 396      =1  // Address Definitions for Bit-addressable Registers
 397      =1  //-----------------------------------------------------------------------------
 398      =1  
 399      =1  #define SFR_P0       0x80
 400      =1  #define SFR_TCON     0x88
 401      =1  #define SFR_P1       0x90
 402      =1  #define SFR_SCON0    0x98
 403      =1  #define SFR_SCON1    0x98
 404      =1  #define SFR_P2       0xA0
 405      =1  #define SFR_IE       0xA8
 406      =1  #define SFR_P3       0xB0
 407      =1  #define SFR_IP       0xB8
 408      =1  #define SFR_SMB0CN   0xC0
 409      =1  #define SFR_TMR2CN   0xC8
 410      =1  #define SFR_TMR4CN   0xC8
 411      =1  #define SFR_PSW      0xD0
 412      =1  #define SFR_PCA0CN   0xD8
 413      =1  #define SFR_PCA1CN   0xD8
 414      =1  #define SFR_ACC      0xE0
 415      =1  #define SFR_ADC0CN   0xE8
 416      =1  #define SFR_B        0xF0
 417      =1  #define SFR_SPI0CN   0xF8
 418      =1  
 419      =1  //-----------------------------------------------------------------------------
 420      =1  // Bit Definitions
 421      =1  //-----------------------------------------------------------------------------
 422      =1  
 423      =1  // TCON 0x88
 424      =1  SBIT (TF1, SFR_TCON, 7);               // Timer 1 Overflow Flag
 425      =1  SBIT (TR1, SFR_TCON, 6);               // Timer 1 On/Off Control
 426      =1  SBIT (TF0, SFR_TCON, 5);               // Timer 0 Overflow Flag
 427      =1  SBIT (TR0, SFR_TCON, 4);               // Timer 0 On/Off Control
 428      =1  SBIT (IE1, SFR_TCON, 3);               // Ext. Interrupt 1 Edge Flag
 429      =1  SBIT (IT1, SFR_TCON, 2);               // Ext. Interrupt 1 Type
 430      =1  SBIT (IE0, SFR_TCON, 1);               // Ext. Interrupt 0 Edge Flag
 431      =1  SBIT (IT0, SFR_TCON, 0);               // Ext. Interrupt 0 Type
 432      =1  
 433      =1  // SCON0 0x98
 434      =1  SBIT (OVR0, SFR_SCON0, 7);             // UART0 Receive FIFO Overrun Flag
 435      =1  SBIT (PERR0, SFR_SCON0, 6);            // UART0 Parity Error Flag
 436      =1  SBIT (THRE0, SFR_SCON0, 5);            // UART0 Transmit Register Empty Flag
 437      =1  SBIT (REN0, SFR_SCON0, 4);             // UART0 RX Enable
 438      =1  SBIT (TBX0, SFR_SCON0, 3);             // UART0 Extra Transmission Bit
 439      =1  SBIT (RBX0, SFR_SCON0, 2);             // UART0 Extra Receive Bit
 440      =1  SBIT (TI0, SFR_SCON0, 1);              // UART0 TX Interrupt Flag
 441      =1  SBIT (RI0, SFR_SCON0, 0);              // UART0 RX Interrupt Flag
 442      =1  
 443      =1  // SCON1 0x98
 444      =1  SBIT (S1MODE, SFR_SCON1, 7);           // UART1 Mode 0
 445      =1                                         // Bit 6 UNUSED
 446      =1  SBIT (MCE1, SFR_SCON1, 5);             // UART1 Multiprocessor enable
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 20  

 447      =1  SBIT (REN1, SFR_SCON1, 4);             // UART1 RX Enable
 448      =1  SBIT (TB81, SFR_SCON1, 3);             // UART1 TX Bit 8
 449      =1  SBIT (RB81, SFR_SCON1, 2);             // UART1 RX Bit 8
 450      =1  SBIT (TI1, SFR_SCON1, 1);              // UART1 TX Interrupt Flag
 451      =1  SBIT (RI1, SFR_SCON1, 0);              // UART1 RX Interrupt Flag
 452      =1  
 453      =1  // IE 0xA8
 454      =1  SBIT (EA, SFR_IE, 7);                  // Global Interrupt Enable
 455      =1  SBIT (ESPI0, SFR_IE, 6);               // SPI0 Interrupt Enable
 456      =1  SBIT (ET2, SFR_IE, 5);                 // Timer 2 Interrupt Enable
 457      =1  SBIT (ES0, SFR_IE, 4);                 // UART0 Interrupt Enable
 458      =1  SBIT (ET1, SFR_IE, 3);                 // Timer 1 Interrupt Enable
 459      =1  SBIT (EX1, SFR_IE, 2);                 // External Interrupt 1 Enable
 460      =1  SBIT (ET0, SFR_IE, 1);                 // Timer 0 Interrupt Enable
 461      =1  SBIT (EX0, SFR_IE, 0);                 // External Interrupt 0 Enable
 462      =1  
 463      =1  // IP 0xB8
 464      =1                                         // Bit 7 unused
 465      =1  SBIT (PSPI0, SFR_IP, 6);               // SPI0 Interrupt Priority
 466      =1  SBIT (PT2, SFR_IP, 5);                 // Timer 2 Priority
 467      =1  SBIT (PS0, SFR_IP, 4);                 // UART0 Priority
 468      =1  SBIT (PS, SFR_IP, 4);                  // UART0 Priority
 469      =1  SBIT (PT1, SFR_IP, 3);                 // Timer 1 Priority
 470      =1  SBIT (PX1, SFR_IP, 2);                 // External Interrupt 1 Priority
 471      =1  SBIT (PT0, SFR_IP, 1);                 // Timer 0 Priority
 472      =1  SBIT (PX0, SFR_IP, 0);                 // External Interrupt 0 Priority
 473      =1  
 474      =1  // SMB0CN 0xC0
 475      =1  SBIT (MASTER, SFR_SMB0CN, 7);          // SMBus0 Master/Slave Indicator
 476      =1  SBIT (TXMODE, SFR_SMB0CN, 6);          // SMBus0 Transmit Mode Indicator
 477      =1  SBIT (STA, SFR_SMB0CN, 5);             // SMBus0 Start Flag
 478      =1  SBIT (STO, SFR_SMB0CN, 4);             // SMBus0 Stop Flag
 479      =1  SBIT (ACKRQ, SFR_SMB0CN, 3);           // SMBus0 Acknowledge Request
 480      =1  SBIT (ARBLOST, SFR_SMB0CN, 2);         // SMBus0 Arbitration Lost Indicator
 481      =1  SBIT (ACK, SFR_SMB0CN, 1);             // SMBus0 Acknowledge
 482      =1  SBIT (SI, SFR_SMB0CN, 0);              // SMBus0 Interrupt Flag
 483      =1  
 484      =1  // TMR2CN 0xC8
 485      =1  SBIT (TF2H, SFR_TMR2CN, 7);            // Timer 2 High-Byte Overflow Flag
 486      =1  SBIT (TF2L, SFR_TMR2CN, 6);            // Timer 2 Low-Byte  Overflow Flag
 487      =1  SBIT (TF2LEN, SFR_TMR2CN, 5);          // Timer 2 Low-Byte Flag Enable
 488      =1  SBIT (TF2CEN, SFR_TMR2CN, 4);          // Timer 2 Capture Enable
 489      =1  SBIT (T2SPLIT, SFR_TMR2CN, 3);         // Timer 2 Split-Mode Enable
 490      =1  SBIT (TR2, SFR_TMR2CN, 2);             // Timer 2 Run Enable
 491      =1  SBIT (T2RCLK, SFR_TMR2CN, 1);          // Timer 2 Xclk/Rclk Select
 492      =1  SBIT (T2XCLK, SFR_TMR2CN, 0);          // Timer 2 Clk/8 Clock Source
 493      =1  
 494      =1  // TMR4CN 0xC8
 495      =1  SBIT (TF4, SFR_TMR4CN, 7);             // Timer 4 Overflow/Underflow Flag
 496      =1  SBIT (EXF4, SFR_TMR4CN, 6);            // Timer 4 External Flag
 497      =1                                         // Bit 5 unused
 498      =1                                         // Bit 4 unused
 499      =1  SBIT (EXE4, SFR_TMR4CN, 3);            // Timer 4 External Enable
 500      =1  SBIT (TR4, SFR_TMR4CN, 2);             // Timer 4 Run Enable
 501      =1  SBIT (CT4, SFR_TMR4CN, 1);             // Timer 4 Counter/Timer Select
 502      =1  SBIT (CPRL4, SFR_TMR4CN, 0);           // Timer 4 Capture/Reload Select
 503      =1  
 504      =1  // PSW 0xD0
 505      =1  SBIT (CY, SFR_PSW, 7);                 // Carry Flag
 506      =1  SBIT (AC, SFR_PSW, 6);                 // Auxiliary Carry Flag
 507      =1  SBIT (F0, SFR_PSW, 5);                 // User Flag 0
 508      =1  SBIT (RS1, SFR_PSW, 4);                // Register Bank Select 1
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 21  

 509      =1  SBIT (RS0, SFR_PSW, 3);                // Register Bank Select 0
 510      =1  SBIT (OV, SFR_PSW, 2);                 // Overflow Flag
 511      =1  SBIT (F1, SFR_PSW, 1);                 // User Flag 1
 512      =1  SBIT (P, SFR_PSW, 0);                  // Accumulator Parity Flag
 513      =1  
 514      =1  // PCA0CN 0xD8
 515      =1  SBIT (CF, SFR_PCA0CN, 7);              // PCA0 Counter Overflow Flag
 516      =1  SBIT (CR, SFR_PCA0CN, 6);              // PCA0 Counter Run Control Bit
 517      =1  SBIT (CCF5, SFR_PCA0CN, 5);            // PCA0 Module 5 Interrupt Flag
 518      =1  SBIT (CCF4, SFR_PCA0CN, 4);            // PCA0 Module 4 Interrupt Flag
 519      =1  SBIT (CCF3, SFR_PCA0CN, 3);            // PCA0 Module 3 Interrupt Flag
 520      =1  SBIT (CCF2, SFR_PCA0CN, 2);            // PCA0 Module 2 Interrupt Flag
 521      =1  SBIT (CCF1, SFR_PCA0CN, 1);            // PCA0 Module 1 Interrupt Flag
 522      =1  SBIT (CCF0, SFR_PCA0CN, 0);            // PCA0 Module 0 Interrupt Flag
 523      =1  
 524      =1  // PCA1CN 0xD8
 525      =1  SBIT (CF1, SFR_PCA1CN, 7);             // PCA1 Counter Overflow Flag
 526      =1  SBIT (CR1, SFR_PCA1CN, 6);             // PCA1 Counter Run Control Bit
 527      =1  SBIT (CCF11, SFR_PCA1CN, 5);           // PCA1 Module 11 Interrupt Flag
 528      =1  SBIT (CCF10, SFR_PCA1CN, 4);           // PCA1 Module 10 Interrupt Flag
 529      =1  SBIT (CCF9, SFR_PCA1CN, 3);            // PCA1 Module 9 Interrupt Flag
 530      =1  SBIT (CCF8, SFR_PCA1CN, 2);            // PCA1 Module 8 Interrupt Flag
 531      =1  SBIT (CCF7, SFR_PCA1CN, 1);            // PCA1 Module 7 Interrupt Flag
 532      =1  SBIT (CCF6, SFR_PCA1CN, 0);            // PCA1 Module 6 Interrupt Flag
 533      =1  
 534      =1  // ADC0CN 0xE8
 535      =1  SBIT (AD0EN, SFR_ADC0CN, 7);           // ADC0 Enable
 536      =1  SBIT (BURSTEN, SFR_ADC0CN, 6);         // ADC0 Burst Enable
 537      =1  SBIT (AD0INT, SFR_ADC0CN, 5);          // ADC0 EOC Interrupt Flag
 538      =1  SBIT (AD0BUSY, SFR_ADC0CN, 4);         // ADC0 Busy Flag
 539      =1  SBIT (AD0WINT, SFR_ADC0CN, 3);         // ADC0 Window Compare Interrupt Flag
 540      =1  SBIT (AD0LJST, SFR_ADC0CN, 2);         // ADC0 Left Justified
 541      =1  SBIT (AD0CM1, SFR_ADC0CN, 1);          // ADC0 Start Of Conversion Mode Bit 1
 542      =1  SBIT (AD0CM0, SFR_ADC0CN, 0);          // ADC0 Start Of Conversion Mode Bit 0
 543      =1  
 544      =1  // SPI0CN 0xF8
 545      =1  SBIT (SPIF, SFR_SPI0CN, 7);            // SPI0 Interrupt Flag
 546      =1  SBIT (WCOL, SFR_SPI0CN, 6);            // SPI0 Write Collision Flag
 547      =1  SBIT (MODF, SFR_SPI0CN, 5);            // SPI0 Mode Fault Flag
 548      =1  SBIT (RXOVRN, SFR_SPI0CN, 4);          // SPI0 RX Overrun Flag
 549      =1  SBIT (NSSMD1, SFR_SPI0CN, 3);          // SPI0 Slave Select Mode 1
 550      =1  SBIT (NSSMD0, SFR_SPI0CN, 2);          // SPI0 Slave Select Mode 0
 551      =1  SBIT (TXBMT, SFR_SPI0CN, 1);           // SPI0 TX Buffer Empty Flag
 552      =1  SBIT (SPIEN, SFR_SPI0CN, 0);           // SPI0 Enable
 553      =1  
 554      =1  //-----------------------------------------------------------------------------
 555      =1  // Interrupt Priorities
 556      =1  //-----------------------------------------------------------------------------
 557      =1  
 558      =1  #define INTERRUPT_INT0             0   // External Interrupt 0
 559      =1  #define INTERRUPT_TIMER0           1   // Timer 0 Overflow
 560      =1  #define INTERRUPT_INT1             2   // External Interrupt 1
 561      =1  #define INTERRUPT_TIMER1           3   // Timer 1 Overflow
 562      =1  #define INTERRUPT_UART0            4   // UART0
 563      =1  #define INTERRUPT_TIMER2           5   // Timer 2 Overflow
 564      =1  #define INTERRUPT_SPI0             6   // SPI0
 565      =1  #define INTERRUPT_SMBUS0           7   // SMBus0 Interface
 566      =1  #define INTERRUPT_ADC0_WINDOW      8   // ADC0 Window Comparison
 567      =1  #define INTERRUPT_ADC0_EOC         9   // ADC0 End Of Conversion
 568      =1  #define INTERRUPT_PCA0            10   // PCA0 Peripheral
 569      =1  #define INTERRUPT_COMPARATOR0     11   // Comparator 0 Comparison
 570      =1  #define INTERRUPT_COMPARATOR1     12   // Comparator 1 Comparison
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 22  

 571      =1  #define INTERRUPT_TIMER3          13   // Timer 3 Overflow
 572      =1  #define INTERRUPT_LIN0            14   // LIN Bus Interrupt
 573      =1  #define INTERRUPT_VREG            15   // Voltage Regulator
 574      =1  #define INTERRUPT_CAN0            16   // CAN Bus Interrupt
 575      =1  #define INTERRUPT_PORT_MATCH      17   // Port Match
 576      =1  #define INTERRUPT_UART1           18   // UART1
 577      =1  #define INTERRUPT_PCA1            19   // PCA1 Peripheral
 578      =1  #define INTERRUPT_COMPARATOR2     20   // Comparator 2 Comparison
 579      =1  #define INTERRUPT_TIMER4          21   // Timer 4 Overflow
 580      =1  #define INTERRUPT_TIMER5          22   // Timer 5 Overflow
 581      =1  
 582      =1  
 583      =1  //-----------------------------------------------------------------------------
 584      =1  // SFR Page Definitions
 585      =1  //-----------------------------------------------------------------------------
 586      =1  
 587      =1  #define  CONFIG_PAGE       0x0F        // System and Port Configuration Page
 588      =1  #define  ACTIVE_PAGE       0x00        // Active Use Page
 589      =1  #define  ACTIVE2_PAGE      0x10        // Active Use Page 2
 590      =1  #define  CAN0_PAGE         0x0C        // CAN0 Registers
 591      =1  
 592      =1  //-----------------------------------------------------------------------------
 593      =1  // SDCC PDATA External Memory Paging Support
 594      =1  //-----------------------------------------------------------------------------
 595      =1  
 596      =1  #if defined SDCC
           =1 
           =1 SFR(_XPAGE, 0xAA); // Point to the EMI0CN register
           =1 
           =1 #endif
 601      =1  
 602      =1  //-----------------------------------------------------------------------------
 603      =1  // Header File PreProcessor Directive
 604      =1  //-----------------------------------------------------------------------------
 605      =1  
 606      =1  #endif                                 // #define C8051F580_DEFS_H
 607      =1  
 608      =1  //-----------------------------------------------------------------------------
 609      =1  // End Of File
 610      =1  //-----------------------------------------------------------------------------
  20          #include "global_define.h"
   1      =1  /*----------TYPE-------------------*/
   2      =1  
   3      =1  #define CAMERA
   4      =1  #define SYSCLK 24000000
   5      =1  /*----------SENSOR-----------------*/
   6      =1  
   7      =1  //      #define APTINA_126
   8      =1  //      #define APTINA_128
   9      =1          #define APTINA_AP0100                   0x03U
  10      =1          #define APTINA_ASX344                   0x04U
  11      =1  //      #define APTINA_ASX350AT
  12      =1  
  13      =1  
  14      =1  /*----------EEPROM-----------------*/
  15      =1  #define MXIC
  16      =1  //#define WINBOND
  17      =1  
  18      =1  /*----------DEVICE-----------------*/
  19      =1  //#define UART
  20      =1  #define SPI
  21      =1  #define I2C                                                     
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 23  

  22      =1  #define ADC
  23      =1  #define WATCHDOG
  24      =1  #define PCA
  25      =1  #define CAN
  26      =1  
  27      =1  #define EXINTERRUPT
  28      =1  
  29      =1  /*----------I2C---------------*/        // Use Timer1
  30      =1  //#define I2C_SPEED_100KHZ                      
  31      =1  #define I2C_SPEED_400KHZ                
  32      =1  
  33      =1  /*----------WATCHDOG---------------*/
  34      =1  #define WATCHDOG_ENABLE
  35      =1  //#define WATCHDOG_32MS
  36      =1  #define WATCHDOG_400MS
  37      =1  
  38      =1  /*----------VDDMONITOR-------------*/
  39      =1  #define VDDMONITOR_ENABLE
  40      =1  //#define VDDMONITOR_HIGH
  41      =1  #define VDDMONITOR_LOW
  42      =1  
  43      =1  /*----------TIMER-------------*/
  44      =1  //#define TIMER0                                        //Use Wait_ms()
  45      =1  //#define TIMER1                                                //Use SMBUS0
  46      =1  #define TIMER2                                          //1ms interrupt1
  47      =1  //#define TIMER3                                                //Use SMBUS0 low time out
  48      =1  //#define TIMER4                                        //1ms interrupt2
  49      =1  //#define TIMER5                                                //Use PCA0 (Watchdog)
  50      =1  
  51      =1  /*----------ETC..-----------------*/
  52      =1  #define TRUE    (U8)1
  53      =1  #define FALSE   (U8)0
  54      =1  
  55      =1  #define HIGH    (U8)1
  56      =1  #define LOW     (U8)0
  57      =1  
  58      =1  //CAN DATA
  59      =1  //#define MDPS11                                
  60      =1  //#define LANGUAGEINFO          
  61      =1  //#define HUTYPE                                
  62      =1  //#define GATEWAY                               
  63      =1  //#define NAVIONOFF                     
  64      =1  //#define G_SEL_DISP                
  65      =1  //#define CAM_REARCAMERA_REQ    
  66      =1  
  67      =1  //Operate Mode---------------------
  68      =1  #define OPERATE_STANDBY         (U8)1
  69      =1  #define OPERATE_INTERINIT       (U8)2
  70      =1  #define OPERATE_IDLE            (U8)3
  71      =1  #define OPERATE_RUNNING         (U8)4
  72      =1  
  73      =1  #define DTC_RECORD_WRITE
  74      =1  #define DTC_RECORD_CLEAR
  75      =1  
  76      =1  //Define Error
  77      =1  #define NO_ERROR                        (U8)0x00
  78      =1  #define ERROR_RX_COMM           (U8)0x01        //RX Error
  79      =1  #define ERROR_TX_COMM           (U8)0x02        //TX Error
  80      =1  
  81      =1  //#define ERROR_TX_COMM         (U8)0x02        //RX Error
  82      =1  
  83      =1  #define OPERATION_MODE_FIRMWARE    //firmware
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 24  

  84      =1  //#define OPERATION_MODE_DOWNLOAD    //tuning
  85      =1  
  86      =1  //BANK SET
  87      =1  #define BANK0                           (U8)0x00
  88      =1  #define BANK1                           (U8)0x10
  89      =1  #define BANK2                           (U8)0x20
  90      =1  #define BANK3                           (U8)0x30
  91      =1  //DIAGNOSTIC TEST
  92      =1  //#define DIAG_TEST_MCU_WD_ERR
  93      =1  //#define DIAG_TEST_MCU_MC_ERR
  94      =1  //#define DIAG_TEST_ISP_FV_ERR
  95      =1  //#define DIAG_TEST_ISP_FC_ERR
  96      =1  //#define DIAG_TEST_ISP_IS_ERR
  97      =1  //#define DIAG_TEST_ISP_CM_ERR
  98      =1  //#define DIAG_TEST_ISP_IT_ERR
  99      =1  //#define DIAG_TEST_VID_OC_ERR
 100      =1  //#define DIAG_TEST_VID_VO_ERR
 101      =1  
  21          #include "mgr_mcu.h"
   1      =1  
   2      =1  /* ----- Global Define -------------------------------*/
   3      =1  
   4      =1  #define DTC                                                             (U8)0x01
   5      =1  #define ONESPEC                                                 (U8)0x02
   6      =1  
   7      =1  /*----------------------------------------------------*/
   8      =1  #define PAGE_SIZE               512
   9      =1  
  10      =1  #define TGT_FLASH_SIZE                          (31*1024)   // Flash size of this MCU (1k Reserved)
  11      =1  
  12      =1  // Signature Bytes
  13      =1  #define APP_SIG_BYTE0             0x21
  14      =1  #define APP_SIG_BYTE1             0x48
  15      =1  #define APP_SIG_BYTE2             0x78
  16      =1  #define APP_SIG_BYTE3             0x92
  17      =1  
  18      =1  #define APP_START_SIG_ADDR     0x7FF0U
  19      =1  
  20      =1  #define APPLICATION_MODE      0
  21      =1  #define BOOTLOADER_MODE       1  
  22      =1  
  23      =1  #define INVALID      0x00
  24      =1  #define VALID        0x01
  25      =1  
  26      =1  extern void START_APPLICATION(void);   // Function prototype for app's Reset
  27      =1                                         // vector entry point
  28      =1                                         // Defined in F50x_Target_BL_Startup.A51
  29      =1  
  30      =1                                                                             // Bit masks for the RSTSRC SFR
  31      =1  #define PORSF  0x02
  32      =1  #define FERROR 0x40
  33      =1  
  34      =1  /* ----- Function ------------------------------------*/
  35      =1  void Init_McuTask(void);
  36      =1  void Reset_Mcu(void);
  37      =1  void Operate_McuTask();
  38      =1  void Mcu_StandBy(U8 *pError);
  39      =1  void Mcu_InterInit(U8 *pError);
  40      =1  void Mcu_Idle(U8 *pError);
  41      =1  void Mcu_Running(U8 *pError);
  42      =1  U8 Get_Dser_Vs_Status(void);
  43      =1  void Check_Ser_Vs();
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 25  

  44      =1  void Check_Dser_Vs();
  45      =1  
  46      =1  /*----------------------------------------------------*/
  47      =1  
  48      =1  /* ----- Extern Function -----------------------------*/
  49      =1  //extern U16 i2c_master_read(U8 slave_addr, U16 addr);
  50      =1  /*----------------------------------------------------*/
  51      =1  
  52      =1  /* ----- Global Value --------------------------------*/
  53      =1  /*----------------------------------------------------*/
  54      =1  
  55      =1  
  56      =1  
  22          #include "mgr_diag.h"
   1      =1  //#include "drv_i2c.h"
   2      =1  #ifndef MGR_DIAG_H
   3      =1  #define MGR_DIAG_H
   4      =1  /* ----- Global Define -------------------------------*/
   5      =1  //DTC INFO
   6      =1  #define DTC_MCU_WT_ERR                          0x00U
   7      =1  #define DTC_MCU_MC_ERR                          0x01U
   8      =1  #define DTC_SENSOR_FV_ERR                       0x02U
   9      =1  #define DTC_SENSOR_FC_ERR                       0x03U
  10      =1  #define DTC_SENSOR_ISPSTAT_ERR          0x04U
  11      =1  #define DTC_VIDEO_OUT_CUT_ERR           0x07U
  12      =1  #define DTC_VIDEO_OVER_VOL_ERR          0x08U
  13      =1  #define DTC_CODE_COUNT                          0x09U
  14      =1  
  15      =1  #define DTC_CODE_INTERNAL_ERROR         0x00U
  16      =1  #define DTC_CODE_SENSOR_ERROR           0x01U
  17      =1  #define DTC_CODE_OUTPUT_ERROR           0x02U
  18      =1  
  19      =1  
  20      =1  #define DTC_MCU_WD_ERROR                        Record_DTC_Error(DTC_MCU_WT_ERR)
  21      =1  #define DTC_MCU_WD_CLEAR                        Record_DTC_Clear(DTC_MCU_WT_ERR)
  22      =1  #define DTC_MCU_MC_ERROR                        Record_DTC_Error(DTC_MCU_MC_ERR)
  23      =1  #define DTC_MCU_MC_CLEAR                        Record_DTC_Clear(DTC_MCU_MC_ERR)
  24      =1  #define DTC_ISP_FV_ERROR                        Record_DTC_Error(DTC_SENSOR_FV_ERR)
  25      =1  #define DTC_ISP_FV_CLEAR                        Record_DTC_Clear(DTC_SENSOR_FV_ERR)
  26      =1  #define DTC_ISP_FC_ERROR                        Record_DTC_Error(DTC_SENSOR_FC_ERR)
  27      =1  #define DTC_ISP_FC_CLEAR                        Record_DTC_Clear(DTC_SENSOR_FC_ERR)
  28      =1  #define DTC_ISP_IS_ERROR                        Record_DTC_Error(DTC_SENSOR_ISPSTAT_ERR)
  29      =1  #define DTC_ISP_IS_CLEAR                        Record_DTC_Clear(DTC_SENSOR_ISPSTAT_ERR)
  30      =1  #define DTC_VID_OC_ERROR                        Record_DTC_Error(DTC_VIDEO_OUT_CUT_ERR)
  31      =1  #define DTC_VID_OC_CLEAR                        Record_DTC_Clear(DTC_VIDEO_OUT_CUT_ERR)
  32      =1  #define DTC_VID_VO_ERROR                        Record_DTC_Error(DTC_VIDEO_OVER_VOL_ERR)
  33      =1  #define DTC_VID_VO_CLEAR                        Record_DTC_Clear(DTC_VIDEO_OVER_VOL_ERR)
  34      =1          
  35      =1  
  36      =1  #define DTC_CURRENT_ERROR                       0x09U
  37      =1  #define DTC_CONFIRM_ERROR                       0x08U
  38      =1  #define DTC_CLEAR                                       0xFFU
  39      =1  
  40      =1  //SYSTEM INFO
  41      =1  #define SYS_HMC_SPEC                            0x02U
  42      =1  #define SYS_HMC_SPEC_L                          0x03U
  43      =1  
  44      =1  #define SYS_PART_NUMBER                         0x87U
  45      =1  #define SYS_PART_NUMBER_L                       0x00U
  46      =1  #define SYS_MANU_DATE                           0x8BU
  47      =1  #define SYS_MANU_DATE_L                         (U8)SYS_PART_NUMBER_L+0x0aU
  48      =1  #define SYS_HW_VERSION                          0x93U
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 26  

  49      =1  #define SYS_HW_VERSION_L                        (U8)SYS_MANU_DATE_L + 0x08U
  50      =1  #define SYS_SW_VERSION                          0x95U
  51      =1  #define SYS_SW_VERSION_L                        (U8)SYS_HW_VERSION_L + 0x03U
  52      =1  #define SYS_CAN_VERSION                         0x00U
  53      =1  #define SYS_CAN_VERSION_L                       (U8)SYS_SW_VERSION_L + 0x03U
  54      =1  #define SYS_CODE_COUNT                          0x07U
  55      =1  #define SYS_CODE_SIZE                           0x25U
  56      =1  #define SYS_WRITE_CODE_SIZE                     0x27U
  57      =1  //ROUTINE CONTROL 
  58      =1  
  59      =1  #define RTN_CTRL_ERASE_MEMORY           0xFF00U
  60      =1  #define RTN_CTRL_CHECK_PRG_DEPEND       0xFF01U
  61      =1  #define RTN_CTRL_SENSOR_RESET           0xF1F0U
  62      =1  #define RTN_CTRL_GUIDE_ONOFF            0xF1F1U
  63      =1  #define RTN_CTRL_WARNING_ONOFF          0xF1F2U
  64      =1  
  65      =1  #define RTN_CTRL_DEFAULT                        0x00U
  66      =1  #define RTN_CTRL_FIMR_UPDATE            0x01U //only RTN_CTRL_ERASE_MEMORY
  67      =1  #define RTN_CTRL_BINARY_UPDATE          0x02U //only RTN_CTRL_ERASE_MEMORY 
  68      =1  
  69      =1  #define HMC_SPEC_OPTIC_X_HIGH_PID                        4U
  70      =1  #define HMC_SPEC_OPTIC_X_LOW_PID                         5U
  71      =1  #define HMC_SPEC_OPTIC_Y_HIGH_PID                        6U
  72      =1  #define HMC_SPEC_OPTIC_Y_LOW_PID                         7U
  73      =1  #define HMC_SPEC_COUNTRY_CFG_PID                         8U
  74      =1  #define HMC_SPEC_TEMPERATURE_PID                         9U
  75      =1  #define HMC_SPEC_SAS_ANGLE_HIGH_PID                     10U
  76      =1  #define HMC_SPEC_SAS_ANGLE_LOW_PID                      11U
  77      =1  #define HMC_SPEC_DTC_CURRENT_HIGH_PID           12U
  78      =1  #define HMC_SPEC_DTC_CURRENT_LOW_PID            13U
  79      =1  #define HMC_SPEC_DTC_CONFIRM_HIGH_PID           14U
  80      =1  #define HMC_SPEC_DTC_CONFIRM_LOW_PID            15U
  81      =1  #define HMC_SPEC_TOTAL_COUNT                            16U
  82      =1  
  83      =1  #define OPTIC_X_HIGH_PID_1                       0x80U
  84      =1  #define OPTIC_X_LOW_PID_2                        0x40U
  85      =1  #define OPTIC_Y_HIGH_PID_3                       0x20U
  86      =1  #define OPTIC_Y_LOW_PID_4                        0x10U
  87      =1  #define COUNTRY_CFG_PID_5                        0x08U
  88      =1  #define TEMPERATURE_PID_6                        0x04U
  89      =1  #define SAS_ANGLE_HIGH_PID_7             0x02U
  90      =1  #define SAS_ANGLE_LOW_PID_8                      0x01U
  91      =1  #define DTC_CURRENT_HIGH_PID_9           0x80U
  92      =1  #define DTC_CURRENT_LOW_PID_A            0x40U
  93      =1  #define DTC_CONFIRM_HIGH_PID_B           0x20U
  94      =1  #define DTC_CONFIRM_LOW_PID_C            0x10U
  95      =1  
  96      =1  #define USE_CASE_1BYTE                           0xFFU  
  97      =1  #define USE_CASE_2BYTE                           0xF0U
  98      =1  #define USE_CASE_3BYTE                           0x00U
  99      =1  #define USE_CASE_4BYTE                           0x00U
 100      =1  
 101      =1  #define SAS_CLEAR                                        0x00U
 102      =1  #define SAS_ON                                           0x01U
 103      =1  #define SAS_PRE_ON                                       0x02U
 104      =1  
 105      =1  #define OPTIC_SETTING                           0x00U
 106      =1  #define ERASE_ONESPEC                           0x01U
 107      =1  #define ERASE_FLASH_ALL                         0x02U
 108      =1  
 109      =1  #define SIGNITURE_1_ADDR                        0xF000U
 110      =1  #define SIGNITURE_2_ADDR                        0xF001U
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 27  

 111      =1  #define SIGNITURE_3_ADDR                        0xF002U
 112      =1  #define SIGNITURE_4_ADDR                        0xF003U
 113      =1  #define SIGNITURE_1_BYTE                        0xAAU
 114      =1  #define SIGNITURE_2_BYTE                        0xBBU
 115      =1  #define SIGNITURE_3_BYTE                        0xCCU
 116      =1  #define SIGNITURE_4_BYTE                        0xDDU
 117      =1  
 118      =1  #define FIRMWARE_SIZE_ADDR                      0x2E000U
 119      =1  #define TUNING_SIZE_ADDR                        0x2D000U
 120      =1  #define FIRMWARE                                        0x30000U
 121      =1  #define TUNING                                          0x00000U
 122      =1  /*----------------------------------------------------*/
 123      =1  
 124      =1  /* ----- Function ------------------------------------*/
 125      =1  void Reset_Diag(void);
 126      =1  void Init_DiagTask(void);
 127      =1  void Operate_DiagTask();
 128      =1  void Diag_StandBy(U8 *pError);
 129      =1  void Diag_InterInit(U8 *pError);
 130      =1  void Diag_Idle(U8 *pError);
 131      =1  void Diag_Running(U8 *pError);
 132      =1  
 133      =1  void Diag_Ecu_Reset(void);
 134      =1  void Diag_Clear_DTC(void);
 135      =1  U8 Diag_Read_Dtc(U8 index);
 136      =1  void Diag_DTC_Error_WT(void);
 137      =1  
 138      =1  void Clear_DTC_Struct(void);
 139      =1  void Record_DTC_Error(U8 ID);
 140      =1  void Record_DTC_Clear(U8 ID);
 141      =1  void Diag_Read_Sys(U8 ID, U8 *Buf,U8 Length);
 142      =1  void Diag_Write_Sys(U8 ID, U8 *Buf,U8 Length);
 143      =1  void Diag_Check_Programming(void);
 144      =1  void Firmware_Update(void);
 145      =1  void Diag_Eeprom_Update(void);
 146      =1  void Diag_Request_Download(U8 *Buf,U8 Length);
 147      =1  void Diag_Write_Transfer_Data(U8 *Buf);
 148      =1  
 149      =1  /*----------------------------------------------------*/
 150      =1  
 151      =1  /* ----- Extern Function -----------------------------*/
 152      =1  //extern U16 i2c_master_read(U8 slave_addr, U16 addr);
 153      =1  /*----------------------------------------------------*/
 154      =1  
 155      =1  /* ----- Global Value --------------------------------*/
 156      =1  typedef struct {
 157      =1          U8 update_set;
 158      =1          U8 erase_set;
 159      =1          U8 write_count;
 160      =1          U32 total_write_cnt;    
 161      =1          U32 write_cnt;
 162      =1          U32 size;
 163      =1          U8 Write_Buf[256];
 164      =1          
 165      =1  } tMsg_Update;
 166      =1  
 167      =1  #endif
 168      =1  /*----------------------------------------------------*/
 169      =1  
 170      =1  
 171      =1  
 172      =1  
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 28  

  23          #include "drv_timer.h"
   1      =1  #ifndef DRV_TIMER_H
   2      =1  #define DRV_TIMER_H
   3      =1  
   4      =1  /* ----- Global Define -------------------------------*/
   5      =1  
   6      =1  #define TID_FRAME_VALIDE                        0x01U
   7      =1  #define TID_FRAME_COUNT                         0x02U
   8      =1  #define TID_OVERLAY_GUIDELINE           0x03U
   9      =1  #define TID_SENSOR_IDLE_PERIOD          0x04U
  10      =1  #define TID_I2C_COMM_CHECK                      0x05U
  11      =1  #define TID_VCAN                                        0x06U
  12      =1  #define TID_DTC_WRITE                   0x07U
  13      =1  #define TID_DIAG_ECU_RESET                      0x08U
  14      =1  #define TID_FIRME_UPDATE                        0x09U
  15      =1  #define TID_SENSOR_RESET                        0x0AU
  16      =1  #define TID_CHECKSTATUS_LOOP            0x0BU
  17      =1  #define TID_ADC_CHANGE_TIMER            0x0CU
  18      =1  #define TID_I2C_BUSY_CHECK                      0x0DU
  19      =1  #define TID_COUNT                                       0x0EU
  20      =1  
  21      =1  /*----------TIMER DELAY-------------*/
  22      =1  #define DT_FRAME_VALIDE                          80U
  23      =1  #define DT_FRAME_COUNT                          100U
  24      =1  #define DT_VCAN                                          10U
  25      =1  #define DT_OVERLAY_GUIDELINE         30U
  26      =1  #define DT_DTC_WRITE                    100U
  27      =1  #define DT_DIAG_ECU_RESET                   500U
  28      =1  #define DT_FIRME_UPDATE                          30U
  29      =1  #define DT_SENSOR_RESET                         500U
  30      =1  #define DT_SENSOR_IDLE_PERIOD           300U
  31      =1  #define DT_CHECKSTATUS_LOOP                      30U
  32      =1  #define DT_ADC_CHANGE_TIMER                  10U
  33      =1  #define DT_I2C_COMM_CHECK                    10U
  34      =1  #define DT_I2C_BUSY_CHECK                        50U
  35      =1  /*----------------------------------------------------*/
  36      =1  typedef struct {
  37      =1          U8      Set;
  38      =1          U32 Delay_Time;
  39      =1          U32 Cur_Time;
  40      =1          U32 End_Time;
  41      =1  }tMsg_Time_s;
  42      =1  
  43      =1  typedef struct {
  44      =1          U32 Tick_1ms;
  45      =1          U32     Limit;
  46      =1          U8      Over_Set;
  47      =1  }tMsg_Global_Tick;
  48      =1  
  49      =1  /* ----- Function ------------------------------------*/
  50      =1  void Timer0_Init(void);
  51      =1  void Timer1_Init(void);
  52      =1  #if defined(TIMER2)
  53      =1  void Timer2_Init(void);
  54      =1  #endif
  55      =1  void Timer3_Init(void);
  56      =1  void Timer4_Init(void);
  57      =1  void Timer5_Init(void);
  58      =1  void TIMER1__Init (void);
  59      =1  void Wait_ms (U16 ms);
  60      =1  void Global_Timer_Init(void);
  61      =1  void Delay_Time_Set(U8 ID, U16 Delay_Time);
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 29  

  62      =1  U8   Delay_Time_Get(U8 ID);
  63      =1  void Delay_Time_Expire(U8 ID);
  64      =1  U16 Get_Time(void);
  65      =1  /*----------------------------------------------------*/
  66      =1  
  67      =1  /* ----- Extern Function -----------------------------*/
  68      =1  extern SEG_XDATA tMsg_Global_Tick g_Global_Tick_Msg;
  69      =1  extern SEG_XDATA tMsg_Time_s    ga_tCAN_Time_Msg[TID_COUNT];
  70      =1  /*----------------------------------------------------*/
  71      =1  
  72      =1  /* ----- Global Value --------------------------------*/
  73      =1  /*----------------------------------------------------*/
  74      =1  
  75      =1  #endif
  24          #include "drv_mcu.h"
   1      =1  /* ----- Global Define -------------------------------*/
   2      =1  //#define  SYSCLK                                               (24000000)      // System clock frequency in Hz
   3      =1  /*----------------------------------------------------*/
   4      =1  
   5      =1  /* ----- Global Value --------------------------------*/
   6      =1  /* Pin Name Set */
   7      =1  SBIT (SW2_UPDATE_START,                 SFR_P1, 2);
   8      =1  SBIT (SW6_UPDOWN_MODE_SEL,              SFR_P1, 3);
   9      =1  SBIT (SW7_FIRMTUNING_MODE_SEL,  SFR_P1, 4);
  10      =1  SBIT (LED_STATUS_ERROR,                 SFR_P2, 0);
  11      =1  SBIT (LED_STATUS_UPDOWNLOAD,    SFR_P2, 1);
  12      =1  SBIT (MCU_F_ENABLE,                             SFR_P2, 3);
  13      =1  /*----------------------------------------------------*/
  14      =1  
  15      =1  /* ----- Function ------------------------------------*/
  16      =1  void Vdd_Monitor_Init(void);
  17      =1  void Osc_Init(void);
  18      =1  void Port_Init(void);
  19      =1  void Rstsrc_Init(void);
  20      =1  void Exinterrupt_Init(void);
  21      =1  void MCU_Reset(void);
  22      =1  
  23      =1  
  24      =1  /*----------------------------------------------------*/
  25      =1  
  26      =1  /* ----- Extern Function -----------------------------*/
  27      =1  
  28      =1  /*----------------------------------------------------*/
  29      =1  
  30      =1  
  31      =1  
  32      =1  
  33      =1  
  34      =1  
  35      =1  
  36      =1  
  37      =1  
  38      =1  
  39      =1  
  25          #include "drv_mem.h"
   1      =1  /* ----- Global Define -------------------------------*/
   2      =1  
   3      =1  /*----------------------------------------------------*/
   4      =1  
   5      =1  /* ----- Global Value --------------------------------*/
   6      =1  
   7      =1  /*----------------------------------------------------*/
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 30  

   8      =1  
   9      =1  /* ----- Function ------------------------------------*/
  10      =1  
  11      =1  /*----------------------------------------------------*/
  12      =1  
  13      =1  /* ----- Extern Function -----------------------------*/
  14      =1  
  15      =1  /*----------------------------------------------------*/
  16      =1  #ifndef DRV_MEM_H_
  17      =1  #define DRV_MEM_H_
  18      =1  
  19      =1  #include "compiler_defs.h"
   1      =2  //-----------------------------------------------------------------------------
   2      =2  // compiler_defs.h
   3      =2  //-----------------------------------------------------------------------------
   4      =2  // Portions of this file are copyright Maarten Brock
   5      =2  // http://sdcc.sourceforge.net
   6      =2  // Portions of this file are copyright 2010, Silicon Laboratories, Inc.
   7      =2  // http://www.silabs.com
   8      =2  //
   9      =2  // GNU LGPL boilerplate:
  10      =2  /** This library is free software; you can redistribute it and/or
  11      =2    * modify it under the terms of the GNU Lesser General Public
  12      =2    * License as published by the Free Software Foundation; either
  13      =2    * version 2.1 of the License, or (at your option) any later version.
  14      =2    *
  15      =2    * This library is distributed in the hope that it will be useful,
  16      =2    * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17      =2    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18      =2    * Lesser General Public License for more details.
  19      =2    *
  20      =2    * You should have received a copy of the GNU Lesser General Public
  21      =2    * License along with this library; if not, write to the Free Software
  22      =2    * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
  23      =2    *
  24      =2    * In other words, you are welcome to use, share and improve this program.
  25      =2    * You are forbidden to forbid anyone else to use, share and improve
  26      =2    * what you give them. Help stamp out software-hoarding!
  27      =2  **/
  28      =2  // Program Description:
  29      =2  //
  30      =2  // **Important Note**: This header file should be included before including
  31      =2  // a device-specific header file such as C8051F300_defs.h.
  32      =2  //
  33      =2  // Macro definitions to accomodate 8051 compiler differences in specifying
  34      =2  // special function registers and other 8051-specific features such as NOP
  35      =2  // generation, and locating variables in memory-specific segments.  The
  36      =2  // compilers are identified by their unique predefined macros. See also:
  37      =2  // http://predef.sourceforge.net/precomp.html
  38      =2  //
  39      =2  // SBIT and SFR define special bit and special function registers at the given
  40      =2  // address. SFR16 and SFR32 define sfr combinations at adjacent addresses in
  41      =2  // little-endian format. SFR16E and SFR32E define sfr combinations without
  42      =2  // prerequisite byte order or adjacency. None of these multi-byte sfr
  43      =2  // combinations will guarantee the order in which they are accessed when read
  44      =2  // or written.
  45      =2  //
  46      =2  // SFR16X and SFR32X for 16 bit and 32 bit xdata registers are not defined
  47      =2  // to avoid portability issues because of compiler endianness.
  48      =2  //
  49      =2  // Example:
  50      =2  // // my_mcu.c: main 'c' file for my mcu
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 31  

  51      =2  // #include <compiler_defs.h>  // this file
  52      =2  // #include <C8051xxxx_defs.h> // SFR definitions for specific MCU target
  53      =2  //
  54      =2  // SBIT  (P0_1, 0x80, 1);      // Port 0 pin 1
  55      =2  // SFR   (P0, 0x80);           // Port 0
  56      =2  // SFRX  (CPUCS, 0xE600);      // Cypress FX2 Control and Status register in
  57      =2  //                             // xdata memory at 0xE600
  58      =2  // SFR16 (TMR2, 0xCC);         // Timer 2, lsb at 0xCC, msb at 0xCD
  59      =2  // SFR16E(TMR0, 0x8C8A);       // Timer 0, lsb at 0x8A, msb at 0x8C
  60      =2  // SFR32 (MAC0ACC, 0x93);      // SiLabs C8051F120 32 bits MAC0 Accumulator,
  61      =2  //                             // lsb at 0x93, msb at 0x96
  62      =2  // SFR32E(SUMR, 0xE5E4E3E2);   // TI MSC1210 SUMR 32 bits Summation register,
  63      =2  //                             // lsb at 0xE2, msb at 0xE5
  64      =2  //
  65      =2  // Target:         C8051xxxx
  66      =2  // Tool chain:     Generic
  67      =2  // Command Line:   None
  68      =2  // 
  69      =2  // Release 2.6 - 14 DEC 2012 (GO)
  70      =2  //        -Added define for deprecated SDCC keyword 'at'
  71      =2  // Release 2.5 - 12 SEP 2012 (TP)
  72      =2  //    -Added defines for deprecated SDCC keywords bit and code
  73      =2  // Release 2.4 - 27 AUG 2012 (TP)
  74      =2  //    -Added defines for deprecated SDCC keywords interrupt, _asm, and _endasm
  75      =2  // Release 2.3 - 27 MAY 2010 (DM)
  76      =2  //    -Removed 'LOCATED_VARIABLE' pragma from Keil because it is not supported
  77      =2  // Release 2.2 - 06 APR 2010 (ES)
  78      =2  //    -Removed 'PATHINCLUDE' pragma from Raisonance section
  79      =2  // Release 2.1 - 16 JUL 2009 (ES)
  80      =2  //    -Added SEGMENT_POINTER macro definitions for SDCC, Keil, and Raisonance
  81      =2  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for Raisonance
  82      =2  // Release 2.0 - 19 MAY 2009 (ES)
  83      =2  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for SDCC and Keil
  84      =2  // Release 1.9 - 23 OCT 2008 (ES)
  85      =2  //    -Updated Hi-Tech INTERRUPT and INTERRUPT_USING macro definitions
  86      =2  //    -Added SFR16 macro defintion for Hi-Tech
  87      =2  // Release 1.8 - 31 JUL 2008 (ES)
  88      =2  //    -Added INTERRUPT_USING and FUNCTION_USING macro's
  89      =2  //    -Added macro's for IAR
  90      =2  //    -Corrected Union definitions for Hi-Tech and added SFR16 macro defintion
  91      =2  // Release 1.7 - 11 SEP 2007 (BW)
  92      =2  //    -Added support for Raisonance EVAL 03.03.42 and Tasking Eval 7.2r1
  93      =2  // Release 1.6 - 27 AUG 2007 (BW)
  94      =2  //    -Updated copyright notice per agreement with Maartin Brock
  95      =2  //    -Added SDCC 2.7.0 "compiler.h" bug fixes
  96      =2  //    -Added memory segment defines (SEG_XDATA, for example)
  97      =2  // Release 1.5 - 24 AUG 2007 (BW)
  98      =2  //    -Added support for NOP () macro
  99      =2  //    -Added support for Hi-Tech ver 9.01
 100      =2  // Release 1.4 - 07 AUG 2007 (PKC)
 101      =2  //    -Removed FID and fixed formatting.
 102      =2  // Release 1.3 - 30 SEP 2007 (TP)
 103      =2  //    -Added INTERRUPT_PROTO_USING to properly support ISR context switching
 104      =2  //     under SDCC.
 105      =2  // Release 1.2 - (BW)
 106      =2  //    -Added support for U8,U16,U32,S8,S16,S32,UU16,UU32 data types
 107      =2  // Release 1.1 - (BW)
 108      =2  //    -Added support for INTERRUPT, INTERRUPT_USING, INTERRUPT_PROTO,
 109      =2  //     SEGMENT_VARIABLE, VARIABLE_SEGMENT_POINTER,
 110      =2  //     SEGMENT_VARIABLE_SEGMENT_POINTER, and LOCATED_VARIABLE
 111      =2  // Release 1.0 - 29 SEP 2006 (PKC)
 112      =2  //    -Initial revision
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 32  

 113      =2  
 114      =2  //-----------------------------------------------------------------------------
 115      =2  // Header File Preprocessor Directive
 116      =2  //-----------------------------------------------------------------------------
 117      =2  
 118      =2  #ifndef COMPILER_DEFS_H
           =2 #define COMPILER_DEFS_H
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 // Macro definitions
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // SDCC - Small Device C Compiler
           =2 // http://sdcc.sourceforge.net
           =2 
           =2 #if defined SDCC
           =2 
           =2 #if (SDCC >= 300)
           =2 
           =2 #define interrupt __interrupt
           =2 #define _asm __asm
           =2 #define _endasm __endasm
           =2 #define bit __bit
           =2 #define code __code
           =2 #define at __at
           =2 
           =2 #endif
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   __xdata
           =2 # define SEG_DATA  __data
           =2 # define SEG_NEAR  __data
           =2 # define SEG_IDATA __idata
           =2 # define SEG_XDATA __xdata
           =2 # define SEG_PDATA __pdata
           =2 # define SEG_CODE  __code
           =2 # define SEG_BDATA __bdata
           =2 
           =2 # define SBIT(name, addr, bit)  __sbit  __at(addr+bit)                  name
           =2 # define SFR(name, addr)        __sfr   __at(addr)                      name
           =2 # define SFRX(name, addr)       xdata volatile unsigned char __at(addr) name
           =2 # define SFR16(name, addr)      __sfr16 __at(((addr+1U)<<8) | addr)     name
           =2 # define SFR16E(name, fulladdr) __sfr16 __at(fulladdr)                  name
           =2 # define SFR32(name, addr)      __sfr32 __at(((addr+3UL)<<24) | ((addr+2UL)<<16) | ((addr+1UL)<<8) | addr)
             - name
           =2 # define SFR32E(name, fulladdr) __sfr32 __at(fulladdr)                  name
           =2 
           =2 # define INTERRUPT(name, vector) void name (void) interrupt (vector)
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =2 # define INTERRUPT_PROTO(name, vector) void name (void) interrupt (vector)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using (regnum
             -)
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter) using (
             -regnum)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 33  

           =2 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment at (addr) vartype name = init
           =2 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) locsegment at (addr) vartype name
           =2 
           =2 // used with UU16
           =2 # define LSB 0
           =2 # define MSB 1
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 //# define b0 0
           =2 //# define b1 1
           =2 //# define b2 2
           =2 //# define b3 3
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 #define NOP() _asm NOP _endasm
           =2 
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Raisonance (must be placed before Keil C51)
           =2 // http://www.raisonance.com
           =2 
           =2 #elif defined __RC51__
           =2 
           =2 //#error Raisonance C51 detected.
           =2 
           =2 # define SEG_GENERIC generic     //SEG_GENERIC only applies to pointers in Raisonance, not variables.
           =2 # define SEG_FAR   xdata
           =2 # define SEG_DATA  data
           =2 # define SEG_NEAR  data
           =2 # define SEG_IDATA idata
           =2 # define SEG_XDATA xdata
           =2 # define SEG_PDATA pdata
           =2 # define SEG_CODE  code
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 34  

           =2 # define SEG_BDATA bdata
           =2 
           =2 # define SBIT(name, addr, bit)  at (addr+bit) sbit         name
           =2 # define SFR(name, addr)        sfr at addr                name
           =2 # define SFR16(name, addr)      sfr16 at addr              name
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =2 # define INTERRUPT_PROTO(name, vector) void name (void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) at addr locsegment vartype name
           =2 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) at addr locsegment vartype name
           =2 
           =2 
           =2 // used with UU16
           =2 # define LSB 1
           =2 # define MSB 0
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 //# define b0 3
           =2 //# define b1 2
           =2 //# define b2 1
           =2 //# define b3 0
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 35  

           =2 } UU32;
           =2 
           =2 // NOP () macro support -- NOP is opcode 0x00
           =2 #define NOP() asm { 0x00 }
           =2 
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 
           =2 // Keil C51
           =2 // http://www.keil.com
           =2 
           =2 #elif defined __C51__
           =2 
           =2 //#error Keil C51 detected.
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   xdata
           =2 # define SEG_DATA  data
           =2 # define SEG_NEAR  data
           =2 # define SEG_IDATA idata
           =2 # define SEG_XDATA xdata
           =2 # define SEG_PDATA pdata
           =2 # define SEG_CODE  code
           =2 # define SEG_BDATA bdata
           =2 
           =2 # define SBIT(name, addr, bit)  sbit  name = addr^bit
           =2 # define SFR(name, addr)        sfr   name = addr
           =2 # define SFR16(name, addr)      sfr16 name = addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =2 # define INTERRUPT_PROTO(name, vector) void name (void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =2 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) vartype locsegment name _at_ addr
           =2 
           =2 // used with UU16
           =2 # define LSB 1
           =2 # define MSB 0
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 //# define b0 3
           =2 // define b1 2
           =2 //# define b2 1
           =2 //# define b3 0
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 36  

           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 extern void _nop_ (void);
           =2 #define NOP() _nop_()
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Hi-Tech 8051
           =2 // http://www.htsoft.com
           =2 
           =2 #elif defined HI_TECH_C
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   far
           =2 # define SEG_DATA  data
           =2 # define SEG_NEAR  near
           =2 # define SEG_IDATA idata
           =2 # define SEG_XDATA xdata
           =2 # define SEG_PDATA pdata
           =2 # define SEG_CODE  code
           =2 # define SEG_BDATA bdata
           =2 
           =2 
           =2 # define SBIT(name, addr, thebit) static volatile bit name @ (addr + thebit)
           =2 # define SFR(name, addr)          static volatile unsigned char name @ addr
           =2 # define SFR16(name, addr)        static volatile unsigned int name @ addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector)       void name (void) interrupt vector
           =2 # define INTERRUPT_PROTO(name, vector)
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =2 // Note: Hi-Tech does not support functions using different register banks. Register
           =2 //       banks can only be specified in interrupts. If a function is called from
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 37  

           =2 //       inside an interrupt, it will use the same register bank as the interrupt.
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment vartype name @ addr
           =2 
           =2 // used with UU16
           =2 # define LSB 0
           =2 # define MSB 1
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 # define b0 0
           =2 # define b1 1
           =2 # define b2 2
           =2 # define b3 3
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 #define NOP() asm(" nop ")
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Tasking / Altium
           =2 // http://www.altium.com/tasking
           =2 
           =2 
           =2 #elif defined _CC51
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   _xdat
           =2 # define SEG_DATA  _data
           =2 # define SEG_NEAR  _data
           =2 # define SEG_IDATA _idat
           =2 # define SEG_XDATA _xdat
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 38  

           =2 # define SEG_PDATA _pdat
           =2 # define SEG_CODE  _rom
           =2 # define SEG_BDATA _bdat
           =2 
           =2 # define SBIT(name, addr, bit)  _sfrbit  name _at(addr+bit)
           =2 # define SFR(name, addr)        _sfrbyte name _at(addr)
           =2 # define SFRX(name, addr)       _xdat volatile unsigned char name _at(addr)
           =2 #if _CC51 > 71
           =2 # define SFR16(name, addr)      _sfrword _little name _at(addr)
           =2 #else
           =2 # define SFR16(name, addr)      /* not supported */
           =2 #endif
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector) _interrupt (vector) void name (void)
           =2 # define INTERRUPT_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =2 # define INTERRUPT_PROTO(name, vector) _interrupt (vector) void name (void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =2 
           =2 // When calling FUNCTION_USING in Tasking, the function must be called from an interrupt or Main which
           =2 // is also using the same register bank. If not, the compiler will generate an error.
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (parameter
             -)
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (par
             -ameter)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) vartype locsegment name _at( addr )
           =2 
           =2 // used with UU16
           =2 # define LSB 1
           =2 # define MSB 0
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 //# define b0 3
           =2 //# define b1 2
           =2 //# define b2 1
           =2 //# define b3 0
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 39  

           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 extern void _nop (void);
           =2 #define NOP() _nop()
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 
           =2 // IAR 8051
           =2 // http://www.iar.com
           =2 
           =2 #elif defined __ICC8051__
           =2 
           =2 #include <stdbool.h>
           =2 #include <intrinsics.h>
           =2 
           =2 # define SBIT(name, addr, bit)  __bit __no_init volatile bool name @ (addr+bit)
           =2 # define SFR(name, addr)        __sfr __no_init volatile unsigned char name @ addr
           =2 # define SFRX(name, addr)       __xdata __no_init volatile unsigned char name @ addr
           =2 # define SFR16(name, addr)      __sfr __no_init volatile unsigned int  name @ addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr) /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define SEG_GENERIC __generic
           =2 # define SEG_FAR  __xdata
           =2 # define SEG_DATA __data
           =2 # define SEG_NEAR __data
           =2 # define SEG_IDATA __idata
           =2 # define SEG_XDATA __xdata
           =2 # define SEG_PDATA __pdata
           =2 # define SEG_CODE  __code
           =2 # define SEG_BDATA __bdata
           =2 
           =2 #define bit bool
           =2 
           =2 # define _PPTOSTR_(x) #x
           =2 # define _PPARAM_(address) _PPTOSTR_(vector=address * 8 + 3)
           =2 # define _PPARAM2_(regbank) _PPTOSTR_(register_bank=regbank)
           =2 # define INTERRUPT(name, vector) _Pragma(_PPARAM_(vector)) __interrupt void name(void)
           =2 # define INTERRUPT_PROTO(name, vector)  __interrupt void name(void)
           =2 # define INTERRUPT_USING(name, vector, regnum) _Pragma(_PPARAM2_(regnum)) _Pragma(_PPARAM_(vector)) __inte
             -rrupt void name(void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) __interrupt void name(void)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =2 // Note: IAR does not support functions using different register banks. Register
           =2 //       banks can only be specified in interrupts. If a function is called from
           =2 //       inside an interrupt, it will use the same register bank as the interrupt.
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment)  locsegment vartype name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment  * name
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 40  

           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment __no_init vartype name @ addr
           =2 
           =2 // used with UU16
           =2 # define LSB 0
           =2 # define MSB 1
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 //# define b0 0
           =2 //# define b1 1
           =2 //# define b2 2
           =2 //# define b3 3
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 
           =2 #define NOP() __no_operation();
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Crossware
           =2 // http://www.crossware.com
           =2 
           =2 #elif defined _XC51_VER
           =2 # define SBIT(name, addr, bit)  _sfrbit  name = (addr+bit)
           =2 # define SFR(name, addr)        _sfr     name = addr
           =2 # define SFR16(name, addr)      _sfrword name = addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Wickenhäuser
           =2 // http://www.wickenhaeuser.de
           =2 
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 41  

           =2 #elif defined __UC__
           =2 # define SBIT(name, addr, bit)  unsigned char bit  name @ (addr+bit)
           =2 # define SFR(name, addr)        near unsigned char name @ addr
           =2 # define SFR16(name, addr)      /* not supported */
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Default
           =2 // Unknown compiler
           =2 
           =2 #else
           =2 # warning unrecognized compiler
           =2 # define SBIT(name, addr, bit)  volatile bool           name
           =2 # define SFR(name, addr)        volatile unsigned char  name
           =2 # define SFRX(name, addr)       volatile unsigned char  name
           =2 # define SFR16(name, addr)      volatile unsigned short name
           =2 # define SFR16E(name, fulladdr) volatile unsigned short name
           =2 # define SFR32(name, fulladdr)  volatile unsigned long  name
           =2 # define SFR32E(name, fulladdr) volatile unsigned long  name
           =2 
           =2 #endif
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 // Header File PreProcessor Directive
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 #endif                                 // #define COMPILER_DEFS_H
 689      =2  
 690      =2  //-----------------------------------------------------------------------------
 691      =2  // End Of File
 692      =2  //-----------------------------------------------------------------------------
  20      =1  //-----------------------------------------------------------------------------
  21      =1  // Open Header #define
  22      =1  //-----------------------------------------------------------------------------
  23      =1  
  24      =1  
  25      =1  
  26      =1  //-----------------------------------------------------------------------------
  27      =1  // Structures, Unions, Enumerations, and Type Definitions
  28      =1  //-----------------------------------------------------------------------------
  29      =1  #define DTCCODE_ADDRESS                                 (0x8800)
  30      =1  #define ONESPEC_ADDRESS                                 (0x8D00)
  31      =1  #define SYSINFO_ADDRESS                                 (0x9200)
  32      =1  #define DTC_CODE_SIZE                                   (0x6)
  33      =1  #define PAGE_SIZE                                               (0x100)
*** WARNING C317 IN LINE 33 OF drv_mem.h: attempt to redefine macro 'PAGE_SIZE'
  34      =1  
  35      =1  typedef U16 FLADDR;
  36      =1  
  37      =1  //-----------------------------------------------------------------------------
  38      =1  // Global Constants
  39      =1  //-----------------------------------------------------------------------------
  40      =1  
  41      =1  #ifndef FLASH_PAGESIZE
  42      =1  #define FLASH_PAGESIZE (512)
  43      =1  #endif
  44      =1  
  45      =1  #ifndef FLASH_TEMP
  46      =1  #define FLASH_TEMP 0x7800L             // For 32K Flash devices
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 42  

  47      =1  //#define FLASH_TEMP 0x3C00L           // For 16K Flash devices
  48      =1  #endif
  49      =1  
  50      =1  #ifndef FLASH_LAST
  51      =1  #define FLASH_LAST 0x7A00L             // For 32K Flash devices
  52      =1  //#define FLASH_LAST 0x3E00L           // For 16K Flash devices
  53      =1  #endif
  54      =1  
  55      =1  #define PAGE_SIZE               256U
*** WARNING C317 IN LINE 55 OF drv_mem.h: attempt to redefine macro 'PAGE_SIZE'
  56      =1  //-----------------------------------------------------------------------------
  57      =1  // Exported Function Prototypes
  58      =1  //-----------------------------------------------------------------------------
  59      =1  
  60      =1  // FLASH read/write/erase routines
  61      =1  
  62      =1  // FLASH update/copy routines
  63      =1  void FLASH_Update (FLADDR dest, U8 *src, U16 numbytes);
  64      =1  void FLASH_Copy (FLADDR dest, FLADDR src, U16 numbytes);
  65      =1  
  66      =1  // FLASH test routines
  67      =1  void F560_FLASH_Fill (FLADDR addr, U16 length, U8 fill);
  68      =1  //-----------------------------------------------------------------------------
  69      =1  // Close Header #define
  70      =1  //-----------------------------------------------------------------------------
  71      =1  void Mem_Flash_Clear(U16 ID);
  72      =1  void Flash_Clear(U16 ADDRESS);
  73      =1  U8 Mem_DTC_Flash_Read(U8 *DTC_Error);
  74      =1  void Mem_DTC_Flash_Write(U8 ID);
  75      =1  void Mem_DTC_Flash_Clear(U8 ID);
  76      =1  U8 Mem_DTC_Flash_Change_DTC_Error(void);
  77      =1  U8 FLASH_ByteWrite (FLADDR addr, U8 byte);
  78      =1  void FLASH_Write_Buf (FLADDR dest, U8 *src, U16 numbytes);
  79      =1  U8 FLASH_ByteRead (FLADDR addr);
  80      =1  U8 FLASH_PageErase (FLADDR addr);
  81      =1  void FLASH_Read_Buf (U8 *dest, FLADDR src, U16 numbytes,U8 BANK);
  82      =1  #endif    // _F560_FLASHPRIMITIVES_H_
  83      =1  
  84      =1  //-----------------------------------------------------------------------------
  85      =1  // End Of File
  86      =1  //-----------------------------------------------------------------------------
  26          #include "drv_adc.h"
   1      =1  #ifndef DRV_ADC_H
   2      =1  #define DRV_ADC_H
   3      =1  
   4      =1  
   5      =1  /* ----- Global Define -------------------------------*/
   6      =1  #define ANALOG_INPUTS                   1
   7      =1  #define INT_DEC                 256        // Integrate and decimate ratio
   8      =1  
   9      =1  #define ADC_65V                 0x00U
  10      =1  #define ADC_ACC                 0x01U
  11      =1  #define ADC_IGN                 0x02U
  12      =1  
  13      =1  #define CHECK_65V_ACC_SHORT     0xD010
  14      =1  #define CHECK_65V_GND_SHORT     0x6530
  15      =1  
  16      =1  #define CHECK_ACC_85V                   0x98D0
  17      =1  #define CHECK_ACC_70V                   0x82AF
  18      =1  #define CHECK_IGN_70V                   0x88EB
  19      =1  #define CHECK_IGN_65V                   0x8150
  20      =1  #define CHECK_IGN_90V                   0x9EC8
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 43  

  21      =1  #define CHECK_IGN_16V                   0xC350
  22      =1  
  23      =1  #define ADC_ACC_HIGH                    0x01
  24      =1  #define ADC_ACC_LOW                             0x02
  25      =1  #define ADC_ACC_LOW_70V         0x03
  26      =1  
  27      =1  #define ADC_IGN_HIGH                    0x01
  28      =1  #define ADC_IGN_MID                             0x02
  29      =1  #define ADC_IGN_LOW                             0x03
  30      =1  
  31      =1  #define ADC_65V_HIGH                    0x01
  32      =1  #define ADC_65V_LOW                             0x02
  33      =1  
  34      =1  
  35      =1  #define SCALE                    1000L // Scale for temp calculations
  36      =1  #define SAMPLING_NUMBER            256 // Number of samples per calculation
  37      =1  
  38      =1  #define OVER_ROUND                  10 // Number of shifts (>>N) to reach the
  39      =1  //#define OVER_ROUND                  10 // Number of shifts (>>N) to reach the
  40      =1                                         // correct number of bits of precision
  41      =1  
  42      =1  //    T(C) = 3.0469*ADC_sum - 265.61;
  43      =1  #define REV_B                     0x01 // Value of the REVID register for
  44      =1                                         // revision B
  45      =1  //#define SLOPE_REV_B               2578 // Slope of the temp transfer function
  46      =1  #define SLOPE_REV_B               3047   // Slope of the temp transfer function
  47      =1  #define OFFSET_REV_B           265610 // Offset for the temp transfer function
  48      =1                                         // These values are for revision B
  49      =1                                         // devices with the equation
  50      =1                                         //     Vtemp = 2.67T(C) + 713mV
  51      =1  
  52      =1  #define REV_C                     0x02 // Value of the REVID register for
  53      =1                                         // revision C
  54      =1  #define SLOPE_REV_C               2261 // Slope of the temp transfer function
  55      =1  #define OFFSET_REV_C           265610L // Offset for the temp transfer function
  56      =1  /*----------------------------------------------------*/
  57      =1  
  58      =1  
  59      =1  /* ----- Global Value --------------------------------*/
  60      =1  
  61      =1  /*----------------------------------------------------*/
  62      =1  
  63      =1  
  64      =1  /* ----- Function ------------------------------------*/
  65      =1  void ADC_Init(void);
  66      =1  U8 Get_Video_Signal(void);
  67      =1  U8 Get_Temperature(void);
  68      =1  U8 Get_ACC_State(void);
  69      =1  U8 Get_IGN_State(void);
  70      =1  void Temperature_compute(void);
  71      =1  void Acc_Compute(void);
  72      =1  void Ign_Compute(void);
  73      =1  void V65_Compute(void);
  74      =1  /*
  75      =1  U8 Check_65V_ACC_Short(void);
  76      =1  
  77      =1  U8 Check_65V_GND_Short(void);
  78      =1  
  79      =1  
  80      =1  U8 Check_ACC_85V_Low(void);
  81      =1  
  82      =1  U8 Check_ACC_85V_High(void);
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 44  

  83      =1  
  84      =1  U8 Check_IGN_70V_High(void);
  85      =1  
  86      =1  U8 Check_IGN_65V_Low(void);
  87      =1  */
  88      =1  
  89      =1  
  90      =1  /*----------------------------------------------------*/
  91      =1  
  92      =1  
  93      =1  /* ----- INTERRUPT -----------------------------------*/
  94      =1  
  95      =1  /*----------------------------------------------------*/
  96      =1  
  97      =1  /* ----- Extern Function -----------------------------*/
  98      =1  
  99      =1  /*----------------------------------------------------*/
 100      =1  
 101      =1  #endif
 102      =1  
  27          // #include "desc.h"
  28          //#include "nm_basic.h"
  29          //#include "il_inc.h"
  30          // typedef vuint8_least DescSvcInstIndex;
  31          // extern DescSetState(DescSvcInstIndex svcInstHandle);
  32          /*--------------------------------------------------------------*/
  33          // extern DescOemCommControlInfo  g_descCommControlInfo;
  34          void    main(void);
  35          
  36          // SEG_XDATA U8 App_FW_Valid = 0x00U;
  37          extern void START_APPLICATION(void);   // Function prototype for app's Reset
  38          // SEG_XDATA U8 pin_buf[8];
  39          // SEG_XDATA U8 IGN_Time_Out = 0x00;
  40          // extern SEG_XDATA volatile U32 IGN_value;
  41          
  42          INTERRUPT_PROTO (Timer2_ISR, INTERRUPT_TIMER2);
  43          /*****************************************************************************
  44          FUNCTION:
  45            - main
  46          
  47          Purpose:
  48            - 
  49          *****************************************************************************/
  50          
  51          void main(void)
  52          { 
  53   1              // SEG_XDATA volatile U8 buf;
  54   1              // U8 Reserved_Address;
  55   1              SEG_XDATA volatile U8 In_Mode = 0x00U;
  56   1              // SEG_XDATA volatile U8 On_Time;
  57   1              // DescStateGroup          checkSessionState;
  58   1              // DescSvcInstIndex        reqSvcInstHandle;
  59   1      
  60   1              PSW |= 0x02;    
  61   1              Init_McuTask();
  62   1              //MCU_SENSOR_RESET = 0x01U;
  63   1              EA = (U8)1;
  64   1              Wait_ms(100U);
  65   1              
  66   1              In_Mode = 0x00U;
  67   1              
  68   1              if (In_Mode == 0x01)
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 45  

  69   1              {
  70   2                      // If the signature is invalid, force bootloader mode.
  71   2                      PSW |= 0x02;
  72   2                      Spi_Init();     
*** WARNING C206 IN LINE 72 OF main.c: 'Spi_Init': missing function-prototype
  73   2                      //MCU_SENSOR_RESET = 0x00U;
  74   2                      //MCU_MCLK_ENABLE = 0x00U;
  75   2              }
  76   1              else
  77   1              {
  78   2                      PSW = PSW & ~(0x02);
  79   2                      START_APPLICATION();         // Jump to Application FW
  80   2              }
  81   1      
  82   1              // Delay_Time_Set(TID_VCAN,DT_VCAN);
  83   1              // VCan_Init();
  84   1              // VCan_Start();
  85   1      
  86   1              // checkSessionState = kDescStateSessionExtendedDiagnosticMode;
  87   1              // DescSetStateSession(checkSessionState);
  88   1              // checkSessionState = kDescStateSessionECUProgrammingMode;
  89   1              // DescSetStateSession(checkSessionState);
  90   1              // checkSessionState = kDescStateSecurityAccessUnlockedL1;
  91   1              // DescSetStateSecurityAccess(checkSessionState);
  92   1      
  93   1              // while(1)
  94   1              // {
  95   1                      // On_Time = Delay_Time_Get(TID_VCAN);
  96   1                      // if ( On_Time == TRUE )
  97   1                      // {    
  98   1                              // VCan_Task();
  99   1                      // }
 100   1                      // On_Time = Delay_Time_Get(TID_DIAG_ECU_RESET);
 101   1                      // if ( On_Time == TRUE)
 102   1                      // {
 103   1                              // RSTSRC = 0x12U;
 104   1                      // }
 105   1              // }
 106   1      }
 107          
 108          
 109          INTERRUPT(TIMER2_ISR, INTERRUPT_TIMER2)
 110          {
 111   1              SEG_XDATA U8 i = 0x00U;
 112   1              TF2H = 0x00U;
 113   1      
 114   1              g_Global_Tick_Msg.Tick_1ms++;
 115   1              if ( g_Global_Tick_Msg.Over_Set == FALSE)
 116   1              {
 117   2                      if ( g_Global_Tick_Msg.Tick_1ms >= 0xFFFFU )
 118   2                      {
 119   3                              if ( g_Global_Tick_Msg.Tick_1ms >= g_Global_Tick_Msg.Limit )
 120   3                              {
 121   4                                      g_Global_Tick_Msg.Tick_1ms = (U32)0;
 122   4                                      for ( i = (U8)0; i <= TID_COUNT; i++)
 123   4                                      {
 124   5                                              ga_tCAN_Time_Msg[i].End_Time = (U32)0;
 125   5                                      }                               
 126   4                              }
 127   3                              else
 128   3                              {
 129   4                                      g_Global_Tick_Msg.Over_Set = TRUE;
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 46  

 130   4                                      g_Global_Tick_Msg.Limit = g_Global_Tick_Msg.Limit - 0xFFFFU;
 131   4                              }
 132   3                      }
 133   2              }
 134   1              else
 135   1              {
 136   2                      g_Global_Tick_Msg.Limit--;
 137   2                      if ( g_Global_Tick_Msg.Limit <= (U8)0 )
 138   2                      {
 139   3                              g_Global_Tick_Msg.Tick_1ms = (U16)0;
 140   3                              g_Global_Tick_Msg.Over_Set = FALSE;
 141   3                              for ( i = 0; i <= TID_COUNT; i++)
 142   3                              {
 143   4                                      ga_tCAN_Time_Msg[i].End_Time -= ga_tCAN_Time_Msg[i].Cur_Time;
 144   4                              }
 145   3                      }
 146   2              }
 147   1      }
 148          /* end of file */
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 47  

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION main (BEGIN)
                                           ; SOURCE LINE # 51
                                           ; SOURCE LINE # 52
                                           ; SOURCE LINE # 55
0000 E4                CLR     A
0001 900000      R     MOV     DPTR,#In_Mode
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 60
0005 43D002            ORL     PSW,#02H
                                           ; SOURCE LINE # 61
0008 120000      E     LCALL   Init_McuTask
                                           ; SOURCE LINE # 63
000B D2AF              SETB    EA
                                           ; SOURCE LINE # 64
000D 7F64              MOV     R7,#064H
000F 7E00              MOV     R6,#00H
0011 120000      E     LCALL   _Wait_ms
                                           ; SOURCE LINE # 66
0014 E4                CLR     A
0015 900000      R     MOV     DPTR,#In_Mode
0018 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 68
0019 E0                MOVX    A,@DPTR
001A B40107            CJNE    A,#01H,?C0001
                                           ; SOURCE LINE # 69
                                           ; SOURCE LINE # 71
001D 43D002            ORL     PSW,#02H
                                           ; SOURCE LINE # 72
0020 120000      E     LCALL   Spi_Init
                                           ; SOURCE LINE # 75
0023 22                RET     
0024         ?C0001:
                                           ; SOURCE LINE # 77
                                           ; SOURCE LINE # 78
0024 53D0FD            ANL     PSW,#0FDH
                                           ; SOURCE LINE # 79
0027 120000      E     LCALL   START_APPLICATION
                                           ; SOURCE LINE # 80
                                           ; SOURCE LINE # 106
002A         ?C0003:
002A 22                RET     
             ; FUNCTION main (END)

             ; FUNCTION TIMER2_ISR (BEGIN)
0000 C0E0              PUSH    ACC
0002 C0F0              PUSH    B
0004 C083              PUSH    DPH
0006 C082              PUSH    DPL
0008 C0D0              PUSH    PSW
000A E8                MOV     A,R0
000B C0E0              PUSH    ACC
000D E9                MOV     A,R1
000E C0E0              PUSH    ACC
0010 EA                MOV     A,R2
0011 C0E0              PUSH    ACC
0013 EB                MOV     A,R3
0014 C0E0              PUSH    ACC
0016 EC                MOV     A,R4
0017 C0E0              PUSH    ACC
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 48  

0019 ED                MOV     A,R5
001A C0E0              PUSH    ACC
001C EE                MOV     A,R6
001D C0E0              PUSH    ACC
001F EF                MOV     A,R7
0020 C0E0              PUSH    ACC
                                           ; SOURCE LINE # 109
                                           ; SOURCE LINE # 111
0022 900000      R     MOV     DPTR,#i
0025 E4                CLR     A
0026 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 112
0027 C2CF              CLR     TF2H
                                           ; SOURCE LINE # 114
0029 900000      E     MOV     DPTR,#g_Global_Tick_Msg
002C E0                MOVX    A,@DPTR
002D FC                MOV     R4,A
002E A3                INC     DPTR
002F E0                MOVX    A,@DPTR
0030 FD                MOV     R5,A
0031 A3                INC     DPTR
0032 E0                MOVX    A,@DPTR
0033 FE                MOV     R6,A
0034 A3                INC     DPTR
0035 E0                MOVX    A,@DPTR
0036 FF                MOV     R7,A
0037 E4                CLR     A
0038 FA                MOV     R2,A
0039 F9                MOV     R1,A
003A F8                MOV     R0,A
003B EF                MOV     A,R7
003C 2401              ADD     A,#01H
003E FF                MOV     R7,A
003F EA                MOV     A,R2
0040 3E                ADDC    A,R6
0041 FE                MOV     R6,A
0042 E9                MOV     A,R1
0043 3D                ADDC    A,R5
0044 FD                MOV     R5,A
0045 E8                MOV     A,R0
0046 3C                ADDC    A,R4
0047 FC                MOV     R4,A
0048 900000      E     MOV     DPTR,#g_Global_Tick_Msg
004B 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 115
004E 900000      E     MOV     DPTR,#g_Global_Tick_Msg+08H
0051 E0                MOVX    A,@DPTR
0052 6003              JZ      $ + 5H
0054 020000      R     LJMP    ?C0004
                                           ; SOURCE LINE # 116
                                           ; SOURCE LINE # 117
0057 7FFF              MOV     R7,#0FFH
0059 7EFF              MOV     R6,#0FFH
005B FD                MOV     R5,A
005C FC                MOV     R4,A
005D 900000      E     MOV     DPTR,#g_Global_Tick_Msg
0060 E0                MOVX    A,@DPTR
0061 F8                MOV     R0,A
0062 A3                INC     DPTR
0063 E0                MOVX    A,@DPTR
0064 F9                MOV     R1,A
0065 A3                INC     DPTR
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 49  

0066 E0                MOVX    A,@DPTR
0067 FA                MOV     R2,A
0068 A3                INC     DPTR
0069 E0                MOVX    A,@DPTR
006A FB                MOV     R3,A
006B C3                CLR     C
006C 120000      E     LCALL   ?C?ULCMP
006F 5003              JNC     $ + 5H
0071 020000      R     LJMP    ?C0016
                                           ; SOURCE LINE # 118
                                           ; SOURCE LINE # 119
0074 900000      E     MOV     DPTR,#g_Global_Tick_Msg+04H
0077 E0                MOVX    A,@DPTR
0078 FC                MOV     R4,A
0079 A3                INC     DPTR
007A E0                MOVX    A,@DPTR
007B FD                MOV     R5,A
007C A3                INC     DPTR
007D E0                MOVX    A,@DPTR
007E FE                MOV     R6,A
007F A3                INC     DPTR
0080 E0                MOVX    A,@DPTR
0081 FF                MOV     R7,A
0082 900000      E     MOV     DPTR,#g_Global_Tick_Msg
0085 E0                MOVX    A,@DPTR
0086 F8                MOV     R0,A
0087 A3                INC     DPTR
0088 E0                MOVX    A,@DPTR
0089 A3                INC     DPTR
008A E0                MOVX    A,@DPTR
008B A3                INC     DPTR
008C E0                MOVX    A,@DPTR
008D 120000      E     LCALL   ?C?ULCMP
0090 4039              JC      ?C0006
                                           ; SOURCE LINE # 120
                                           ; SOURCE LINE # 121
0092 900000      E     MOV     DPTR,#g_Global_Tick_Msg
0095 120000      E     LCALL   ?C?LSTKXDATA
0098 00                DB      00H
0099 00                DB      00H
009A 00                DB      00H
009B 00                DB      00H
                                           ; SOURCE LINE # 122
009C 900000      R     MOV     DPTR,#i
009F E4                CLR     A
00A0 F0                MOVX    @DPTR,A
00A1         ?C0007:
00A1 900000      R     MOV     DPTR,#i
00A4 E0                MOVX    A,@DPTR
00A5 FF                MOV     R7,A
00A6 D3                SETB    C
00A7 940E              SUBB    A,#0EH
00A9 4003              JC      $ + 5H
00AB 020000      R     LJMP    ?C0016
                                           ; SOURCE LINE # 123
                                           ; SOURCE LINE # 124
00AE EF                MOV     A,R7
00AF 75F00D            MOV     B,#0DH
00B2 A4                MUL     AB
00B3 2400        E     ADD     A,#LOW ga_tCAN_Time_Msg+09H
00B5 F582              MOV     DPL,A
00B7 E4                CLR     A
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 50  

00B8 3400        E     ADDC    A,#HIGH ga_tCAN_Time_Msg+09H
00BA F583              MOV     DPH,A
00BC 120000      E     LCALL   ?C?LSTKXDATA
00BF 00                DB      00H
00C0 00                DB      00H
00C1 00                DB      00H
00C2 00                DB      00H
                                           ; SOURCE LINE # 125
00C3 900000      R     MOV     DPTR,#i
00C6 E0                MOVX    A,@DPTR
00C7 04                INC     A
00C8 F0                MOVX    @DPTR,A
00C9 80D6              SJMP    ?C0007
                                           ; SOURCE LINE # 126
00CB         ?C0006:
                                           ; SOURCE LINE # 128
                                           ; SOURCE LINE # 129
00CB 900000      E     MOV     DPTR,#g_Global_Tick_Msg+08H
00CE 7401              MOV     A,#01H
00D0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 130
00D1 900000      E     MOV     DPTR,#g_Global_Tick_Msg+04H
00D4 E0                MOVX    A,@DPTR
00D5 FC                MOV     R4,A
00D6 A3                INC     DPTR
00D7 E0                MOVX    A,@DPTR
00D8 FD                MOV     R5,A
00D9 A3                INC     DPTR
00DA E0                MOVX    A,@DPTR
00DB FE                MOV     R6,A
00DC A3                INC     DPTR
00DD E0                MOVX    A,@DPTR
00DE 2401              ADD     A,#01H
00E0 FF                MOV     R7,A
00E1 E4                CLR     A
00E2 3E                ADDC    A,R6
00E3 FE                MOV     R6,A
00E4 ED                MOV     A,R5
00E5 34FF              ADDC    A,#0FFH
00E7 FD                MOV     R5,A
00E8 EC                MOV     A,R4
00E9 34FF              ADDC    A,#0FFH
00EB FC                MOV     R4,A
00EC 900000      E     MOV     DPTR,#g_Global_Tick_Msg+04H
00EF 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 131
                                           ; SOURCE LINE # 132
                                           ; SOURCE LINE # 133
00F2 020000      R     LJMP    ?C0016
00F5         ?C0004:
                                           ; SOURCE LINE # 135
                                           ; SOURCE LINE # 136
00F5 900000      E     MOV     DPTR,#g_Global_Tick_Msg+04H
00F8 E0                MOVX    A,@DPTR
00F9 FC                MOV     R4,A
00FA A3                INC     DPTR
00FB E0                MOVX    A,@DPTR
00FC FD                MOV     R5,A
00FD A3                INC     DPTR
00FE E0                MOVX    A,@DPTR
00FF FE                MOV     R6,A
0100 A3                INC     DPTR
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 51  

0101 E0                MOVX    A,@DPTR
0102 FF                MOV     R7,A
0103 74FF              MOV     A,#0FFH
0105 EF                MOV     A,R7
0106 24FF              ADD     A,#0FFH
0108 FF                MOV     R7,A
0109 EE                MOV     A,R6
010A 34FF              ADDC    A,#0FFH
010C FE                MOV     R6,A
010D ED                MOV     A,R5
010E 34FF              ADDC    A,#0FFH
0110 FD                MOV     R5,A
0111 EC                MOV     A,R4
0112 34FF              ADDC    A,#0FFH
0114 FC                MOV     R4,A
0115 900000      E     MOV     DPTR,#g_Global_Tick_Msg+04H
0118 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 137
011B E4                CLR     A
011C FF                MOV     R7,A
011D FE                MOV     R6,A
011E FD                MOV     R5,A
011F FC                MOV     R4,A
0120 900000      E     MOV     DPTR,#g_Global_Tick_Msg+04H
0123 E0                MOVX    A,@DPTR
0124 F8                MOV     R0,A
0125 A3                INC     DPTR
0126 E0                MOVX    A,@DPTR
0127 F9                MOV     R1,A
0128 A3                INC     DPTR
0129 E0                MOVX    A,@DPTR
012A FA                MOV     R2,A
012B A3                INC     DPTR
012C E0                MOVX    A,@DPTR
012D FB                MOV     R3,A
012E D3                SETB    C
012F 120000      E     LCALL   ?C?ULCMP
0132 5072              JNC     ?C0016
                                           ; SOURCE LINE # 138
                                           ; SOURCE LINE # 139
0134 900000      E     MOV     DPTR,#g_Global_Tick_Msg
0137 120000      E     LCALL   ?C?LSTKXDATA
013A 00                DB      00H
013B 00                DB      00H
013C 00                DB      00H
013D 00                DB      00H
                                           ; SOURCE LINE # 140
013E 900000      E     MOV     DPTR,#g_Global_Tick_Msg+08H
0141 E4                CLR     A
0142 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 141
0143 900000      R     MOV     DPTR,#i
0146 F0                MOVX    @DPTR,A
0147         ?C0013:
0147 900000      R     MOV     DPTR,#i
014A E0                MOVX    A,@DPTR
014B FF                MOV     R7,A
014C D3                SETB    C
014D 940E              SUBB    A,#0EH
014F 5055              JNC     ?C0016
                                           ; SOURCE LINE # 142
                                           ; SOURCE LINE # 143
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 52  

0151 EF                MOV     A,R7
0152 75F00D            MOV     B,#0DH
0155 A4                MUL     AB
0156 2400        E     ADD     A,#LOW ga_tCAN_Time_Msg+09H
0158 F582              MOV     DPL,A
015A E4                CLR     A
015B 3400        E     ADDC    A,#HIGH ga_tCAN_Time_Msg+09H
015D F583              MOV     DPH,A
015F C083              PUSH    DPH
0161 C082              PUSH    DPL
0163 E0                MOVX    A,@DPTR
0164 FC                MOV     R4,A
0165 A3                INC     DPTR
0166 E0                MOVX    A,@DPTR
0167 FD                MOV     R5,A
0168 A3                INC     DPTR
0169 E0                MOVX    A,@DPTR
016A FE                MOV     R6,A
016B A3                INC     DPTR
016C E0                MOVX    A,@DPTR
016D FF                MOV     R7,A
016E 900000      R     MOV     DPTR,#i
0171 E0                MOVX    A,@DPTR
0172 75F00D            MOV     B,#0DH
0175 A4                MUL     AB
0176 2400        E     ADD     A,#LOW ga_tCAN_Time_Msg+05H
0178 F582              MOV     DPL,A
017A E4                CLR     A
017B 3400        E     ADDC    A,#HIGH ga_tCAN_Time_Msg+05H
017D F583              MOV     DPH,A
017F E0                MOVX    A,@DPTR
0180 F8                MOV     R0,A
0181 A3                INC     DPTR
0182 E0                MOVX    A,@DPTR
0183 F9                MOV     R1,A
0184 A3                INC     DPTR
0185 E0                MOVX    A,@DPTR
0186 FA                MOV     R2,A
0187 A3                INC     DPTR
0188 E0                MOVX    A,@DPTR
0189 FB                MOV     R3,A
018A C3                CLR     C
018B EF                MOV     A,R7
018C 9B                SUBB    A,R3
018D FF                MOV     R7,A
018E EE                MOV     A,R6
018F 9A                SUBB    A,R2
0190 FE                MOV     R6,A
0191 ED                MOV     A,R5
0192 99                SUBB    A,R1
0193 FD                MOV     R5,A
0194 EC                MOV     A,R4
0195 98                SUBB    A,R0
0196 FC                MOV     R4,A
0197 D082              POP     DPL
0199 D083              POP     DPH
019B 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 144
019E 900000      R     MOV     DPTR,#i
01A1 E0                MOVX    A,@DPTR
01A2 04                INC     A
01A3 F0                MOVX    @DPTR,A
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 53  

01A4 80A1              SJMP    ?C0013
                                           ; SOURCE LINE # 145
                                           ; SOURCE LINE # 146
                                           ; SOURCE LINE # 147
01A6         ?C0016:
01A6 D0E0              POP     ACC
01A8 FF                MOV     R7,A
01A9 D0E0              POP     ACC
01AB FE                MOV     R6,A
01AC D0E0              POP     ACC
01AE FD                MOV     R5,A
01AF D0E0              POP     ACC
01B1 FC                MOV     R4,A
01B2 D0E0              POP     ACC
01B4 FB                MOV     R3,A
01B5 D0E0              POP     ACC
01B7 FA                MOV     R2,A
01B8 D0E0              POP     ACC
01BA F9                MOV     R1,A
01BB D0E0              POP     ACC
01BD F8                MOV     R0,A
01BE D0D0              POP     PSW
01C0 D082              POP     DPL
01C2 D083              POP     DPH
01C4 D0F0              POP     B
01C6 D0E0              POP     ACC
01C8 32                RETI    
             ; FUNCTION TIMER2_ISR (END)

C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 54  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


U8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
U16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
U32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
S8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
S16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
S32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
UU16 . . . . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  2
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
UU16 . . . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  2
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
UU32 . . . . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  4
  U32. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  S32. . . . . . . . . . . . . . . . .  MEMBER   -----  LONG     0000H  4
  UU16 . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
UU32 . . . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  U32. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  S32. . . . . . . . . . . . . . . . .  MEMBER   -----  LONG     0000H  4
  UU16 . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
PSW. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D0H  1
EA . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AFH  1
TF2H . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CFH  1
START_APPLICATION. . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
Init_McuTask . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
tMsg_Update. . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  271
  update_set . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  erase_set. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  write_count. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  total_write_cnt. . . . . . . . . . .  MEMBER   -----  U_LONG   0003H  4
  write_cnt. . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0007H  4
  size . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   000BH  4
  Write_Buf. . . . . . . . . . . . . .  MEMBER   -----  ARRAY    000FH  256
tMsg_Time_s. . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  13
  Set. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Delay_Time . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0001H  4
  Cur_Time . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0005H  4
  End_Time . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0009H  4
tMsg_Global_Tick . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  9
  Tick_1ms . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  Limit. . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0004H  4
  Over_Set . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
_Wait_ms . . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
g_Global_Tick_Msg. . . . . . . . . . .  EXTERN   XDATA  STRUCT   -----  9
ga_tCAN_Time_Msg . . . . . . . . . . .  EXTERN   XDATA  ARRAY    -----  182
C51 COMPILER V9.51   MAIN                                                                  10/27/2023 14:29:10 PAGE 55  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


FLADDR . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
main . . . . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  In_Mode. . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0000H  1
Spi_Init . . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
TIMER2_ISR . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0000H  1


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    500    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----       2
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  3 WARNING(S),  0 ERROR(S)
