Generating HDL for page 17.13.15.1 EDIT CONTROLS at 10/8/2020 8:46:51 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_17_13_15_1_EDIT_CONTROLS_tb.vhdl, generating default test bench code.
Removed 4 outputs from Gate at 2B to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 2F to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2H to ignored block(s) or identical signal names
Generating Statement for block at 4B with output pin(s) of OUT_4B_R
	and inputs of PS_E_OR_Z_OP_DOT_B_CYCLE,PS_MQ_LATCH
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_A
	and inputs of OUT_4B_R
	and logic function of EQUAL
Generating Statement for block at 4D with output pin(s) of OUT_4D_D
	and inputs of PS_E_OR_Z_OP_DOT_B_CYCLE,PS_2ND_SCAN,PS_EXTENSION_LATCH
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_R
	and inputs of OUT_4D_D
	and logic function of NOT
Generating Statement for block at 4F with output pin(s) of OUT_4F_E, OUT_4F_E
	and inputs of PS_E_OR_Z_OP_DOT_B_CYCLE,PS_3RD_SCAN,PS_EXTENSION_LATCH
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_B
	and inputs of OUT_4F_E
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_D
	and inputs of PS_E_OP_DOT_B_CYCLE_2,PS_1ST_SCAN
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_R
	and inputs of OUT_4H_D
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal MS_EDIT_SKID_CYCLE
	from gate output OUT_2B_A
Generating output sheet edge signal assignment to 
	signal PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION
	from gate output OUT_2D_R
Generating output sheet edge signal assignment to 
	signal MS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION
	from gate output OUT_4F_E
Generating output sheet edge signal assignment to 
	signal PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION
	from gate output OUT_2F_B
Generating output sheet edge signal assignment to 
	signal PS_E_OP_DOT_B_CY_DOT_1ST_SCAN
	from gate output OUT_2H_R
