

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         150 # DRAM latency (default 30)
-dram_write_latency                   150 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x112375c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe12586fc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe12586fc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe12586fbc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe12586fb8..

GPGPU-Sim PTX: cudaLaunch for 0x0x402e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z11mb_sad_calcPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7320 (sad.1.sm_70.ptx:4553) @%p3 bra BB14_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7858 (sad.1.sm_70.ptx:4726) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7360 (sad.1.sm_70.ptx:4562) @%p4 bra BB14_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7858 (sad.1.sm_70.ptx:4726) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7850 (sad.1.sm_70.ptx:4723) @%p5 bra BB14_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7858 (sad.1.sm_70.ptx:4726) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11mb_sad_calcPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z11mb_sad_calcPtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: CTA/core = 21, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z11mb_sad_calcPtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 147887
gpu_sim_insn = 232431408
gpu_ipc =    1571.6825
gpu_tot_sim_cycle = 147887
gpu_tot_sim_insn = 232431408
gpu_tot_ipc =    1571.6825
gpu_tot_issued_cta = 1584
gpu_occupancy = 50.8193% 
gpu_tot_occupancy = 50.8193% 
max_total_param_size = 0
gpu_stall_dramfull = 49
gpu_stall_icnt2sh    = 2531
partiton_level_parallism =      11.8120
partiton_level_parallism_total  =      11.8120
partiton_level_parallism_util =      12.5996
partiton_level_parallism_util_total  =      12.5996
L2_BW  =     439.2880 GB/Sec
L2_BW_total  =     439.2880 GB/Sec
gpu_total_sim_rate=174105
############## bottleneck_stats #############
cycles: core 147887, icnt 147887, l2 147887, dram 111046
gpu_ipc	1571.682
gpu_tot_issued_cta = 1584, average cycles = 93
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.163	80
L1D data util	0.661	80	0.668	45
L1D tag util	0.223	80	0.225	0
L2 data util	0.007	64	0.009	1
L2 tag util	0.189	64	0.192	1
n_l2_access	 1793424
icnt s2m util	0.000	0	0.000	1	flits per packet: -nan
icnt m2s util	0.000	0	0.000	1	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	1

latency_l1_hit:	17996800, num_l1_reqs:	899840
L1 hit latency:	20
latency_l2_hit:	50573764, num_l2_reqs:	68448
L2 hit latency:	738
latency_dram:	343941069, num_dram_reqs:	1724976
DRAM latency:	199

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.656
TB slot    	0.656
L1I tag util	0.330	80	0.333	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.160	80	0.162	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.261	16	0.271	11
L1D tag util	0.223	80	0.225	0
L1D fill util	0.001	80	0.001	0
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.009	80
L1D hit rate	0.341
L1D miss rate	0.659
L1D rsfail rate	0.000
L2 tag util	0.189	64	0.192	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.000	0	0.000	1
L2 hit rate	0.038
L2 miss rate	0.962
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	1

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 1824768, load_transaction_bytes 29196288, icnt_m2s_bytes 0
n_gmem_load_insns 912384, n_gmem_load_accesses 912384
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.190

run 0.039, fetch 0.003, sync 0.003, control 0.000, data 0.951, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33300, Miss = 21936, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 33300, Miss = 21936, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 33300, Miss = 21936, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 33300, Miss = 21936, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 33300, Miss = 21935, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 33300, Miss = 21936, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 31635, Miss = 20840, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 31635, Miss = 20841, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 31635, Miss = 20841, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 31635, Miss = 20841, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 31635, Miss = 20841, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 31635, Miss = 20843, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 31635, Miss = 20843, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 31635, Miss = 20843, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 31635, Miss = 20841, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2637360
	L1D_total_cache_misses = 1737520
	L1D_total_cache_miss_rate = 0.6588
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.080
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 899840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6208
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1724976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 
gpgpu_n_tot_thrd_icount = 246140928
gpgpu_n_tot_w_icount = 7691904
gpgpu_n_stall_shd_mem = 9002221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6336
gpgpu_n_mem_write_global = 1724976
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27599616
gpgpu_n_store_insn = 1724976
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1667952
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27432643	W0_Idle:259343	W0_Scoreboard:9566438	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1881792	W29:1964160	W30:0	W31:0	W32:3845952
single_issue_nums: WS0:1942400	WS1:1942400	WS2:1903552	WS3:1903552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50688 {8:6336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68999040 {40:1724976,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 253440 {40:6336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13799808 {8:1724976,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 1610 
max_icnt2mem_latency = 788 
maxmrqlatency = 0 
max_icnt2sh_latency = 1067 
averagemflatency = 219 
avg_icnt2mem_latency = 34 
avg_icnt2sh_latency = 18 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1681318 	49839 	46991 	15276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4148 	1109 	544 	1342030 	318121 	30653 	23630 	24322 	2283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1720172 	13041 	605 	969 	1067 	2968 	6286 	19036 	29161 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	276 	4 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1023      1368       761       605       577       757       819       641       905       736       780       591       684       689       677       590
dram[1]:        952      1277       760       587       940       501       816       572       905       735       776       576       680       596       673       588
dram[2]:        953      1344       755       608       938       492       813       516       905       573       742       634       665       572       664       587
dram[3]:       1112      1413       748       701       924       486       891       515       905       616       742       593       642       547       640       620
dram[4]:       1162      1268       830       695       907       513       885       515       905       604       730       700       679       544       743       611
dram[5]:       1061      1370       824       695       892       513       879       673       691       604       729       699       679       762       738       601
dram[6]:       1132      1297       816       695       573       505       854       671       683       733       729       726       666       762       732       717
dram[7]:       1152      1176       808       695       573       610       624       658       681       723       729       720       650       762       729       716
dram[8]:       1296      1491       723       617       569       607       663       646       663       708       729       714       634       757       726       716
dram[9]:       1163      1092       733       669       675       605       630       632       660       693       729       702       633       749       771       709
dram[10]:       1208      1336       729       666       674       603       608       631       579       686       729       681       624       774       769       693
dram[11]:       1389      1327       726       666       671       603       598       624       573       737       729       681       911       766       769       655
dram[12]:       1135      1337       723       665       663       669       555       596       706       730       729       679       887       764       767       637
dram[13]:       1262      1566       719       665       663       644       556       572       693       725       728       630       875       762       763       628
dram[14]:       1358      1433       599       665       677       642       648       568       671       721       727       593       873       760       777       605
dram[15]:        969      1475       586       594       676       642       644       567       652       725       703       567       903       806       777       635
dram[16]:       1383      1610       588       591       676       626       632       554       795       721       683       556       902       806       770       633
dram[17]:       1292      1019       772       581       676       501       627       544       793       721       670       553       898       806       754       620
dram[18]:       1153      1477       765       572       695       470       621       603       790       721       658       546       889       806       740       607
dram[19]:       1325      1436       747       704       693       466       647       603       776       721       685       545       870       806       737       604
dram[20]:       1329      1194       728       704       693       682       631       603       775       689       684       545       650       663       776       704
dram[21]:       1026      1117       737       704       690       681       669       633       700       689       684       545       649       663       761       702
dram[22]:        761      1271       735       704       688       671       669       633       664       689       684       640       638       663       773       697
dram[23]:        971      1345       726       704       760       664       670       629       650       689       684       635       629       666       772       688
dram[24]:       1415      1195       726       704       759       658       669       627       632       687       684       623       680       690       772       681
dram[25]:       1302      1431       720       694       756       688       668       625       729       627       682       737       680       687       772       687
dram[26]:        878      1504       553       689       747       675       615       642       726       618       675       737       680       685       772       677
dram[27]:       1387      1288       552       727       740       666       613       642       726       608       674       731       677       685       640       677
dram[28]:       1404      1356       553       724       776       661       662       642       723       788       663       718       674       683       636       674
dram[29]:       1449      1432       552       713       770       656       659       628       757       788       656       800       689       611       634       674
dram[30]:       1352      1278       618       698       764       577       652       834       753       788       650       791       689       603       633       654
dram[31]:       1350      1289       616       772       758       576       647       833       743       788       648       783       689       641       627       647
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27729, Miss = 26961, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 28351, Miss = 26975, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27729, Miss = 26961, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 28305, Miss = 26961, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27736, Miss = 26968, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 27729, Miss = 26961, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28273, Miss = 26961, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 27729, Miss = 26961, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 28280, Miss = 26968, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 27729, Miss = 26961, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28273, Miss = 26961, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 28145, Miss = 26961, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 28177, Miss = 26961, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 28216, Miss = 26968, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 28202, Miss = 26954, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28209, Miss = 26961, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 28184, Miss = 26968, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 28241, Miss = 26961, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 27864, Miss = 26968, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 28273, Miss = 26961, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 28255, Miss = 26975, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 28330, Miss = 26954, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 27704, Miss = 26968, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 28321, Miss = 26961, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 28240, Miss = 26864, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 28193, Miss = 26833, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 27690, Miss = 26954, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 28209, Miss = 26833, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 27711, Miss = 26975, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 28209, Miss = 26833, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 28216, Miss = 26840, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 28320, Miss = 26944, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 28330, Miss = 26954, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 27704, Miss = 26968, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 28344, Miss = 26968, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 28344, Miss = 26968, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 27704, Miss = 26968, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 28344, Miss = 26968, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 28330, Miss = 26954, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 27704, Miss = 26968, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1793424
L2_total_cache_misses = 1724976
L2_total_cache_miss_rate = 0.9618
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1697849
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6336
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1793424
icnt_total_pkts_simt_to_mem=1746840
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1746840
Req_Network_cycles = 147887
Req_Network_injected_packets_per_cycle =      11.8120 
Req_Network_conflicts_per_cycle =       3.1985
Req_Network_conflicts_per_cycle_util =       3.4117
Req_Bank_Level_Parallism =      12.5996
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8894
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1846

Reply_Network_injected_packets_num = 1793424
Reply_Network_cycles = 147887
Reply_Network_injected_packets_per_cycle =       12.1270
Reply_Network_conflicts_per_cycle =        0.5719
Reply_Network_conflicts_per_cycle_util =       0.6068
Reply_Bank_Level_Parallism =      12.8687
Reply_Network_in_buffer_full_per_cycle =       0.0171
Reply_Network_in_buffer_avg_util =       3.0918
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1516
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 15 sec (1335 sec)
gpgpu_simulation_rate = 174105 (inst/sec)
gpgpu_simulation_rate = 110 (cycle/sec)
gpgpu_silicon_slowdown = 10290909x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe12586fd8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe12586fd4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe12586fd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403a95 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z17larger_sad_calc_8Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x84c0 (sad.2.sm_70.ptx:52) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8528 (sad.2.sm_70.ptx:68) add.s32 %r14, %r12, %r13;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8540 (sad.2.sm_70.ptx:71) @%p2 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (sad.2.sm_70.ptx:240) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8578 (sad.2.sm_70.ptx:79) @%p3 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (sad.2.sm_70.ptx:157) setp.lt.u32%p6, %r16, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x85a8 (sad.2.sm_70.ptx:86) @%p4 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8700 (sad.2.sm_70.ptx:135) mul.wide.s32 %rd32, %r15, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x85b8 (sad.2.sm_70.ptx:89) @%p5 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8660 (sad.2.sm_70.ptx:113) mul.wide.s32 %rd27, %r15, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x87a8 (sad.2.sm_70.ptx:158) @%p6 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (sad.2.sm_70.ptx:240) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8a08 (sad.2.sm_70.ptx:237) @%p7 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (sad.2.sm_70.ptx:240) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17larger_sad_calc_8Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'.
GPGPU-Sim PTX: pushing kernel '_Z17larger_sad_calc_8Ptii' to stream 0, gridDim= (11,9,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
Destroy streams for kernel 2: size 0
kernel_name = _Z17larger_sad_calc_8Ptii 
kernel_launch_uid = 2 
gpu_sim_cycle = 19692
gpu_sim_insn = 4380156
gpu_ipc =     222.4333
gpu_tot_sim_cycle = 167579
gpu_tot_sim_insn = 236811564
gpu_tot_ipc =    1413.1339
gpu_tot_issued_cta = 1683
gpu_occupancy = 7.4809% 
gpu_tot_occupancy = 47.1914% 
max_total_param_size = 0
gpu_stall_dramfull = 49
gpu_stall_icnt2sh    = 2531
partiton_level_parallism =      14.1622
partiton_level_parallism_total  =      12.0882
partiton_level_parallism_util =      21.3671
partiton_level_parallism_util_total  =      13.3539
L2_BW  =     513.0133 GB/Sec
L2_BW_total  =     447.9514 GB/Sec
gpu_total_sim_rate=169030
############## bottleneck_stats #############
cycles: core 19692, icnt 19692, l2 19692, dram 14786
gpu_ipc	222.433
gpu_tot_issued_cta = 1683, average cycles = 12
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 108603 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 20478 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.023	80
L1D data util	0.726	80	1.173	0
L1D tag util	0.195	80	0.314	0
L2 data util	0.388	64	0.389	7
L2 tag util	0.221	64	0.221	61
n_l2_access	 278883
icnt s2m util	0.000	0	0.000	61	flits per packet: -nan
icnt m2s util	0.000	0	0.000	61	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.396	32	0.399	27

latency_l1_hit:	552420, num_l1_reqs:	27621
L1 hit latency:	20
latency_dram:	87943051, num_dram_reqs:	278883
DRAM latency:	315

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.500
L1I tag util	0.048	80	0.077	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.041	80	0.067	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.027	16	0.029	13
L1D tag util	0.195	80	0.314	0
L1D fill util	0.069	80	0.111	0
n_l1d_mshr	4096
L1D mshr util	0.008	80
n_l1d_missq	16
L1D missq util	0.011	80
L1D hit rate	0.090
L1D miss rate	0.910
L1D rsfail rate	0.000
L2 tag util	0.221	64	0.221	61
L2 fill util	0.086	64	0.086	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.123	64	0.138	61
L2 missq util	0.004	64	0.004	18
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.638	32	0.645	17

load trans eff	0.792
load trans sz	32.000
load_useful_bytes 3453120, load_transaction_bytes 4359168, icnt_m2s_bytes 0
n_gmem_load_insns 28512, n_gmem_load_accesses 136224
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.250

run 0.030, fetch 0.015, sync 0.015, control 0.000, data 0.940, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 39492, Miss = 27573, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 39492, Miss = 27571, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 39492, Miss = 27570, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 36396, Miss = 24753, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 36396, Miss = 24753, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 36396, Miss = 24753, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 36396, Miss = 24752, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 36396, Miss = 24753, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 37827, Miss = 26474, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 37827, Miss = 26475, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 37827, Miss = 26475, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 37827, Miss = 26475, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 37827, Miss = 26475, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 37827, Miss = 26477, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 37827, Miss = 26477, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 37827, Miss = 26477, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 37827, Miss = 26475, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2943864
	L1D_total_cache_misses = 2016403
	L1D_total_cache_miss_rate = 0.6850
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.076
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 927461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 72270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48877
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1895256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048608
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 
gpgpu_n_tot_thrd_icount = 250854912
gpgpu_n_tot_w_icount = 7839216
gpgpu_n_stall_shd_mem = 9244573
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114939
gpgpu_n_mem_write_global = 1895256
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28462896
gpgpu_n_store_insn = 2804076
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 424512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1910304
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27438055	W0_Idle:457608	W0_Scoreboard:13322429	W1:8712	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1881792	W29:1964160	W30:0	W31:0	W32:3984552
single_issue_nums: WS0:1979228	WS1:1979228	WS2:1940380	WS3:1940380	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 919512 {8:114939,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75810240 {40:1895256,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4597560 {40:114939,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15162048 {8:1895256,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 2056 
max_icnt2mem_latency = 788 
maxmrqlatency = 1569 
max_icnt2sh_latency = 1067 
averagemflatency = 232 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 82 
avg_icnt2sh_latency = 16 
mrq_lat_table:18657 	16170 	6307 	5542 	9273 	30125 	15544 	15276 	10084 	2062 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1842931 	139973 	73203 	16199 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4148 	1109 	544 	1499982 	401015 	64480 	27840 	24322 	2283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1894909 	70783 	32231 	13986 	2775 	3021 	6286 	19036 	29161 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	280 	29 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        25        21        14        11        11        11        10        18        20        13        18        18        18        17        15 
dram[1]:        20        23        12        21        12        11        12        11        14        20        13        21        15        18        15        19 
dram[2]:        26        22        18        13        16        15        13        10        22        22        14        20        15        18        15        22 
dram[3]:        26        18        22        12        14        15        13        13        23        22        13        15        15        16        16        18 
dram[4]:        29        25        22        15        13        10        10        11        14        22        11        15        13        18        16        18 
dram[5]:        31        25        22        18         9        13        12        13        18        18        18        17        18        15        12        18 
dram[6]:        26        25        23        18         9        11        11        13        18        14        18        15        18        15        11        15 
dram[7]:        23        27        24        18        12        12        10        13        22        18        22        19        18        15        14        13 
dram[8]:        23        27        24        21        11         9        10        13        12        14        22        18        17        19        16        13 
dram[9]:        19        24        12        21        10        11         9        14        22        18        13        18        21        19        16        24 
dram[10]:        20        14        10        22        10        10        12        11        14        17        11        18        21        16        16        21 
dram[11]:        22        13        16        15        15        14        13        12        18        14         9        22        21        16        16        20 
dram[12]:        16        17        14        15        11        13        13        18        13        14        11        16        16        16        18        20 
dram[13]:        16        16        15        18        10        10        14        18        13        18        15        14        20        17        13        20 
dram[14]:        22        15        15        16        12        10        20        14        13        14        18        22        18        14        11        23 
dram[15]:        13        17        13        16        16        10        14        20        13        14        18        22        18        14        13        20 
dram[16]:        13        17        13        19        20        11        12        13        15        14        14        25        16        18        16        13 
dram[17]:        16        14        12        19        20         9        13        13        13        14        14        25        16        18        16        12 
dram[18]:        19        13        11        19        11        12        11        12        17        14        14        21        16        15        16        16 
dram[19]:        20        13        10        18        10        13        14        12        17         9        16        21        16        15        16        20 
dram[20]:        20        16        13        13         9        10        15        14        17        11        16        16        16        14        16        20 
dram[21]:        20        16        14        16        10        11        11        14        11        11        14        16        15        10        19        20 
dram[22]:        22        16        14        19         9        11         9        17        15        14        13        20        18        11        11        20 
dram[23]:        17        16        14        18        11        18        14        10        13        14        13        22        18        11        12        22 
dram[24]:        13        17        13        18        11        12         9        13        16        12        13        24        18        18        14        17 
dram[25]:        13        14        13        18        11        12        10        13        13        12        15        24        18        18        14        12 
dram[26]:        16        14        14        16        12        10        10        12        14        11        16        24        18        18        14        12 
dram[27]:        24        14        14        18        13        14        13        11        14        17        21        22        16        14        13        15 
dram[28]:        24        14        15        15         9        12        12        12        15        21        21        17        15        18         9        12 
dram[29]:        24        14        14        15        12         9        10        12        18        21        18        17        13        14        15        13 
dram[30]:        26        14        14        16        10         9        13        11        24        25        16        17        16        19        14        15 
dram[31]:        29        14        14        19         9        11        12         9        24        17        18        18        14        18        13        15 
maximum service time to same row:
dram[0]:      5629      5635      5634      5633      5637      5646      5650      5630      5631      5664      5653      5626      5647      5649      5645      5683 
dram[1]:      5630      5682      5691      5631      5626      5660      5659      5637      5649      5639      5643      5629      5672      5650      5635      5634 
dram[2]:      5630      5629      5626      5637      5657      5642      5635      5631      5667      5645      5633      5653      5638      5634      5682      5660 
dram[3]:      5645      5657      5653      5692      5663      5630      5631      5664      5634      5638      5650      5649      5629      5667      5668      5635 
dram[4]:      5688      5635      5645      5633      5629      5643      5679      5638      5650      5672      5660      5630      5634      5646      5637      5687 
dram[5]:      5629      5633      5684      5657      5653      5651      5631      5638      5637      5662      5654      5649      5642      5630      5634      5667 
dram[6]:      5643      5684      5630      5637      5626      5642      5649      5653      5675      5645      5638      5664      5633      5629      5635      5631 
dram[7]:      5634      5635      5655      5657      5667      5646      5637      5664      5645      5633      5629      5638      5639      5643      5631      5630 
dram[8]:      5687      5646      5631      5683      5657      5630      5642      5626      5634      5678      5653      5635      5629      5664      5637      5638 
dram[9]:      5657      5650      5643      5631      5626      5674      5651      5639      5630      5629      5654      5642      5633      5637      5641      5676 
dram[10]:      5633      5684      5675      5647      5635      5629      5646      5626      5638      5639      5630      5674      5667      5631      5641      5634 
dram[11]:      5630      5639      5645      5631      5676      5642      5633      5682      5666      5634      5649      5653      5626      5637      5678      5629 
dram[12]:      5684      5649      5645      5691      5647      5630      5631      5635      5634      5633      5663      5643      5650      5651      5629      5638 
dram[13]:      5651      5642      5633      5639      5635      5645      5666      5631      5649      5650      5630      5634      5626      5629      5641      5690 
dram[14]:      5635      5634      5687      5629      5643      5670      5633      5637      5626      5639      5646      5658      5663      5631      5630      5647 
dram[15]:      5646      5676      5633      5637      5626      5642      5641      5666      5664      5639      5635      5671      5630      5629      5674      5631 
dram[16]:      5683      5637      5633      5692      5664      5649      5638      5663      5651      5631      5641      5629      5626      5672      5630      5645 
dram[17]:      5654      5639      5633      5650      5638      5631      5641      5634      5626      5675      5649      5651      5630      5629      5646      5676 
dram[18]:      5650      5670      5684      5635      5634      5674      5647      5646      5629      5630      5639      5641      5678      5649      5631      5633 
dram[19]:      5635      5634      5641      5645      5659      5637      5626      5639      5678      5642      5633      5672      5651      5629      5667      5631 
dram[20]:      5654      5637      5626      5686      5662      5629      5638      5674      5649      5631      5646      5642      5630      5634      5672      5645 
dram[21]:      5687      5639      5657      5653      5643      5642      5660      5629      5626      5631      5662      5634      5654      5650      5630      5679 
dram[22]:      5631      5649      5676      5635      5629      5655      5642      5630      5647      5657      5634      5633      5637      5646      5645      5678 
dram[23]:      5630      5687      5633      5647      5654      5639      5635      5637      5679      5629      5638      5660      5672      5642      5662      5631 
dram[24]:      5646      5650      5630      5663      5672      5631      5635      5674      5657      5634      5633      5653      5643      5647      5626      5629 
dram[25]:      5686      5629      5626      5692      5664      5658      5630      5653      5646      5668      5659      5631      5635      5676      5633      5660 
dram[26]:      5639      5638      5663      5641      5629      5657      5658      5630      5631      5633      5671      5649      5647      5635      5634      5675 
dram[27]:      5639      5680      5634      5633      5642      5635      5655      5649      5653      5638      5631      5676      5678      5626      5629      5630 
dram[28]:      5630      5629      5654      5663      5651      5631      5626      5655      5672      5639      5638      5658      5645      5642      5670      5637 
dram[29]:      5686      5630      5631      5687      5662      5635      5650      5664      5645      5641      5663      5633      5629      5672      5637      5647 
dram[30]:      5662      5639      5667      5637      5638      5650      5657      5642      5635      5663      5633      5629      5643      5647      5626      5690 
dram[31]:      5629      5638      5690      5654      5637      5646      5631      5626      5650      5645      5634      5649      5666      5633      5639      5664 
average row accesses per activate:
dram[0]:  4.127273  3.800000  3.783333  3.661290  3.727273  3.530120  3.505882  3.873418  3.261364  3.558442  3.208333  3.913793  4.017544  3.852459  3.754098  3.645161 
dram[1]:  4.181818  3.716667  3.737705  4.250000  3.506173  3.482353  3.756098  3.500000  3.421687  4.212121  3.515152  4.254546  3.569231  3.982759  3.562500  3.833333 
dram[2]:  4.090909  4.035714  4.869565  3.779661  3.906667  3.784810  4.136986  3.279570  3.645570  3.710526  3.575758  3.693548  4.129630  4.035088  3.587301  4.632653 
dram[3]:  4.450980  3.915254  3.864407  3.376812  3.543210  4.068493  3.695122  3.426966  3.849315  2.978495  3.367647  3.862069  3.693548  3.800000  3.677419  4.490196 
dram[4]:  4.017241  4.089286  3.737705  3.741935  3.530864  3.535714  3.404494  3.638554  3.786667  3.689189  3.318841  3.666667  3.770492  4.035714  4.127273  3.881356 
dram[5]:  4.089286  3.982143  3.461539  3.666667  3.348837  3.340909  3.404494  3.634146  3.290698  3.861111  3.469697  3.725806  3.770492  3.523077  3.281690  3.868852 
dram[6]:  4.111111  4.604167  3.693548  3.424242  3.031579  3.367816  3.897436  3.674699  3.445783  3.321429  3.150685  3.397059  3.376812  3.222222  3.898305  4.301887 
dram[7]:  3.982456  4.480000  3.964912  3.553846  3.321839  3.535714  3.351648  3.523256  3.457831  3.726027  3.634921  4.145454  3.964912  3.289855  3.913793  4.071429 
dram[8]:  3.830508  4.431373  3.693548  3.515152  3.222222  3.585366  3.329670  3.800000  3.421687  2.873684  3.881356  3.571429  3.770492  3.847458  4.314815  3.569231 
dram[9]:  3.766667  3.800000  3.523077  3.864407  3.400000  3.241758  3.191489  3.662651  3.130435  3.512820  3.469697  3.913793  4.163636  4.000000  3.741935  3.915254 
dram[10]:  3.929825  3.737705  3.285714  5.214286  3.555556  3.127660  3.686747  3.638554  3.600000  4.102941  3.253521  3.500000  3.982456  3.625000  3.402985  3.314286 
dram[11]:  4.440000  3.844828  3.766667  4.203704  3.826667  3.344828  3.707317  3.482759  3.580247  3.551282  3.391304  3.492537  4.346154  3.507692  3.562500  3.578125 
dram[12]:  3.531250  3.947368  3.578125  3.462687  3.264368  3.721519  3.102041  3.400000  3.329412  3.301205  3.367647  3.800000  3.666667  3.454545  3.770492  3.725806 
dram[13]:  3.983051  4.000000  3.523077  4.714286  3.773333  3.602410  3.691358  4.026667  3.238636  3.400000  3.222222  3.932203  3.929825  3.721312  3.492308  4.339622 
dram[14]:  3.965517  3.603175  3.947368  3.693548  3.357143  3.329545  4.597015  3.517647  3.641026  3.780822  3.362319  3.754098  3.538461  3.318841  3.121622  4.620000 
dram[15]:  3.947368  3.862069  3.704918  3.323529  3.972222  3.476191  3.395604  4.040000  4.042857  3.680000  3.523077  3.900000  3.584615  3.898305  3.571429  4.423077 
dram[16]:  3.587301  4.000000  3.947368  3.271429  3.524390  3.274725  3.050505  3.500000  3.763889  3.558442  3.120000  4.301887  3.964912  3.737705  3.881356  3.432836 
dram[17]:  3.800000  4.372549  3.358209  3.966102  3.582278  2.989899  3.377778  4.039474  3.493827  3.871428  3.304348  4.560000  4.035714  3.864407  3.881356  3.896552 
dram[18]:  4.301887  3.378788  3.507692  3.716667  3.826667  3.269663  3.242105  3.505747  3.887324  3.702703  3.424242  4.017241  3.866667  3.709677  3.650794  3.949152 
dram[19]:  3.913793  3.294118  3.468750  5.116279  3.562500  3.893333  3.523256  4.013333  3.821918  3.824324  3.515152  3.615385  3.931035  3.584615  3.593750  4.052631 
dram[20]:  4.269231  3.879310  3.672131  3.803279  3.734177  3.300000  3.500000  3.862500  3.597403  3.136364  3.347826  3.578125  4.053571  3.432836  3.593750  4.423077 
dram[21]:  3.492308  3.982143  3.813559  4.433962  3.585366  3.583333  3.293478  3.351648  3.402439  3.325301  3.178082  3.239437  4.145454  3.766667  4.765957  3.964912 
dram[22]:  4.320755  4.127273  3.500000  4.875000  3.425287  3.500000  3.397727  3.583333  3.552632  3.644737  3.164384  3.800000  3.982456  3.827586  3.634921  4.122807 
dram[23]:  3.847458  3.492308  3.569231  4.145454  3.792208  3.411765  4.013158  3.564706  3.618421  3.160919  3.208333  3.850000  4.490196  3.441176  3.150685  3.850000 
dram[24]:  3.603175  3.409091  3.733333  3.304348  3.654321  3.274725  3.411111  3.765432  4.073529  3.240964  3.725806  4.442307  4.054545  3.180556  3.417910  3.931035 
dram[25]:  3.816667  3.683333  3.947368  3.770492  3.517647  4.000000  3.210526  4.120000  3.531646  3.149425  3.469697  4.320755  3.896552  3.546875  3.688524  3.447761 
dram[26]:  3.758065  3.629032  3.362319  4.388889  3.595238  3.769231  3.547619  3.910256  3.605263  3.317073  3.461539  4.148148  3.833333  3.523077  3.469697  3.492308 
dram[27]:  3.432836  4.017857  3.328571  4.352941  3.746835  3.960526  3.642857  3.189474  3.816901  3.545455  3.629032  3.932203  3.682540  3.538461  3.347826  3.949152 
dram[28]:  3.864407  4.000000  4.000000  3.931035  3.725000  3.807692  3.626506  3.260870  3.985714  3.402439  3.915254  4.000000  4.000000  3.693548  3.417910  3.634921 
dram[29]:  4.090909  3.645161  3.672131  3.833333  3.322222  3.725000  3.215054  3.415730  3.206897  3.716216  3.205479  3.382353  3.382353  3.411765  3.555556  3.333333 
dram[30]:  4.236363  4.054545  3.704918  4.314815  3.402299  3.459770  3.145833  4.239437  3.753425  3.697368  3.267606  3.931035  3.833333  3.762712  3.864407  3.709677 
dram[31]:  4.181818  3.896552  3.562500  4.673470  3.390805  3.186813  3.662651  3.835443  3.558442  3.564103  3.913793  3.754098  4.127273  3.469697  3.500000  4.017241 
average row locality = 129081/35242 = 3.662704
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       192       192       192       192       240       248       256       256       240       232       193       193       193       192       192       192 
dram[1]:       192       192       192       192       240       248       257       256       241       233       192       192       192       192       192       192 
dram[2]:       192       192       192       192       241       249       256       257       240       232       192       192       192       192       192       192 
dram[3]:       193       193       192       193       240       248       256       256       240       232       192       192       192       192       192       192 
dram[4]:       192       192       192       192       240       248       256       256       240       232       192       192       192       193       193       193 
dram[5]:       192       192       192       192       240       248       256       256       240       233       193       193       192       192       192       192 
dram[6]:       192       192       192       192       240       249       257       257       241       232       192       192       192       192       192       192 
dram[7]:       192       192       193       193       241       248       256       256       240       232       192       192       192       192       192       192 
dram[8]:       193       193       192       192       240       248       256       256       240       232       192       192       192       192       193       192 
dram[9]:       192       192       192       192       240       248       256       256       240       232       193       192       193       193       192       192 
dram[10]:       192       192       192       192       240       248       257       256       241       233       192       192       192       192       192       192 
dram[11]:       192       192       192       192       240       249       257       257       240       232       192       192       192       192       192       192 
dram[12]:       192       193       193       193       240       248       256       256       240       232       192       192       192       192       192       192 
dram[13]:       192       192       192       192       240       248       256       256       240       232       192       192       192       193       193       193 
dram[14]:       192       192       192       192       240       248       256       256       240       233       193       193       192       192       192       192 
dram[15]:       192       192       192       192       240       249       257       256       234       233       192       192       192       192       192       192 
dram[16]:       192       192       193       192       241       249       256       256       232       232       192       192       192       192       192       192 
dram[17]:       193       193       192       192       240       248       256       256       232       232       192       192       192       192       193       192 
dram[18]:       192       192       192       192       240       248       256       256       232       232       193       192       192       193       193       192 
dram[19]:       192       192       192       192       240       248       256       256       233       233       193       192       192       192       192       192 
dram[20]:       192       192       192       192       247       249       257       257       232       232       192       192       192       192       192       192 
dram[21]:       192       193       193       193       248       248       256       256       232       232       192       192       192       192       192       192 
dram[22]:       192       193       192       192       248       248       256       256       232       232       192       192       192       193       193       192 
dram[23]:       192       192       192       192       248       248       256       256       232       232       193       193       192       193       192       192 
dram[24]:       192       192       192       192       248       248       257       257       232       233       192       192       192       192       192       192 
dram[25]:       192       192       193       192       248       249       257       256       232       232       192       192       192       192       192       192 
dram[26]:       193       193       193       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[27]:       192       192       192       192       248       248       256       256       232       232       192       192       193       193       193       192 
dram[28]:       192       192       192       192       248       248       256       256       233       233       193       192       192       192       192       192 
dram[29]:       192       192       192       192       249       249       257       256       232       233       192       192       192       192       192       192 
dram[30]:       192       192       193       193       248       249       256       256       232       232       192       192       192       192       192       192 
dram[31]:       192       193       192       192       248       248       256       256       232       232       192       192       192       192       193       193 
total dram reads = 108603
bank skew: 257/192 = 1.34
chip skew: 3396/3387 = 1.00
number of total write accesses:
dram[0]:       129       133       133       131       183       173       163       195       185       166       152       134       140       166       139       130 
dram[1]:       145       118       136       112       173       189       203       178       168       177       151       159       152       147       136       143 
dram[2]:       129       132       125       121       204       197       178       183       181       191       168       142       118       143       129       136 
dram[3]:       134       148       138       154       180       187       177       187       158       173       143       123       143       139       142       145 
dram[4]:       155       139       135       147       178       187       181       179       172       159       145       153       150       132       133       140 
dram[5]:       142       118       120       151       188       180       186       165       169       179       141       148       143       139       155       168 
dram[6]:       115       109       142       133       189       175       185       188       174       182       143       145       155       152       145       138 
dram[7]:       137       126       132       147       182       190       187       183       181       149       139       140       131       135       135       139 
dram[8]:       128       129       139       146       193       175       181       186       169       157       144       128       149       137       159       158 
dram[9]:       125       135       138       138       190       178       171       188       189       166       143       137       140       137       154       147 
dram[10]:       122       137       145       103       187       181       195       181       184       181       150       150       132       151       133       153 
dram[11]:       116       119       133       137       183       168       185       175       189       171       159       161       130       135       137       143 
dram[12]:       133       127       141       146       167       175       181       193       166       161       141       137       152       140       150       153 
dram[13]:       166       138       137       145       166       195       167       178       175       155       157       157       125       135       133       144 
dram[14]:       145       129       122       142       163       177       205       167       173       171       156       140       143       142       147       148 
dram[15]:       125       121       131       132       181       170       207       184       185       169       139       157       157       143       125       146 
dram[16]:       134       110       127       142       183       193       178       199       148       157       159       138       130       137       143       148 
dram[17]:       136       117       126       159       164       181       183       195       198       151       141       139       131       141       143       133 
dram[18]:       133       115       131       117       182       165       203       191       172       165       130       161       156       148       145       155 
dram[19]:       134       121       112       105       175       173       186       178       180       199       153       163       135       155       141       149 
dram[20]:       115       127       125       156       187       191       173       199       171       170       148       140       131       143       147       146 
dram[21]:       137       119       128       161       178       203       177       188       181       167       153       146       139       133       125       131 
dram[22]:       139       133       142       160       193       177       167       174       145       175       153       140       138       114       143       168 
dram[23]:       132       129       148       138       170       164       193       183       169       170       151       148       139       161       146       147 
dram[24]:       134       127       125       138       187       197       199       188       174       141       147       147       116       140       139       135 
dram[25]:       144       113       126       146       198       172       186       203       177       157       141       141       130       133       127       151 
dram[26]:       156       127       147       171       207       173       159       189       162       155       128       121       147       145       146       138 
dram[27]:       143       126       152       112       183       205       196       182       152       161       129       157       152       147       149       155 
dram[28]:       137       119       137       139       195       193       177       173       180       183       152       154       135       139       137       140 
dram[29]:       125       131       125       147       200       194       164       186       179       162       157       141       145       153       123       146 
dram[30]:       161       122       128       156       183       199       176       171       160       187       153       138       146       116       141       147 
dram[31]:       146       129       130       139       180       164       186       179       161       180       137       144       137       145       151       156 
total dram writes = 78968
bank skew: 207/103 = 2.01
chip skew: 2501/2426 = 1.03
average mf latency per bank:
dram[0]:       3718      5645      2398      2401      2199      2315      2387      2250      2186      2301      2215      2335      2322      2189      2351      2389
dram[1]:       3536      5656      2398      2542      2286      2220      2232      2307      2307      2249      2269      2185      2252      2269      2355      2321
dram[2]:       3784      5293      2516      2477      2122      2188      2329      2250      2249      2159      2154      2280      2480      2307      2396      2367
dram[3]:       3656      5252      2364      2240      2230      2269      2328      2239      2375      2251      2318      2418      2314      2320      2297      2309
dram[4]:       3745      4951      2377      2300      2258      2229      2305      2291      2297      2334      2295      2228      2289      2358      2354      2314
dram[5]:       3700      5531      2504      2303      2208      2258      2316      2362      2322      2243      2309      2265      2349      2326      2203      2175
dram[6]:       4692      5484      2345      2390      2179      2265      2306      2247      2280      2200      2308      2281      2254      2239      2268      2330
dram[7]:       4762      4607      2431      2286      2232      2220      2284      2273      2259      2414      2356      2369      2424      2375      2361      2315
dram[8]:       5257      5503      2344      2308      2157      2272      2295      2258      2312      2348      2314      2427      2273      2353      2179      2212
dram[9]:       5016      3877      2355      2364      2186      2261      2352      2253      2187      2314      2313      2373      2318      2339      2208      2293
dram[10]:       5306      4053      2328      2642      2215      2263      2243      2272      2211      2289      2281      2274      2373      2257      2370      2236
dram[11]:       6153      4264      2413      2360      2246      2337      2271      2345      2198      2271      2237      2197      2426      2395      2341      2302
dram[12]:       5032      3995      2329      2290      2321      2333      2260      2231      2304      2312      2333      2369      2241      2340      2253      2226
dram[13]:       5041      4419      2361      2358      2345      2202      2397      2306      2261      2383      2228      2248      2433      2389      2378      2302
dram[14]:       5714      4300      2481      2337      2351      2266      2262      2350      2270      2283      2212      2326      2318      2317      2273      2290
dram[15]:       5069      4467      2409      2373      2234      2296      2144      2266      2215      2262      2310      2211      2217      2295      2453      2258
dram[16]:       5596      5014      2428      2326      2215      2209      2261      2178      2405      2316      2188      2330      2392      2335      2320      2232
dram[17]:       5710      3775      2445      2230      2332      2248      2264      2222      2116      2373      2317      2313      2417      2298      2301      2318
dram[18]:       5371      4683      2397      2504      2248      2327      2170      2225      2236      2285      2385      2190      2240      2252      2267      2210
dram[19]:       5705      4658      2567      2613      2267      2320      2267      2308      2224      2107      2254      2158      2373      2212      2299      2224
dram[20]:       6652      3829      2477      2249      2230      2198      2337      2218      2264      2241      2269      2303      2408      2317      2277      2234
dram[21]:       5218      3894      2414      2215      2277      2173      2288      2247      2196      2265      2245      2257      2334      2363      2438      2351
dram[22]:       4192      3892      2321      2225      2227      2296      2381      2331      2415      2274      2246      2321      2347      2537      2271      2126
dram[23]:       4759      4117      2294      2371      2336      2356      2288      2274      2275      2267      2259      2245      2346      2205      2256      2233
dram[24]:       5824      4032      2469      2357      2255      2187      2212      2253      2277      2421      2282      2308      2491      2319      2330      2348
dram[25]:       5542      4567      2444      2306      2185      2318      2228      2202      2238      2340      2305      2320      2401      2367      2414      2246
dram[26]:       4107      4554      2284      2171      2133      2291      2404      2283      2309      2357      2407      2482      2279      2298      2272      2332
dram[27]:       5801      3995      2264      2585      2268      2164      2221      2263      2375      2336      2430      2239      2240      2262      2235      2227
dram[28]:       6157      4437      2377      2373      2195      2244      2325      2350      2254      2185      2234      2264      2375      2346      2344      2352
dram[29]:       6071      4416      2412      2309      2154      2171      2388      2276      2214      2288      2185      2306      2301      2231      2459      2272
dram[30]:       5515      4025      2382      2262      2265      2170      2334      2387      2333      2196      2218      2362      2308      2501      2317      2281
dram[31]:       5485      4238      2391      2378      2262      2324      2310      2320      2326      2204      2326      2290      2392      2277      2221      2234
maximum mf latency per bank:
dram[0]:       1023      1368       854       895       833      1081       829      1057       905       758       780       885      1052       921      1032       889
dram[1]:        952      1277       955       885      1002       981      1385       979      1081      1194       921      1153       704       685      1069      1160
dram[2]:        953      1344       988       805      1133      1296      1256       796      1168       989       923      1036       814       780       821       961
dram[3]:       1112      1413       961       715      1246      1302      1020      1054      1033       870      1285       736       917       694       715       999
dram[4]:       1162      1268       952       768       907       899      1010       976       966       775       730      1194       809       936      1041       685
dram[5]:       1061      1370       824      1163      1112      1013      1114      1005      1188      1166       729      1112      1075       879       744      1009
dram[6]:       1132      1297       816       803       896       818      1068      1313       913       942       926       726       883       807       732       813
dram[7]:       1152      1176       905       885      1072      1150      1351      1052       965      1182      1026      1076      1022       900       745       786
dram[8]:       1296      1491       762       720       797       844      1027       889       850       791      1181       966       775      1298       752       848
dram[9]:       1163      1092       837      1082      1039       881       789       941       970      1038       867       787       643       803       821       960
dram[10]:       1208      1336       817      1081       960      1008       968       785       933      1617       917       754       777       795      1084       979
dram[11]:       1389      1327       982       975       982      1246      1283      1334       992       852      1348      1144      1116       845       843       769
dram[12]:       1135      1337      1003       736      1007      1237       902       907       895       865       831       853       887       764       767       760
dram[13]:       1262      1566       801      1287      1125      1162      1188      1279       836      1084      1204       998       875       993       967      1006
dram[14]:       1358      1433       814       885       954      1083      2056      1081      1100      1006      1034       977      1028       824       805      1070
dram[15]:        969      1475       674       752       965       964       891      1068      1184      1048       749       756       903      1097       777       835
dram[16]:       1383      1610       935       808      1013      1298       740       777       910      1008       742       672       902       806       955       789
dram[17]:       1292      1019       780       954       804      1154       954      1132       807       980       895       785       955       879       949       625
dram[18]:       1153      1477       765       745       895      1110       867       839       806      1058       820      1018       889      1005       743       892
dram[19]:       1325      1436       747      1009       762      1101       982      1551      1325      1077      1068       989       870       806       737       763
dram[20]:       1329      1194      1106       827      1018       788      1337      1183       851       836       924       787       830       947       847       845
dram[21]:       1026      1117       795      1125       790      1247       788       907       917       869       904       584       711       663       969       755
dram[22]:        761      1271       950       975       997      1072      1185       966      1004      1244       787       916       697       812       773       812
dram[23]:        971      1345       925      1101       888      1075      1222       897       919       998      1175       635       860       963       772       688
dram[24]:       1415      1195      1088       704      1102       953      1433      1074      1280       993      1056      1174       680       869       772       796
dram[25]:       1302      1431       720       703       871      1234       753       979       866      1147       682       853       724       932       892       687
dram[26]:        920      1504       869      1090       894      1085      1185      1101       922       922       766       737       781       821       772       723
dram[27]:       1387      1288       816       727      1001      1472       960       729       830      1173       970       838       754       872       846      1064
dram[28]:       1404      1356      1265       850       893      1333       881      1065      1227      1101       827      1038       825      1146       883      1055
dram[29]:       1449      1432       633       734       770       818      1040       924       757       944       763       800       941       955      1234       674
dram[30]:       1352      1278       779      1005       943      1001      1163      1627      1220      1196       828       963       911       852      1182       831
dram[31]:       1350      1289      1060      1303       769       915      1583      1042       893      1067       905       806      1151       845       762       880
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119147 n_act=1097 n_pre=1081 n_ref_event=0 n_req=4031 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2452 bw_util=0.04647
n_activity=9674 dram_eff=0.6044
bk0: 192a 122113i bk1: 192a 122283i bk2: 192a 122068i bk3: 192a 122276i bk4: 240a 120914i bk5: 248a 120243i bk6: 256a 120650i bk7: 256a 120397i bk8: 240a 120904i bk9: 232a 121238i bk10: 193a 121305i bk11: 193a 122147i bk12: 193a 122448i bk13: 192a 121860i bk14: 192a 121676i bk15: 192a 121830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727859
Row_Buffer_Locality_read = 0.799411
Row_Buffer_Locality_write = 0.345912
Bank_Level_Parallism = 7.758397
Bank_Level_Parallism_Col = 5.771358
Bank_Level_Parallism_Ready = 2.703096
write_to_read_ratio_blp_rw_average = 0.373478
GrpLevelPara = 2.953714 

BW Util details:
bwutil = 0.046467 
total_CMD = 125832 
util_bw = 5847 
Wasted_Col = 3173 
Wasted_Row = 388 
Idle = 116424 

BW Util Bottlenecks: 
RCDc_limit = 3371 
RCDWRc_limit = 1184 
WTRc_limit = 2995 
RTWc_limit = 5751 
CCDLc_limit = 2178 
rwq = 0 
CCDLc_limit_alone = 1580 
WTRc_limit_alone = 2672 
RTWc_limit_alone = 5476 

Commands details: 
total_CMD = 125832 
n_nop = 119147 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2452 
n_act = 1097 
n_pre = 1081 
n_ref = 0 
n_req = 4031 
total_req = 5847 

Dual Bus Interface Util: 
issued_total_row = 2178 
issued_total_col = 5847 
Row_Bus_Util =  0.017309 
CoL_Bus_Util = 0.046467 
Either_Row_CoL_Bus_Util = 0.053126 
Issued_on_Two_Bus_Simul_Util = 0.010649 
issued_two_Eff = 0.200449 
queue_avg = 1.829193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82919
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119147 n_act=1079 n_pre=1063 n_ref_event=0 n_req=4040 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2487 bw_util=0.04674
n_activity=9652 dram_eff=0.6094
bk0: 192a 121567i bk1: 192a 122270i bk2: 192a 121606i bk3: 192a 122572i bk4: 240a 120442i bk5: 248a 120261i bk6: 257a 120041i bk7: 256a 120367i bk8: 241a 120354i bk9: 233a 121163i bk10: 192a 121655i bk11: 192a 121736i bk12: 192a 121341i bk13: 192a 122199i bk14: 192a 121353i bk15: 192a 121731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732921
Row_Buffer_Locality_read = 0.805302
Row_Buffer_Locality_write = 0.351938
Bank_Level_Parallism = 8.141614
Bank_Level_Parallism_Col = 6.201924
Bank_Level_Parallism_Ready = 2.908705
write_to_read_ratio_blp_rw_average = 0.371221
GrpLevelPara = 2.986352 

BW Util details:
bwutil = 0.046745 
total_CMD = 125832 
util_bw = 5882 
Wasted_Col = 3110 
Wasted_Row = 428 
Idle = 116412 

BW Util Bottlenecks: 
RCDc_limit = 3184 
RCDWRc_limit = 1170 
WTRc_limit = 3283 
RTWc_limit = 6193 
CCDLc_limit = 2458 
rwq = 0 
CCDLc_limit_alone = 1709 
WTRc_limit_alone = 2936 
RTWc_limit_alone = 5791 

Commands details: 
total_CMD = 125832 
n_nop = 119147 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2487 
n_act = 1079 
n_pre = 1063 
n_ref = 0 
n_req = 4040 
total_req = 5882 

Dual Bus Interface Util: 
issued_total_row = 2142 
issued_total_col = 5882 
Row_Bus_Util =  0.017023 
CoL_Bus_Util = 0.046745 
Either_Row_CoL_Bus_Util = 0.053126 
Issued_on_Two_Bus_Simul_Util = 0.010641 
issued_two_Eff = 0.200299 
queue_avg = 2.222972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22297
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119163 n_act=1042 n_pre=1026 n_ref_event=0 n_req=4038 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2477 bw_util=0.04667
n_activity=9648 dram_eff=0.6086
bk0: 192a 122207i bk1: 192a 122370i bk2: 192a 122226i bk3: 192a 122188i bk4: 241a 120478i bk5: 249a 120620i bk6: 256a 121036i bk7: 257a 120259i bk8: 240a 120507i bk9: 232a 121014i bk10: 192a 121462i bk11: 192a 121753i bk12: 192a 122063i bk13: 192a 121806i bk14: 192a 121912i bk15: 192a 122059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741951
Row_Buffer_Locality_read = 0.811487
Row_Buffer_Locality_write = 0.374806
Bank_Level_Parallism = 7.799979
Bank_Level_Parallism_Col = 6.066523
Bank_Level_Parallism_Ready = 2.861887
write_to_read_ratio_blp_rw_average = 0.380759
GrpLevelPara = 2.973595 

BW Util details:
bwutil = 0.046665 
total_CMD = 125832 
util_bw = 5872 
Wasted_Col = 3012 
Wasted_Row = 525 
Idle = 116423 

BW Util Bottlenecks: 
RCDc_limit = 3060 
RCDWRc_limit = 1078 
WTRc_limit = 2620 
RTWc_limit = 6456 
CCDLc_limit = 2266 
rwq = 0 
CCDLc_limit_alone = 1475 
WTRc_limit_alone = 2275 
RTWc_limit_alone = 6010 

Commands details: 
total_CMD = 125832 
n_nop = 119163 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2477 
n_act = 1042 
n_pre = 1026 
n_ref = 0 
n_req = 4038 
total_req = 5872 

Dual Bus Interface Util: 
issued_total_row = 2068 
issued_total_col = 5872 
Row_Bus_Util =  0.016435 
CoL_Bus_Util = 0.046665 
Either_Row_CoL_Bus_Util = 0.052999 
Issued_on_Two_Bus_Simul_Util = 0.010101 
issued_two_Eff = 0.190583 
queue_avg = 1.981690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98169
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119158 n_act=1090 n_pre=1074 n_ref_event=0 n_req=4036 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2471 bw_util=0.04662
n_activity=9598 dram_eff=0.6112
bk0: 193a 122284i bk1: 193a 121795i bk2: 192a 121919i bk3: 193a 121528i bk4: 240a 121012i bk5: 248a 120499i bk6: 256a 120505i bk7: 256a 120665i bk8: 240a 121182i bk9: 232a 120966i bk10: 192a 121479i bk11: 192a 122293i bk12: 192a 121386i bk13: 192a 122235i bk14: 192a 121720i bk15: 192a 121465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729931
Row_Buffer_Locality_read = 0.801473
Row_Buffer_Locality_write = 0.351014
Bank_Level_Parallism = 7.857143
Bank_Level_Parallism_Col = 5.911543
Bank_Level_Parallism_Ready = 2.788612
write_to_read_ratio_blp_rw_average = 0.368193
GrpLevelPara = 2.951054 

BW Util details:
bwutil = 0.046618 
total_CMD = 125832 
util_bw = 5866 
Wasted_Col = 3201 
Wasted_Row = 404 
Idle = 116361 

BW Util Bottlenecks: 
RCDc_limit = 3475 
RCDWRc_limit = 1237 
WTRc_limit = 2841 
RTWc_limit = 6278 
CCDLc_limit = 2412 
rwq = 0 
CCDLc_limit_alone = 1629 
WTRc_limit_alone = 2516 
RTWc_limit_alone = 5820 

Commands details: 
total_CMD = 125832 
n_nop = 119158 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2471 
n_act = 1090 
n_pre = 1074 
n_ref = 0 
n_req = 4036 
total_req = 5866 

Dual Bus Interface Util: 
issued_total_row = 2164 
issued_total_col = 5866 
Row_Bus_Util =  0.017198 
CoL_Bus_Util = 0.046618 
Either_Row_CoL_Bus_Util = 0.053039 
Issued_on_Two_Bus_Simul_Util = 0.010776 
issued_two_Eff = 0.203176 
queue_avg = 1.977597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9776
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119087 n_act=1086 n_pre=1070 n_ref_event=0 n_req=4039 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2485 bw_util=0.04673
n_activity=9636 dram_eff=0.6102
bk0: 192a 122225i bk1: 192a 122212i bk2: 192a 122087i bk3: 192a 121934i bk4: 240a 120723i bk5: 248a 120297i bk6: 256a 120472i bk7: 256a 120395i bk8: 240a 120905i bk9: 232a 121421i bk10: 192a 121529i bk11: 192a 121677i bk12: 192a 121577i bk13: 193a 122186i bk14: 193a 121902i bk15: 193a 121854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731122
Row_Buffer_Locality_read = 0.803829
Row_Buffer_Locality_write = 0.347826
Bank_Level_Parallism = 7.856688
Bank_Level_Parallism_Col = 5.864001
Bank_Level_Parallism_Ready = 2.792517
write_to_read_ratio_blp_rw_average = 0.373435
GrpLevelPara = 2.939519 

BW Util details:
bwutil = 0.046729 
total_CMD = 125832 
util_bw = 5880 
Wasted_Col = 3151 
Wasted_Row = 382 
Idle = 116419 

BW Util Bottlenecks: 
RCDc_limit = 3384 
RCDWRc_limit = 1185 
WTRc_limit = 2647 
RTWc_limit = 5917 
CCDLc_limit = 2282 
rwq = 0 
CCDLc_limit_alone = 1602 
WTRc_limit_alone = 2340 
RTWc_limit_alone = 5544 

Commands details: 
total_CMD = 125832 
n_nop = 119087 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2485 
n_act = 1086 
n_pre = 1070 
n_ref = 0 
n_req = 4039 
total_req = 5880 

Dual Bus Interface Util: 
issued_total_row = 2156 
issued_total_col = 5880 
Row_Bus_Util =  0.017134 
CoL_Bus_Util = 0.046729 
Either_Row_CoL_Bus_Util = 0.053603 
Issued_on_Two_Bus_Simul_Util = 0.010260 
issued_two_Eff = 0.191401 
queue_avg = 1.835407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83541
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119085 n_act=1129 n_pre=1113 n_ref_event=0 n_req=4040 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2492 bw_util=0.04678
n_activity=9733 dram_eff=0.6048
bk0: 192a 121885i bk1: 192a 122301i bk2: 192a 122013i bk3: 192a 121685i bk4: 240a 120648i bk5: 248a 120099i bk6: 256a 120110i bk7: 256a 120799i bk8: 240a 120617i bk9: 233a 121289i bk10: 193a 121886i bk11: 193a 121975i bk12: 192a 121550i bk13: 192a 121498i bk14: 192a 121935i bk15: 192a 121506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720545
Row_Buffer_Locality_read = 0.797349
Row_Buffer_Locality_write = 0.316279
Bank_Level_Parallism = 7.959966
Bank_Level_Parallism_Col = 5.916037
Bank_Level_Parallism_Ready = 2.635128
write_to_read_ratio_blp_rw_average = 0.372345
GrpLevelPara = 2.934029 

BW Util details:
bwutil = 0.046785 
total_CMD = 125832 
util_bw = 5887 
Wasted_Col = 3165 
Wasted_Row = 440 
Idle = 116340 

BW Util Bottlenecks: 
RCDc_limit = 3481 
RCDWRc_limit = 1212 
WTRc_limit = 2881 
RTWc_limit = 6033 
CCDLc_limit = 2367 
rwq = 0 
CCDLc_limit_alone = 1612 
WTRc_limit_alone = 2540 
RTWc_limit_alone = 5619 

Commands details: 
total_CMD = 125832 
n_nop = 119085 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2492 
n_act = 1129 
n_pre = 1113 
n_ref = 0 
n_req = 4040 
total_req = 5887 

Dual Bus Interface Util: 
issued_total_row = 2242 
issued_total_col = 5887 
Row_Bus_Util =  0.017817 
CoL_Bus_Util = 0.046785 
Either_Row_CoL_Bus_Util = 0.053619 
Issued_on_Two_Bus_Simul_Util = 0.010983 
issued_two_Eff = 0.204832 
queue_avg = 2.067813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06781
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119093 n_act=1134 n_pre=1118 n_ref_event=0 n_req=4037 n_rd=3396 n_rd_L2_A=0 n_write=0 n_wr_bk=2470 bw_util=0.04662
n_activity=9665 dram_eff=0.6069
bk0: 192a 122248i bk1: 192a 123032i bk2: 192a 121882i bk3: 192a 121934i bk4: 240a 120423i bk5: 249a 120940i bk6: 257a 120527i bk7: 257a 120275i bk8: 241a 120822i bk9: 232a 120842i bk10: 192a 121548i bk11: 192a 121800i bk12: 192a 121666i bk13: 192a 121651i bk14: 192a 122365i bk15: 192a 122121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719098
Row_Buffer_Locality_read = 0.797998
Row_Buffer_Locality_write = 0.301092
Bank_Level_Parallism = 7.711324
Bank_Level_Parallism_Col = 5.652174
Bank_Level_Parallism_Ready = 2.592567
write_to_read_ratio_blp_rw_average = 0.359447
GrpLevelPara = 2.917248 

BW Util details:
bwutil = 0.046618 
total_CMD = 125832 
util_bw = 5866 
Wasted_Col = 3230 
Wasted_Row = 406 
Idle = 116330 

BW Util Bottlenecks: 
RCDc_limit = 3346 
RCDWRc_limit = 1294 
WTRc_limit = 2773 
RTWc_limit = 5863 
CCDLc_limit = 2175 
rwq = 0 
CCDLc_limit_alone = 1580 
WTRc_limit_alone = 2479 
RTWc_limit_alone = 5562 

Commands details: 
total_CMD = 125832 
n_nop = 119093 
Read = 3396 
Write = 0 
L2_Alloc = 0 
L2_WB = 2470 
n_act = 1134 
n_pre = 1118 
n_ref = 0 
n_req = 4037 
total_req = 5866 

Dual Bus Interface Util: 
issued_total_row = 2252 
issued_total_col = 5866 
Row_Bus_Util =  0.017897 
CoL_Bus_Util = 0.046618 
Either_Row_CoL_Bus_Util = 0.053556 
Issued_on_Two_Bus_Simul_Util = 0.010959 
issued_two_Eff = 0.204630 
queue_avg = 1.764607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76461
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 1): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119192 n_act=1091 n_pre=1075 n_ref_event=0 n_req=4026 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2433 bw_util=0.04632
n_activity=9662 dram_eff=0.6032
bk0: 192a 122093i bk1: 192a 122116i bk2: 193a 121553i bk3: 193a 121613i bk4: 241a 120067i bk5: 248a 120182i bk6: 256a 120318i bk7: 256a 120687i bk8: 240a 120780i bk9: 232a 120707i bk10: 192a 121807i bk11: 192a 121617i bk12: 192a 121808i bk13: 192a 121846i bk14: 192a 121845i bk15: 192a 122035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729011
Row_Buffer_Locality_read = 0.798527
Row_Buffer_Locality_write = 0.354992
Bank_Level_Parallism = 8.107154
Bank_Level_Parallism_Col = 6.145446
Bank_Level_Parallism_Ready = 2.790494
write_to_read_ratio_blp_rw_average = 0.377969
GrpLevelPara = 2.969009 

BW Util details:
bwutil = 0.046316 
total_CMD = 125832 
util_bw = 5828 
Wasted_Col = 3160 
Wasted_Row = 419 
Idle = 116425 

BW Util Bottlenecks: 
RCDc_limit = 3349 
RCDWRc_limit = 1151 
WTRc_limit = 2891 
RTWc_limit = 6844 
CCDLc_limit = 2507 
rwq = 0 
CCDLc_limit_alone = 1668 
WTRc_limit_alone = 2542 
RTWc_limit_alone = 6354 

Commands details: 
total_CMD = 125832 
n_nop = 119192 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2433 
n_act = 1091 
n_pre = 1075 
n_ref = 0 
n_req = 4026 
total_req = 5828 

Dual Bus Interface Util: 
issued_total_row = 2166 
issued_total_col = 5828 
Row_Bus_Util =  0.017213 
CoL_Bus_Util = 0.046316 
Either_Row_CoL_Bus_Util = 0.052769 
Issued_on_Two_Bus_Simul_Util = 0.010760 
issued_two_Eff = 0.203916 
queue_avg = 2.024239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02424
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 1): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119100 n_act=1120 n_pre=1104 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2478 bw_util=0.04667
n_activity=9639 dram_eff=0.6093
bk0: 193a 122541i bk1: 193a 122322i bk2: 192a 121818i bk3: 192a 121973i bk4: 240a 120655i bk5: 248a 121045i bk6: 256a 120411i bk7: 256a 120996i bk8: 240a 121002i bk9: 232a 120800i bk10: 192a 121479i bk11: 192a 121917i bk12: 192a 121862i bk13: 192a 121821i bk14: 193a 122389i bk15: 192a 121483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.722566
Row_Buffer_Locality_read = 0.801473
Row_Buffer_Locality_write = 0.305296
Bank_Level_Parallism = 7.750878
Bank_Level_Parallism_Col = 5.690817
Bank_Level_Parallism_Ready = 2.681764
write_to_read_ratio_blp_rw_average = 0.380545
GrpLevelPara = 2.958567 

BW Util details:
bwutil = 0.046673 
total_CMD = 125832 
util_bw = 5873 
Wasted_Col = 3104 
Wasted_Row = 420 
Idle = 116435 

BW Util Bottlenecks: 
RCDc_limit = 3304 
RCDWRc_limit = 1275 
WTRc_limit = 2425 
RTWc_limit = 6183 
CCDLc_limit = 2080 
rwq = 0 
CCDLc_limit_alone = 1470 
WTRc_limit_alone = 2187 
RTWc_limit_alone = 5811 

Commands details: 
total_CMD = 125832 
n_nop = 119100 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2478 
n_act = 1120 
n_pre = 1104 
n_ref = 0 
n_req = 4037 
total_req = 5873 

Dual Bus Interface Util: 
issued_total_row = 2224 
issued_total_col = 5873 
Row_Bus_Util =  0.017674 
CoL_Bus_Util = 0.046673 
Either_Row_CoL_Bus_Util = 0.053500 
Issued_on_Two_Bus_Simul_Util = 0.010848 
issued_two_Eff = 0.202763 
queue_avg = 1.739780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73978
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119101 n_act=1124 n_pre=1108 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2476 bw_util=0.04666
n_activity=9670 dram_eff=0.6071
bk0: 192a 122036i bk1: 192a 122328i bk2: 192a 121825i bk3: 192a 121788i bk4: 240a 120101i bk5: 248a 120653i bk6: 256a 120485i bk7: 256a 120563i bk8: 240a 120751i bk9: 232a 120841i bk10: 193a 121382i bk11: 192a 121547i bk12: 193a 122397i bk13: 193a 122037i bk14: 192a 122005i bk15: 192a 121885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721575
Row_Buffer_Locality_read = 0.797938
Row_Buffer_Locality_write = 0.317757
Bank_Level_Parallism = 7.896544
Bank_Level_Parallism_Col = 5.849341
Bank_Level_Parallism_Ready = 2.834100
write_to_read_ratio_blp_rw_average = 0.384066
GrpLevelPara = 2.899191 

BW Util details:
bwutil = 0.046657 
total_CMD = 125832 
util_bw = 5871 
Wasted_Col = 3211 
Wasted_Row = 381 
Idle = 116369 

BW Util Bottlenecks: 
RCDc_limit = 3401 
RCDWRc_limit = 1253 
WTRc_limit = 2574 
RTWc_limit = 6106 
CCDLc_limit = 2214 
rwq = 0 
CCDLc_limit_alone = 1535 
WTRc_limit_alone = 2299 
RTWc_limit_alone = 5702 

Commands details: 
total_CMD = 125832 
n_nop = 119101 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2476 
n_act = 1124 
n_pre = 1108 
n_ref = 0 
n_req = 4037 
total_req = 5871 

Dual Bus Interface Util: 
issued_total_row = 2232 
issued_total_col = 5871 
Row_Bus_Util =  0.017738 
CoL_Bus_Util = 0.046657 
Either_Row_CoL_Bus_Util = 0.053492 
Issued_on_Two_Bus_Simul_Util = 0.010903 
issued_two_Eff = 0.203833 
queue_avg = 1.745502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7455
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 1): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119123 n_act=1114 n_pre=1098 n_ref_event=0 n_req=4039 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2485 bw_util=0.04673
n_activity=9677 dram_eff=0.6076
bk0: 192a 122067i bk1: 192a 121958i bk2: 192a 121694i bk3: 192a 122533i bk4: 240a 120313i bk5: 248a 120225i bk6: 257a 120217i bk7: 256a 120779i bk8: 241a 120642i bk9: 233a 120420i bk10: 192a 121170i bk11: 192a 121674i bk12: 192a 122277i bk13: 192a 121581i bk14: 192a 121826i bk15: 192a 121717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724189
Row_Buffer_Locality_read = 0.795582
Row_Buffer_Locality_write = 0.347826
Bank_Level_Parallism = 8.114280
Bank_Level_Parallism_Col = 6.090402
Bank_Level_Parallism_Ready = 2.811735
write_to_read_ratio_blp_rw_average = 0.378214
GrpLevelPara = 3.002455 

BW Util details:
bwutil = 0.046729 
total_CMD = 125832 
util_bw = 5880 
Wasted_Col = 3133 
Wasted_Row = 385 
Idle = 116434 

BW Util Bottlenecks: 
RCDc_limit = 3471 
RCDWRc_limit = 1243 
WTRc_limit = 2876 
RTWc_limit = 6730 
CCDLc_limit = 2350 
rwq = 0 
CCDLc_limit_alone = 1534 
WTRc_limit_alone = 2537 
RTWc_limit_alone = 6253 

Commands details: 
total_CMD = 125832 
n_nop = 119123 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2485 
n_act = 1114 
n_pre = 1098 
n_ref = 0 
n_req = 4039 
total_req = 5880 

Dual Bus Interface Util: 
issued_total_row = 2212 
issued_total_col = 5880 
Row_Bus_Util =  0.017579 
CoL_Bus_Util = 0.046729 
Either_Row_CoL_Bus_Util = 0.053317 
Issued_on_Two_Bus_Simul_Util = 0.010991 
issued_two_Eff = 0.206141 
queue_avg = 2.142937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14294
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119168 n_act=1093 n_pre=1077 n_ref_event=0 n_req=4029 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2441 bw_util=0.04638
n_activity=9666 dram_eff=0.6038
bk0: 192a 122191i bk1: 192a 122495i bk2: 192a 122095i bk3: 192a 122421i bk4: 240a 120726i bk5: 249a 120650i bk6: 257a 120561i bk7: 257a 120559i bk8: 240a 120975i bk9: 232a 120944i bk10: 192a 121273i bk11: 192a 121737i bk12: 192a 121961i bk13: 192a 121925i bk14: 192a 122044i bk15: 192a 122140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728717
Row_Buffer_Locality_read = 0.796171
Row_Buffer_Locality_write = 0.367508
Bank_Level_Parallism = 7.702682
Bank_Level_Parallism_Col = 5.731452
Bank_Level_Parallism_Ready = 2.611378
write_to_read_ratio_blp_rw_average = 0.375139
GrpLevelPara = 2.895713 

BW Util details:
bwutil = 0.046379 
total_CMD = 125832 
util_bw = 5836 
Wasted_Col = 3221 
Wasted_Row = 374 
Idle = 116401 

BW Util Bottlenecks: 
RCDc_limit = 3529 
RCDWRc_limit = 1060 
WTRc_limit = 2456 
RTWc_limit = 6018 
CCDLc_limit = 2328 
rwq = 0 
CCDLc_limit_alone = 1615 
WTRc_limit_alone = 2166 
RTWc_limit_alone = 5595 

Commands details: 
total_CMD = 125832 
n_nop = 119168 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2441 
n_act = 1093 
n_pre = 1077 
n_ref = 0 
n_req = 4029 
total_req = 5836 

Dual Bus Interface Util: 
issued_total_row = 2170 
issued_total_col = 5836 
Row_Bus_Util =  0.017245 
CoL_Bus_Util = 0.046379 
Either_Row_CoL_Bus_Util = 0.052960 
Issued_on_Two_Bus_Simul_Util = 0.010665 
issued_two_Eff = 0.201381 
queue_avg = 2.040697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0407
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119068 n_act=1154 n_pre=1138 n_ref_event=0 n_req=4034 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2463 bw_util=0.04655
n_activity=9752 dram_eff=0.6007
bk0: 192a 122025i bk1: 193a 122122i bk2: 193a 121918i bk3: 193a 121901i bk4: 240a 120602i bk5: 248a 120636i bk6: 256a 120302i bk7: 256a 120358i bk8: 240a 120855i bk9: 232a 121080i bk10: 192a 121598i bk11: 192a 121688i bk12: 192a 122081i bk13: 192a 122224i bk14: 192a 121839i bk15: 192a 122110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713932
Row_Buffer_Locality_read = 0.793814
Row_Buffer_Locality_write = 0.289515
Bank_Level_Parallism = 7.780383
Bank_Level_Parallism_Col = 5.671178
Bank_Level_Parallism_Ready = 2.598839
write_to_read_ratio_blp_rw_average = 0.381290
GrpLevelPara = 2.948746 

BW Util details:
bwutil = 0.046554 
total_CMD = 125832 
util_bw = 5858 
Wasted_Col = 3215 
Wasted_Row = 439 
Idle = 116320 

BW Util Bottlenecks: 
RCDc_limit = 3533 
RCDWRc_limit = 1303 
WTRc_limit = 2630 
RTWc_limit = 6080 
CCDLc_limit = 2153 
rwq = 0 
CCDLc_limit_alone = 1517 
WTRc_limit_alone = 2334 
RTWc_limit_alone = 5740 

Commands details: 
total_CMD = 125832 
n_nop = 119068 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2463 
n_act = 1154 
n_pre = 1138 
n_ref = 0 
n_req = 4034 
total_req = 5858 

Dual Bus Interface Util: 
issued_total_row = 2292 
issued_total_col = 5858 
Row_Bus_Util =  0.018215 
CoL_Bus_Util = 0.046554 
Either_Row_CoL_Bus_Util = 0.053754 
Issued_on_Two_Bus_Simul_Util = 0.011015 
issued_two_Eff = 0.204908 
queue_avg = 1.911096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9111
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119142 n_act=1079 n_pre=1063 n_ref_event=0 n_req=4035 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2473 bw_util=0.04663
n_activity=9713 dram_eff=0.6041
bk0: 192a 121471i bk1: 192a 121822i bk2: 192a 122135i bk3: 192a 121576i bk4: 240a 120875i bk5: 248a 120111i bk6: 256a 120342i bk7: 256a 120302i bk8: 240a 120566i bk9: 232a 120972i bk10: 192a 121505i bk11: 192a 121833i bk12: 192a 122249i bk13: 193a 121794i bk14: 193a 121790i bk15: 193a 121949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732590
Row_Buffer_Locality_read = 0.807069
Row_Buffer_Locality_write = 0.337500
Bank_Level_Parallism = 8.051557
Bank_Level_Parallism_Col = 6.139647
Bank_Level_Parallism_Ready = 2.882072
write_to_read_ratio_blp_rw_average = 0.396024
GrpLevelPara = 3.003820 

BW Util details:
bwutil = 0.046634 
total_CMD = 125832 
util_bw = 5868 
Wasted_Col = 3088 
Wasted_Row = 490 
Idle = 116386 

BW Util Bottlenecks: 
RCDc_limit = 3248 
RCDWRc_limit = 1185 
WTRc_limit = 2698 
RTWc_limit = 6762 
CCDLc_limit = 2298 
rwq = 0 
CCDLc_limit_alone = 1541 
WTRc_limit_alone = 2423 
RTWc_limit_alone = 6280 

Commands details: 
total_CMD = 125832 
n_nop = 119142 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2473 
n_act = 1079 
n_pre = 1063 
n_ref = 0 
n_req = 4035 
total_req = 5868 

Dual Bus Interface Util: 
issued_total_row = 2142 
issued_total_col = 5868 
Row_Bus_Util =  0.017023 
CoL_Bus_Util = 0.046634 
Either_Row_CoL_Bus_Util = 0.053166 
Issued_on_Two_Bus_Simul_Util = 0.010490 
issued_two_Eff = 0.197309 
queue_avg = 2.270011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27001
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119102 n_act=1103 n_pre=1087 n_ref_event=0 n_req=4035 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2470 bw_util=0.04661
n_activity=9645 dram_eff=0.6081
bk0: 192a 121500i bk1: 192a 121890i bk2: 192a 122325i bk3: 192a 121680i bk4: 240a 120232i bk5: 248a 120645i bk6: 256a 120265i bk7: 256a 120826i bk8: 240a 120723i bk9: 233a 120885i bk10: 193a 121424i bk11: 193a 122072i bk12: 192a 121613i bk13: 192a 121969i bk14: 192a 121605i bk15: 192a 122175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726642
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.337500
Bank_Level_Parallism = 7.960156
Bank_Level_Parallism_Col = 5.980073
Bank_Level_Parallism_Ready = 2.714578
write_to_read_ratio_blp_rw_average = 0.374182
GrpLevelPara = 2.924942 

BW Util details:
bwutil = 0.046610 
total_CMD = 125832 
util_bw = 5865 
Wasted_Col = 3218 
Wasted_Row = 404 
Idle = 116345 

BW Util Bottlenecks: 
RCDc_limit = 3457 
RCDWRc_limit = 1124 
WTRc_limit = 2567 
RTWc_limit = 6800 
CCDLc_limit = 2319 
rwq = 0 
CCDLc_limit_alone = 1641 
WTRc_limit_alone = 2339 
RTWc_limit_alone = 6350 

Commands details: 
total_CMD = 125832 
n_nop = 119102 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2470 
n_act = 1103 
n_pre = 1087 
n_ref = 0 
n_req = 4035 
total_req = 5865 

Dual Bus Interface Util: 
issued_total_row = 2190 
issued_total_col = 5865 
Row_Bus_Util =  0.017404 
CoL_Bus_Util = 0.046610 
Either_Row_CoL_Bus_Util = 0.053484 
Issued_on_Two_Bus_Simul_Util = 0.010530 
issued_two_Eff = 0.196880 
queue_avg = 2.081267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08127
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119146 n_act=1075 n_pre=1059 n_ref_event=0 n_req=4031 n_rd=3389 n_rd_L2_A=0 n_write=0 n_wr_bk=2472 bw_util=0.04658
n_activity=9673 dram_eff=0.6059
bk0: 192a 122113i bk1: 192a 121905i bk2: 192a 121901i bk3: 192a 122099i bk4: 240a 120891i bk5: 249a 120356i bk6: 257a 120034i bk7: 256a 120651i bk8: 234a 120845i bk9: 233a 120805i bk10: 192a 121473i bk11: 192a 121757i bk12: 192a 121917i bk13: 192a 121849i bk14: 192a 121851i bk15: 192a 122157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733317
Row_Buffer_Locality_read = 0.804367
Row_Buffer_Locality_write = 0.358255
Bank_Level_Parallism = 7.899693
Bank_Level_Parallism_Col = 5.981226
Bank_Level_Parallism_Ready = 2.776830
write_to_read_ratio_blp_rw_average = 0.386685
GrpLevelPara = 2.962675 

BW Util details:
bwutil = 0.046578 
total_CMD = 125832 
util_bw = 5861 
Wasted_Col = 3188 
Wasted_Row = 412 
Idle = 116371 

BW Util Bottlenecks: 
RCDc_limit = 3405 
RCDWRc_limit = 1234 
WTRc_limit = 2520 
RTWc_limit = 6719 
CCDLc_limit = 2277 
rwq = 0 
CCDLc_limit_alone = 1577 
WTRc_limit_alone = 2245 
RTWc_limit_alone = 6294 

Commands details: 
total_CMD = 125832 
n_nop = 119146 
Read = 3389 
Write = 0 
L2_Alloc = 0 
L2_WB = 2472 
n_act = 1075 
n_pre = 1059 
n_ref = 0 
n_req = 4031 
total_req = 5861 

Dual Bus Interface Util: 
issued_total_row = 2134 
issued_total_col = 5861 
Row_Bus_Util =  0.016959 
CoL_Bus_Util = 0.046578 
Either_Row_CoL_Bus_Util = 0.053134 
Issued_on_Two_Bus_Simul_Util = 0.010403 
issued_two_Eff = 0.195782 
queue_avg = 1.969094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96909
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119146 n_act=1126 n_pre=1110 n_ref_event=0 n_req=4017 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2426 bw_util=0.0462
n_activity=9710 dram_eff=0.5987
bk0: 192a 122350i bk1: 192a 122125i bk2: 193a 122081i bk3: 192a 122161i bk4: 241a 120754i bk5: 249a 120057i bk6: 256a 120417i bk7: 256a 120538i bk8: 232a 120946i bk9: 232a 120996i bk10: 192a 121900i bk11: 192a 122328i bk12: 192a 122335i bk13: 192a 122180i bk14: 192a 121595i bk15: 192a 121951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719691
Row_Buffer_Locality_read = 0.795394
Row_Buffer_Locality_write = 0.312698
Bank_Level_Parallism = 7.638860
Bank_Level_Parallism_Col = 5.604360
Bank_Level_Parallism_Ready = 2.609668
write_to_read_ratio_blp_rw_average = 0.382480
GrpLevelPara = 2.937251 

BW Util details:
bwutil = 0.046197 
total_CMD = 125832 
util_bw = 5813 
Wasted_Col = 3275 
Wasted_Row = 418 
Idle = 116326 

BW Util Bottlenecks: 
RCDc_limit = 3520 
RCDWRc_limit = 1402 
WTRc_limit = 2356 
RTWc_limit = 6720 
CCDLc_limit = 2246 
rwq = 0 
CCDLc_limit_alone = 1571 
WTRc_limit_alone = 2111 
RTWc_limit_alone = 6290 

Commands details: 
total_CMD = 125832 
n_nop = 119146 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2426 
n_act = 1126 
n_pre = 1110 
n_ref = 0 
n_req = 4017 
total_req = 5813 

Dual Bus Interface Util: 
issued_total_row = 2236 
issued_total_col = 5813 
Row_Bus_Util =  0.017770 
CoL_Bus_Util = 0.046197 
Either_Row_CoL_Bus_Util = 0.053134 
Issued_on_Two_Bus_Simul_Util = 0.010832 
issued_two_Eff = 0.203859 
queue_avg = 1.721867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72187
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 1): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119141 n_act=1083 n_pre=1067 n_ref_event=0 n_req=4019 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2438 bw_util=0.04629
n_activity=9792 dram_eff=0.5949
bk0: 193a 122367i bk1: 193a 121793i bk2: 192a 121818i bk3: 192a 121591i bk4: 240a 120886i bk5: 248a 120081i bk6: 256a 120391i bk7: 256a 120915i bk8: 232a 120439i bk9: 232a 121163i bk10: 192a 121594i bk11: 192a 122331i bk12: 192a 121556i bk13: 192a 122302i bk14: 193a 122039i bk15: 192a 122791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730530
Row_Buffer_Locality_read = 0.801594
Row_Buffer_Locality_write = 0.349684
Bank_Level_Parallism = 7.683129
Bank_Level_Parallism_Col = 5.760146
Bank_Level_Parallism_Ready = 2.678970
write_to_read_ratio_blp_rw_average = 0.381125
GrpLevelPara = 2.901028 

BW Util details:
bwutil = 0.046292 
total_CMD = 125832 
util_bw = 5825 
Wasted_Col = 3281 
Wasted_Row = 431 
Idle = 116295 

BW Util Bottlenecks: 
RCDc_limit = 3424 
RCDWRc_limit = 1169 
WTRc_limit = 2508 
RTWc_limit = 6158 
CCDLc_limit = 2224 
rwq = 0 
CCDLc_limit_alone = 1586 
WTRc_limit_alone = 2234 
RTWc_limit_alone = 5794 

Commands details: 
total_CMD = 125832 
n_nop = 119141 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2438 
n_act = 1083 
n_pre = 1067 
n_ref = 0 
n_req = 4019 
total_req = 5825 

Dual Bus Interface Util: 
issued_total_row = 2150 
issued_total_col = 5825 
Row_Bus_Util =  0.017086 
CoL_Bus_Util = 0.046292 
Either_Row_CoL_Bus_Util = 0.053174 
Issued_on_Two_Bus_Simul_Util = 0.010204 
issued_two_Eff = 0.191900 
queue_avg = 1.917732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91773
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119162 n_act=1103 n_pre=1087 n_ref_event=0 n_req=4027 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2469 bw_util=0.04654
n_activity=9504 dram_eff=0.6162
bk0: 192a 122158i bk1: 192a 122134i bk2: 192a 122174i bk3: 192a 122261i bk4: 240a 120421i bk5: 248a 120764i bk6: 256a 120014i bk7: 256a 120513i bk8: 232a 121525i bk9: 232a 121225i bk10: 193a 121816i bk11: 192a 121640i bk12: 192a 121948i bk13: 193a 121522i bk14: 193a 121436i bk15: 192a 122011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726099
Row_Buffer_Locality_read = 0.800709
Row_Buffer_Locality_write = 0.331250
Bank_Level_Parallism = 7.932158
Bank_Level_Parallism_Col = 5.889741
Bank_Level_Parallism_Ready = 2.787398
write_to_read_ratio_blp_rw_average = 0.377926
GrpLevelPara = 2.912990 

BW Util details:
bwutil = 0.046538 
total_CMD = 125832 
util_bw = 5856 
Wasted_Col = 3065 
Wasted_Row = 380 
Idle = 116531 

BW Util Bottlenecks: 
RCDc_limit = 3276 
RCDWRc_limit = 1120 
WTRc_limit = 2326 
RTWc_limit = 6064 
CCDLc_limit = 2243 
rwq = 0 
CCDLc_limit_alone = 1557 
WTRc_limit_alone = 2102 
RTWc_limit_alone = 5602 

Commands details: 
total_CMD = 125832 
n_nop = 119162 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2469 
n_act = 1103 
n_pre = 1087 
n_ref = 0 
n_req = 4027 
total_req = 5856 

Dual Bus Interface Util: 
issued_total_row = 2190 
issued_total_col = 5856 
Row_Bus_Util =  0.017404 
CoL_Bus_Util = 0.046538 
Either_Row_CoL_Bus_Util = 0.053007 
Issued_on_Two_Bus_Simul_Util = 0.010935 
issued_two_Eff = 0.206297 
queue_avg = 1.793463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79346
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119155 n_act=1071 n_pre=1055 n_ref_event=0 n_req=4025 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2459 bw_util=0.04646
n_activity=9641 dram_eff=0.6064
bk0: 192a 122191i bk1: 192a 122093i bk2: 192a 122305i bk3: 192a 122727i bk4: 240a 120885i bk5: 248a 120358i bk6: 256a 120465i bk7: 256a 120480i bk8: 233a 120944i bk9: 233a 120451i bk10: 193a 121425i bk11: 192a 121546i bk12: 192a 122297i bk13: 192a 121987i bk14: 192a 121720i bk15: 192a 122263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733913
Row_Buffer_Locality_read = 0.804842
Row_Buffer_Locality_write = 0.357367
Bank_Level_Parallism = 7.826366
Bank_Level_Parallism_Col = 5.916799
Bank_Level_Parallism_Ready = 2.787718
write_to_read_ratio_blp_rw_average = 0.362880
GrpLevelPara = 2.931023 

BW Util details:
bwutil = 0.046459 
total_CMD = 125832 
util_bw = 5846 
Wasted_Col = 3066 
Wasted_Row = 441 
Idle = 116479 

BW Util Bottlenecks: 
RCDc_limit = 3129 
RCDWRc_limit = 1219 
WTRc_limit = 2798 
RTWc_limit = 5724 
CCDLc_limit = 2325 
rwq = 0 
CCDLc_limit_alone = 1619 
WTRc_limit_alone = 2476 
RTWc_limit_alone = 5340 

Commands details: 
total_CMD = 125832 
n_nop = 119155 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2459 
n_act = 1071 
n_pre = 1055 
n_ref = 0 
n_req = 4025 
total_req = 5846 

Dual Bus Interface Util: 
issued_total_row = 2126 
issued_total_col = 5846 
Row_Bus_Util =  0.016896 
CoL_Bus_Util = 0.046459 
Either_Row_CoL_Bus_Util = 0.053063 
Issued_on_Two_Bus_Simul_Util = 0.010292 
issued_two_Eff = 0.193949 
queue_avg = 1.969753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96975
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119148 n_act=1104 n_pre=1088 n_ref_event=0 n_req=4035 n_rd=3394 n_rd_L2_A=0 n_write=0 n_wr_bk=2469 bw_util=0.04659
n_activity=9653 dram_eff=0.6074
bk0: 192a 122237i bk1: 192a 121722i bk2: 192a 121764i bk3: 192a 121970i bk4: 247a 120926i bk5: 249a 120449i bk6: 257a 120470i bk7: 257a 120650i bk8: 232a 121304i bk9: 232a 120404i bk10: 192a 121339i bk11: 192a 122054i bk12: 192a 122274i bk13: 192a 121484i bk14: 192a 121494i bk15: 192a 122298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726394
Row_Buffer_Locality_read = 0.798173
Row_Buffer_Locality_write = 0.346334
Bank_Level_Parallism = 7.907875
Bank_Level_Parallism_Col = 5.953064
Bank_Level_Parallism_Ready = 2.795497
write_to_read_ratio_blp_rw_average = 0.376812
GrpLevelPara = 2.914977 

BW Util details:
bwutil = 0.046594 
total_CMD = 125832 
util_bw = 5863 
Wasted_Col = 3121 
Wasted_Row = 438 
Idle = 116410 

BW Util Bottlenecks: 
RCDc_limit = 3286 
RCDWRc_limit = 1119 
WTRc_limit = 2732 
RTWc_limit = 5531 
CCDLc_limit = 2465 
rwq = 0 
CCDLc_limit_alone = 1749 
WTRc_limit_alone = 2409 
RTWc_limit_alone = 5138 

Commands details: 
total_CMD = 125832 
n_nop = 119148 
Read = 3394 
Write = 0 
L2_Alloc = 0 
L2_WB = 2469 
n_act = 1104 
n_pre = 1088 
n_ref = 0 
n_req = 4035 
total_req = 5863 

Dual Bus Interface Util: 
issued_total_row = 2192 
issued_total_col = 5863 
Row_Bus_Util =  0.017420 
CoL_Bus_Util = 0.046594 
Either_Row_CoL_Bus_Util = 0.053118 
Issued_on_Two_Bus_Simul_Util = 0.010895 
issued_two_Eff = 0.205117 
queue_avg = 1.920418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92042
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119119 n_act=1110 n_pre=1094 n_ref_event=0 n_req=4034 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2466 bw_util=0.04658
n_activity=9610 dram_eff=0.6099
bk0: 192a 122033i bk1: 193a 122108i bk2: 193a 121848i bk3: 193a 121845i bk4: 248a 121024i bk5: 248a 119809i bk6: 256a 120462i bk7: 256a 120414i bk8: 232a 120950i bk9: 232a 120711i bk10: 192a 121606i bk11: 192a 122210i bk12: 192a 121965i bk13: 192a 122089i bk14: 192a 122067i bk15: 192a 122512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724839
Row_Buffer_Locality_read = 0.800295
Row_Buffer_Locality_write = 0.323944
Bank_Level_Parallism = 7.828854
Bank_Level_Parallism_Col = 5.826014
Bank_Level_Parallism_Ready = 2.674458
write_to_read_ratio_blp_rw_average = 0.380527
GrpLevelPara = 2.955637 

BW Util details:
bwutil = 0.046578 
total_CMD = 125832 
util_bw = 5861 
Wasted_Col = 3136 
Wasted_Row = 416 
Idle = 116419 

BW Util Bottlenecks: 
RCDc_limit = 3324 
RCDWRc_limit = 1308 
WTRc_limit = 2393 
RTWc_limit = 6467 
CCDLc_limit = 2158 
rwq = 0 
CCDLc_limit_alone = 1520 
WTRc_limit_alone = 2157 
RTWc_limit_alone = 6065 

Commands details: 
total_CMD = 125832 
n_nop = 119119 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2466 
n_act = 1110 
n_pre = 1094 
n_ref = 0 
n_req = 4034 
total_req = 5861 

Dual Bus Interface Util: 
issued_total_row = 2204 
issued_total_col = 5861 
Row_Bus_Util =  0.017515 
CoL_Bus_Util = 0.046578 
Either_Row_CoL_Bus_Util = 0.053349 
Issued_on_Two_Bus_Simul_Util = 0.010744 
issued_two_Eff = 0.201400 
queue_avg = 1.831060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83106
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119118 n_act=1085 n_pre=1069 n_ref_event=0 n_req=4032 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2461 bw_util=0.04654
n_activity=9553 dram_eff=0.613
bk0: 192a 121739i bk1: 193a 122181i bk2: 192a 121437i bk3: 192a 122300i bk4: 248a 120264i bk5: 248a 120397i bk6: 256a 120225i bk7: 256a 120456i bk8: 232a 120750i bk9: 232a 120645i bk10: 192a 121653i bk11: 192a 121997i bk12: 192a 121957i bk13: 193a 122142i bk14: 193a 122083i bk15: 192a 121899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730903
Row_Buffer_Locality_read = 0.797644
Row_Buffer_Locality_write = 0.375196
Bank_Level_Parallism = 8.029355
Bank_Level_Parallism_Col = 6.060474
Bank_Level_Parallism_Ready = 2.851264
write_to_read_ratio_blp_rw_average = 0.382607
GrpLevelPara = 2.946096 

BW Util details:
bwutil = 0.046538 
total_CMD = 125832 
util_bw = 5856 
Wasted_Col = 3169 
Wasted_Row = 343 
Idle = 116464 

BW Util Bottlenecks: 
RCDc_limit = 3500 
RCDWRc_limit = 1124 
WTRc_limit = 2707 
RTWc_limit = 6420 
CCDLc_limit = 2456 
rwq = 0 
CCDLc_limit_alone = 1706 
WTRc_limit_alone = 2398 
RTWc_limit_alone = 5979 

Commands details: 
total_CMD = 125832 
n_nop = 119118 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2461 
n_act = 1085 
n_pre = 1069 
n_ref = 0 
n_req = 4032 
total_req = 5856 

Dual Bus Interface Util: 
issued_total_row = 2154 
issued_total_col = 5856 
Row_Bus_Util =  0.017118 
CoL_Bus_Util = 0.046538 
Either_Row_CoL_Bus_Util = 0.053357 
Issued_on_Two_Bus_Simul_Util = 0.010299 
issued_two_Eff = 0.193029 
queue_avg = 1.965819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96582
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119109 n_act=1114 n_pre=1098 n_ref_event=0 n_req=4040 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2488 bw_util=0.04675
n_activity=9675 dram_eff=0.6081
bk0: 192a 121932i bk1: 192a 121411i bk2: 192a 121550i bk3: 192a 121761i bk4: 248a 120694i bk5: 248a 120506i bk6: 256a 119762i bk7: 256a 120232i bk8: 232a 120680i bk9: 232a 120510i bk10: 193a 120937i bk11: 193a 122346i bk12: 192a 121890i bk13: 193a 121131i bk14: 192a 121768i bk15: 192a 122335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724257
Row_Buffer_Locality_read = 0.797644
Row_Buffer_Locality_write = 0.337985
Bank_Level_Parallism = 8.189530
Bank_Level_Parallism_Col = 6.190218
Bank_Level_Parallism_Ready = 2.877444
write_to_read_ratio_blp_rw_average = 0.392041
GrpLevelPara = 2.989820 

BW Util details:
bwutil = 0.046753 
total_CMD = 125832 
util_bw = 5883 
Wasted_Col = 3206 
Wasted_Row = 424 
Idle = 116319 

BW Util Bottlenecks: 
RCDc_limit = 3530 
RCDWRc_limit = 1311 
WTRc_limit = 2270 
RTWc_limit = 8074 
CCDLc_limit = 2370 
rwq = 0 
CCDLc_limit_alone = 1609 
WTRc_limit_alone = 2057 
RTWc_limit_alone = 7526 

Commands details: 
total_CMD = 125832 
n_nop = 119109 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2488 
n_act = 1114 
n_pre = 1098 
n_ref = 0 
n_req = 4040 
total_req = 5883 

Dual Bus Interface Util: 
issued_total_row = 2212 
issued_total_col = 5883 
Row_Bus_Util =  0.017579 
CoL_Bus_Util = 0.046753 
Either_Row_CoL_Bus_Util = 0.053428 
Issued_on_Two_Bus_Simul_Util = 0.010903 
issued_two_Eff = 0.204076 
queue_avg = 2.145225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14523
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119164 n_act=1118 n_pre=1102 n_ref_event=0 n_req=4027 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2434 bw_util=0.04632
n_activity=9490 dram_eff=0.6142
bk0: 192a 122143i bk1: 192a 121879i bk2: 192a 121566i bk3: 192a 122110i bk4: 248a 120516i bk5: 248a 119999i bk6: 257a 119781i bk7: 257a 120704i bk8: 232a 120988i bk9: 233a 121172i bk10: 192a 121617i bk11: 192a 121558i bk12: 192a 122639i bk13: 192a 121888i bk14: 192a 121808i bk15: 192a 122450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.722374
Row_Buffer_Locality_read = 0.797349
Row_Buffer_Locality_write = 0.319620
Bank_Level_Parallism = 8.026820
Bank_Level_Parallism_Col = 5.901230
Bank_Level_Parallism_Ready = 2.636301
write_to_read_ratio_blp_rw_average = 0.370464
GrpLevelPara = 3.003020 

BW Util details:
bwutil = 0.046324 
total_CMD = 125832 
util_bw = 5829 
Wasted_Col = 3151 
Wasted_Row = 304 
Idle = 116548 

BW Util Bottlenecks: 
RCDc_limit = 3449 
RCDWRc_limit = 1153 
WTRc_limit = 2903 
RTWc_limit = 6309 
CCDLc_limit = 2376 
rwq = 0 
CCDLc_limit_alone = 1662 
WTRc_limit_alone = 2615 
RTWc_limit_alone = 5883 

Commands details: 
total_CMD = 125832 
n_nop = 119164 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2434 
n_act = 1118 
n_pre = 1102 
n_ref = 0 
n_req = 4027 
total_req = 5829 

Dual Bus Interface Util: 
issued_total_row = 2220 
issued_total_col = 5829 
Row_Bus_Util =  0.017643 
CoL_Bus_Util = 0.046324 
Either_Row_CoL_Bus_Util = 0.052991 
Issued_on_Two_Bus_Simul_Util = 0.010975 
issued_two_Eff = 0.207109 
queue_avg = 2.034109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03411
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119145 n_act=1101 n_pre=1085 n_ref_event=0 n_req=4030 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2445 bw_util=0.04641
n_activity=9741 dram_eff=0.5995
bk0: 192a 121722i bk1: 192a 121875i bk2: 193a 121915i bk3: 192a 121725i bk4: 248a 120691i bk5: 249a 120713i bk6: 257a 120400i bk7: 256a 120856i bk8: 232a 121012i bk9: 232a 120327i bk10: 192a 121684i bk11: 192a 122204i bk12: 192a 121971i bk13: 192a 121965i bk14: 192a 121858i bk15: 192a 121648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726799
Row_Buffer_Locality_read = 0.801767
Row_Buffer_Locality_write = 0.325984
Bank_Level_Parallism = 7.863708
Bank_Level_Parallism_Col = 5.880292
Bank_Level_Parallism_Ready = 2.790068
write_to_read_ratio_blp_rw_average = 0.386435
GrpLevelPara = 2.906783 

BW Util details:
bwutil = 0.046411 
total_CMD = 125832 
util_bw = 5840 
Wasted_Col = 3234 
Wasted_Row = 435 
Idle = 116323 

BW Util Bottlenecks: 
RCDc_limit = 3380 
RCDWRc_limit = 1254 
WTRc_limit = 2377 
RTWc_limit = 6598 
CCDLc_limit = 2327 
rwq = 0 
CCDLc_limit_alone = 1608 
WTRc_limit_alone = 2131 
RTWc_limit_alone = 6125 

Commands details: 
total_CMD = 125832 
n_nop = 119145 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2445 
n_act = 1101 
n_pre = 1085 
n_ref = 0 
n_req = 4030 
total_req = 5840 

Dual Bus Interface Util: 
issued_total_row = 2186 
issued_total_col = 5840 
Row_Bus_Util =  0.017372 
CoL_Bus_Util = 0.046411 
Either_Row_CoL_Bus_Util = 0.053142 
Issued_on_Two_Bus_Simul_Util = 0.010641 
issued_two_Eff = 0.200239 
queue_avg = 2.007272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00727
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119134 n_act=1104 n_pre=1088 n_ref_event=0 n_req=4036 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2471 bw_util=0.04662
n_activity=9585 dram_eff=0.612
bk0: 193a 120872i bk1: 193a 121775i bk2: 193a 121078i bk3: 192a 121706i bk4: 248a 120424i bk5: 248a 120593i bk6: 256a 120575i bk7: 256a 120408i bk8: 232a 121411i bk9: 232a 121152i bk10: 192a 121554i bk11: 192a 122398i bk12: 192a 122323i bk13: 192a 121969i bk14: 192a 121715i bk15: 192a 121867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726462
Row_Buffer_Locality_read = 0.800884
Row_Buffer_Locality_write = 0.332293
Bank_Level_Parallism = 8.032331
Bank_Level_Parallism_Col = 5.997996
Bank_Level_Parallism_Ready = 2.853733
write_to_read_ratio_blp_rw_average = 0.373654
GrpLevelPara = 2.928070 

BW Util details:
bwutil = 0.046618 
total_CMD = 125832 
util_bw = 5866 
Wasted_Col = 3170 
Wasted_Row = 367 
Idle = 116429 

BW Util Bottlenecks: 
RCDc_limit = 3503 
RCDWRc_limit = 1112 
WTRc_limit = 2741 
RTWc_limit = 6016 
CCDLc_limit = 2416 
rwq = 0 
CCDLc_limit_alone = 1678 
WTRc_limit_alone = 2409 
RTWc_limit_alone = 5610 

Commands details: 
total_CMD = 125832 
n_nop = 119134 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2471 
n_act = 1104 
n_pre = 1088 
n_ref = 0 
n_req = 4036 
total_req = 5866 

Dual Bus Interface Util: 
issued_total_row = 2192 
issued_total_col = 5866 
Row_Bus_Util =  0.017420 
CoL_Bus_Util = 0.046618 
Either_Row_CoL_Bus_Util = 0.053230 
Issued_on_Two_Bus_Simul_Util = 0.010808 
issued_two_Eff = 0.203046 
queue_avg = 1.938235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93824
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119096 n_act=1103 n_pre=1087 n_ref_event=0 n_req=4043 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2501 bw_util=0.04686
n_activity=9697 dram_eff=0.608
bk0: 192a 121285i bk1: 192a 122126i bk2: 192a 121473i bk3: 192a 122280i bk4: 248a 120563i bk5: 248a 120545i bk6: 256a 120563i bk7: 256a 120401i bk8: 232a 120901i bk9: 232a 120653i bk10: 192a 121616i bk11: 192a 121390i bk12: 193a 121961i bk13: 193a 121748i bk14: 193a 121798i bk15: 192a 121637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727183
Row_Buffer_Locality_read = 0.805596
Row_Buffer_Locality_write = 0.316358
Bank_Level_Parallism = 8.041145
Bank_Level_Parallism_Col = 6.004420
Bank_Level_Parallism_Ready = 2.870081
write_to_read_ratio_blp_rw_average = 0.392891
GrpLevelPara = 2.925406 

BW Util details:
bwutil = 0.046856 
total_CMD = 125832 
util_bw = 5896 
Wasted_Col = 3205 
Wasted_Row = 402 
Idle = 116329 

BW Util Bottlenecks: 
RCDc_limit = 3306 
RCDWRc_limit = 1322 
WTRc_limit = 2522 
RTWc_limit = 6517 
CCDLc_limit = 2229 
rwq = 0 
CCDLc_limit_alone = 1623 
WTRc_limit_alone = 2288 
RTWc_limit_alone = 6145 

Commands details: 
total_CMD = 125832 
n_nop = 119096 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2501 
n_act = 1103 
n_pre = 1087 
n_ref = 0 
n_req = 4043 
total_req = 5896 

Dual Bus Interface Util: 
issued_total_row = 2190 
issued_total_col = 5896 
Row_Bus_Util =  0.017404 
CoL_Bus_Util = 0.046856 
Either_Row_CoL_Bus_Util = 0.053532 
Issued_on_Two_Bus_Simul_Util = 0.010729 
issued_two_Eff = 0.200416 
queue_avg = 2.015759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01576
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 1): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119109 n_act=1081 n_pre=1065 n_ref_event=0 n_req=4040 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2490 bw_util=0.04677
n_activity=9707 dram_eff=0.6063
bk0: 192a 121980i bk1: 192a 122077i bk2: 192a 121843i bk3: 192a 121854i bk4: 248a 120807i bk5: 248a 120178i bk6: 256a 120614i bk7: 256a 120380i bk8: 233a 121329i bk9: 233a 120772i bk10: 193a 122527i bk11: 192a 121252i bk12: 192a 121974i bk13: 192a 121759i bk14: 192a 121619i bk15: 192a 121862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732426
Row_Buffer_Locality_read = 0.801767
Row_Buffer_Locality_write = 0.367442
Bank_Level_Parallism = 7.873745
Bank_Level_Parallism_Col = 5.919478
Bank_Level_Parallism_Ready = 2.774002
write_to_read_ratio_blp_rw_average = 0.382712
GrpLevelPara = 2.952992 

BW Util details:
bwutil = 0.046769 
total_CMD = 125832 
util_bw = 5885 
Wasted_Col = 3204 
Wasted_Row = 376 
Idle = 116367 

BW Util Bottlenecks: 
RCDc_limit = 3481 
RCDWRc_limit = 1152 
WTRc_limit = 2698 
RTWc_limit = 6107 
CCDLc_limit = 2400 
rwq = 0 
CCDLc_limit_alone = 1673 
WTRc_limit_alone = 2385 
RTWc_limit_alone = 5693 

Commands details: 
total_CMD = 125832 
n_nop = 119109 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2490 
n_act = 1081 
n_pre = 1065 
n_ref = 0 
n_req = 4040 
total_req = 5885 

Dual Bus Interface Util: 
issued_total_row = 2146 
issued_total_col = 5885 
Row_Bus_Util =  0.017054 
CoL_Bus_Util = 0.046769 
Either_Row_CoL_Bus_Util = 0.053428 
Issued_on_Two_Bus_Simul_Util = 0.010395 
issued_two_Eff = 0.194556 
queue_avg = 2.065850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06585
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119119 n_act=1160 n_pre=1144 n_ref_event=0 n_req=4039 n_rd=3396 n_rd_L2_A=0 n_write=0 n_wr_bk=2478 bw_util=0.04668
n_activity=9655 dram_eff=0.6084
bk0: 192a 122468i bk1: 192a 122029i bk2: 192a 122526i bk3: 192a 121783i bk4: 249a 120548i bk5: 249a 120735i bk6: 257a 120149i bk7: 256a 120172i bk8: 232a 121131i bk9: 233a 121181i bk10: 192a 121393i bk11: 192a 122267i bk12: 192a 121725i bk13: 192a 121269i bk14: 192a 121477i bk15: 192a 121888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712800
Row_Buffer_Locality_read = 0.794170
Row_Buffer_Locality_write = 0.283048
Bank_Level_Parallism = 7.906952
Bank_Level_Parallism_Col = 5.777630
Bank_Level_Parallism_Ready = 2.705141
write_to_read_ratio_blp_rw_average = 0.360029
GrpLevelPara = 2.935373 

BW Util details:
bwutil = 0.046681 
total_CMD = 125832 
util_bw = 5874 
Wasted_Col = 3196 
Wasted_Row = 366 
Idle = 116396 

BW Util Bottlenecks: 
RCDc_limit = 3397 
RCDWRc_limit = 1299 
WTRc_limit = 2707 
RTWc_limit = 6446 
CCDLc_limit = 2296 
rwq = 0 
CCDLc_limit_alone = 1599 
WTRc_limit_alone = 2394 
RTWc_limit_alone = 6062 

Commands details: 
total_CMD = 125832 
n_nop = 119119 
Read = 3396 
Write = 0 
L2_Alloc = 0 
L2_WB = 2478 
n_act = 1160 
n_pre = 1144 
n_ref = 0 
n_req = 4039 
total_req = 5874 

Dual Bus Interface Util: 
issued_total_row = 2304 
issued_total_col = 5874 
Row_Bus_Util =  0.018310 
CoL_Bus_Util = 0.046681 
Either_Row_CoL_Bus_Util = 0.053349 
Issued_on_Two_Bus_Simul_Util = 0.011643 
issued_two_Eff = 0.218233 
queue_avg = 1.729004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.729
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119118 n_act=1084 n_pre=1068 n_ref_event=0 n_req=4040 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2484 bw_util=0.04672
n_activity=9512 dram_eff=0.6181
bk0: 192a 121668i bk1: 192a 121938i bk2: 193a 122148i bk3: 193a 122165i bk4: 248a 120306i bk5: 249a 119781i bk6: 256a 119736i bk7: 256a 120404i bk8: 232a 121170i bk9: 232a 120618i bk10: 192a 121587i bk11: 192a 121974i bk12: 192a 121968i bk13: 192a 122148i bk14: 192a 121368i bk15: 192a 121791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731683
Row_Buffer_Locality_read = 0.805891
Row_Buffer_Locality_write = 0.341085
Bank_Level_Parallism = 8.263056
Bank_Level_Parallism_Col = 6.220396
Bank_Level_Parallism_Ready = 2.860691
write_to_read_ratio_blp_rw_average = 0.392667
GrpLevelPara = 2.985592 

BW Util details:
bwutil = 0.046721 
total_CMD = 125832 
util_bw = 5879 
Wasted_Col = 3050 
Wasted_Row = 339 
Idle = 116564 

BW Util Bottlenecks: 
RCDc_limit = 3097 
RCDWRc_limit = 1192 
WTRc_limit = 2616 
RTWc_limit = 7114 
CCDLc_limit = 2360 
rwq = 0 
CCDLc_limit_alone = 1605 
WTRc_limit_alone = 2305 
RTWc_limit_alone = 6670 

Commands details: 
total_CMD = 125832 
n_nop = 119118 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2484 
n_act = 1084 
n_pre = 1068 
n_ref = 0 
n_req = 4040 
total_req = 5879 

Dual Bus Interface Util: 
issued_total_row = 2152 
issued_total_col = 5879 
Row_Bus_Util =  0.017102 
CoL_Bus_Util = 0.046721 
Either_Row_CoL_Bus_Util = 0.053357 
Issued_on_Two_Bus_Simul_Util = 0.010466 
issued_two_Eff = 0.196157 
queue_avg = 2.189538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18954
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125832 n_nop=119131 n_act=1085 n_pre=1069 n_ref_event=0 n_req=4033 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2464 bw_util=0.04656
n_activity=9629 dram_eff=0.6085
bk0: 192a 121561i bk1: 193a 122130i bk2: 192a 121780i bk3: 192a 122152i bk4: 248a 120555i bk5: 248a 120774i bk6: 256a 120289i bk7: 256a 120550i bk8: 232a 121090i bk9: 232a 120684i bk10: 192a 121893i bk11: 192a 121862i bk12: 192a 121955i bk13: 192a 121923i bk14: 193a 121761i bk15: 193a 121661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730969
Row_Buffer_Locality_read = 0.801767
Row_Buffer_Locality_write = 0.354232
Bank_Level_Parallism = 7.945242
Bank_Level_Parallism_Col = 5.967451
Bank_Level_Parallism_Ready = 2.827616
write_to_read_ratio_blp_rw_average = 0.377150
GrpLevelPara = 2.929885 

BW Util details:
bwutil = 0.046562 
total_CMD = 125832 
util_bw = 5859 
Wasted_Col = 3163 
Wasted_Row = 383 
Idle = 116427 

BW Util Bottlenecks: 
RCDc_limit = 3399 
RCDWRc_limit = 1194 
WTRc_limit = 2286 
RTWc_limit = 6487 
CCDLc_limit = 2200 
rwq = 0 
CCDLc_limit_alone = 1510 
WTRc_limit_alone = 2026 
RTWc_limit_alone = 6057 

Commands details: 
total_CMD = 125832 
n_nop = 119131 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2464 
n_act = 1085 
n_pre = 1069 
n_ref = 0 
n_req = 4033 
total_req = 5859 

Dual Bus Interface Util: 
issued_total_row = 2154 
issued_total_col = 5859 
Row_Bus_Util =  0.017118 
CoL_Bus_Util = 0.046562 
Either_Row_CoL_Bus_Util = 0.053254 
Issued_on_Two_Bus_Simul_Util = 0.010427 
issued_two_Eff = 0.195792 
queue_avg = 2.020519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02052

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32088, Miss = 31320, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32710, Miss = 31334, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32089, Miss = 31321, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32663, Miss = 31319, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 32095, Miss = 31327, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32696, Miss = 31320, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32088, Miss = 31320, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32633, Miss = 31321, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32087, Miss = 31319, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32640, Miss = 31328, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32088, Miss = 31320, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32632, Miss = 31320, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32505, Miss = 31321, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32536, Miss = 31320, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32576, Miss = 31328, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32560, Miss = 31312, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32568, Miss = 31320, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32543, Miss = 31327, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32600, Miss = 31320, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32222, Miss = 31326, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32633, Miss = 31321, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32055, Miss = 31319, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32614, Miss = 31334, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32057, Miss = 31321, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32688, Miss = 31312, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32057, Miss = 31321, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32696, Miss = 31320, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32064, Miss = 31328, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32680, Miss = 31320, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32593, Miss = 31217, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32545, Miss = 31185, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32049, Miss = 31313, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32560, Miss = 31184, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32070, Miss = 31334, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32561, Miss = 31185, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32055, Miss = 31319, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32568, Miss = 31192, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32055, Miss = 31319, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32669, Miss = 31293, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32057, Miss = 31321, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32678, Miss = 31302, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32064, Miss = 31328, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32686, Miss = 31310, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32693, Miss = 31317, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32692, Miss = 31316, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32687, Miss = 31311, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32693, Miss = 31317, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32062, Miss = 31326, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32697, Miss = 31321, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32055, Miss = 31319, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32704, Miss = 31328, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32696, Miss = 31320, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32057, Miss = 31321, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32689, Miss = 31313, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32065, Miss = 31329, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32696, Miss = 31320, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2072307
L2_total_cache_misses = 2003859
L2_total_cache_miss_rate = 0.9670
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 101721
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1832503
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 114939
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2072307
icnt_total_pkts_simt_to_mem=2025723
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2025723
Req_Network_cycles = 167579
Req_Network_injected_packets_per_cycle =      12.0882 
Req_Network_conflicts_per_cycle =       3.7163
Req_Network_conflicts_per_cycle_util =       4.1055
Req_Bank_Level_Parallism =      13.3539
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0151
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1889

Reply_Network_injected_packets_num = 2072307
Reply_Network_cycles = 167579
Reply_Network_injected_packets_per_cycle =       12.3661
Reply_Network_conflicts_per_cycle =        1.2886
Reply_Network_conflicts_per_cycle_util =       1.4141
Reply_Bank_Level_Parallism =      13.5706
Reply_Network_in_buffer_full_per_cycle =       0.0151
Reply_Network_in_buffer_avg_util =       2.8039
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1546
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 21 sec (1401 sec)
gpgpu_simulation_rate = 169030 (inst/sec)
gpgpu_simulation_rate = 119 (cycle/sec)
gpgpu_silicon_slowdown = 9512605x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
