

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'
================================================================
* Date:           Thu May 15 15:31:29 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.205 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      516|  30.000 ns|  2.580 us|    6|  516|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_66_9  |        4|      514|         5|          2|          1|  1 ~ 256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 10 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln837_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln837"   --->   Operation 11 'read' 'zext_ln837_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1347_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347"   --->   Operation 12 'read' 'sext_ln1347_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln66_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln66_1"   --->   Operation 13 'read' 'sext_ln66_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln66"   --->   Operation 14 'read' 'sext_ln66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1347_cast = sext i16 %sext_ln1347_read"   --->   Operation 15 'sext' 'sext_ln1347_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln66_1_cast = sext i32 %sext_ln66_1_read"   --->   Operation 16 'sext' 'sext_ln66_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln66_cast = sext i32 %sext_ln66_read"   --->   Operation 17 'sext' 'sext_ln66_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sext_ln66_cast, i64 %b"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body115"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%b_1 = load i64 %b" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 22 'load' 'b_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.06ns)   --->   "%icmp_ln66 = icmp_slt  i64 %b_1, i64 %sext_ln66_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 24 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc128.loopexit.exitStub, void %for.body115.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 25 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%local_values_B_V_addr = getelementptr i16 %local_values_B_V, i64 0, i64 %b_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68]   --->   Operation 26 'getelementptr' 'local_values_B_V_addr' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%b_val_V = load i12 %local_values_B_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68]   --->   Operation 27 'load' 'b_val_V' <Predicate = (icmp_ln66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%local_row_indices_B_addr = getelementptr i12 %local_row_indices_B, i64 0, i64 %b_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:69]   --->   Operation 28 'getelementptr' 'local_row_indices_B_addr' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%row = load i12 %local_row_indices_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:69]   --->   Operation 29 'load' 'row' <Predicate = (icmp_ln66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 30 [1/2] (1.23ns)   --->   "%b_val_V = load i12 %local_values_B_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68]   --->   Operation 30 'load' 'b_val_V' <Predicate = (icmp_ln66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 31 [1/2] (1.23ns)   --->   "%row = load i12 %local_row_indices_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:69]   --->   Operation 31 'load' 'row' <Predicate = (icmp_ln66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4096> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i16 %b_val_V"   --->   Operation 32 'sext' 'sext_ln1347_1' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 33 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1347 = mul i27 %sext_ln1347_1, i27 %sext_ln1347_cast"   --->   Operation 33 'mul' 'mul_ln1347' <Predicate = (icmp_ln66)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.74ns)   --->   "%add_ln837 = add i12 %zext_ln837_read, i12 %row"   --->   Operation 34 'add' 'add_ln837' <Predicate = (icmp_ln66)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln837_1 = zext i12 %add_ln837"   --->   Operation 35 'zext' 'zext_ln837_1' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln837_1"   --->   Operation 36 'getelementptr' 'accum_V_addr' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 37 'load' 'reuse_addr_reg_load' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.23ns)   --->   "%accum_V_load = load i12 %accum_V_addr"   --->   Operation 38 'load' 'accum_V_load' <Predicate = (icmp_ln66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 39 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln837_1"   --->   Operation 39 'icmp' 'addr_cmp' <Predicate = (icmp_ln66)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln837 = store i64 %zext_ln837_1, i64 %reuse_addr_reg"   --->   Operation 40 'store' 'store_ln837' <Predicate = (icmp_ln66)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (1.14ns)   --->   "%add_ln66 = add i64 %b_1, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 41 'add' 'add_ln66' <Predicate = (icmp_ln66)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln66 = store i64 %add_ln66, i64 %b" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 42 'store' 'store_ln66' <Predicate = (icmp_ln66)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 43 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1347 = mul i27 %sext_ln1347_1, i27 %sext_ln1347_cast"   --->   Operation 43 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/2] (1.23ns)   --->   "%accum_V_load = load i12 %accum_V_addr"   --->   Operation 44 'load' 'accum_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.88>
ST_5 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1347 = mul i27 %sext_ln1347_1, i27 %sext_ln1347_cast"   --->   Operation 45 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 46 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.24ns)   --->   "%lhs = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %accum_V_load"   --->   Operation 47 'select' 'lhs' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %lhs, i11 0"   --->   Operation 48 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i27 %lhs_1, i27 %mul_ln1347"   --->   Operation 49 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:67]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 51 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i27 %lhs_1, i27 %mul_ln1347"   --->   Operation 52 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %ret_V, i32 11, i32 26"   --->   Operation 53 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln818 = store i16 %trunc_ln2, i12 %accum_V_addr"   --->   Operation 54 'store' 'store_ln818' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln818 = store i16 %trunc_ln2, i16 %reuse_reg"   --->   Operation 55 'store' 'store_ln818' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.body115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 56 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln66_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_values_B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_row_indices_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln1347]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln837]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accum_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg           (alloca           ) [ 0111000]
reuse_reg                (alloca           ) [ 0111111]
b                        (alloca           ) [ 0111000]
zext_ln837_read          (read             ) [ 0111000]
sext_ln1347_read         (read             ) [ 0000000]
sext_ln66_1_read         (read             ) [ 0000000]
sext_ln66_read           (read             ) [ 0000000]
sext_ln1347_cast         (sext             ) [ 0111110]
sext_ln66_1_cast         (sext             ) [ 0010000]
sext_ln66_cast           (sext             ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
br_ln0                   (br               ) [ 0000000]
b_1                      (load             ) [ 0101000]
specpipeline_ln0         (specpipeline     ) [ 0000000]
icmp_ln66                (icmp             ) [ 0111100]
br_ln66                  (br               ) [ 0000000]
local_values_B_V_addr    (getelementptr    ) [ 0101000]
local_row_indices_B_addr (getelementptr    ) [ 0101000]
b_val_V                  (load             ) [ 0000000]
row                      (load             ) [ 0000000]
sext_ln1347_1            (sext             ) [ 0110110]
add_ln837                (add              ) [ 0000000]
zext_ln837_1             (zext             ) [ 0000000]
accum_V_addr             (getelementptr    ) [ 0110111]
reuse_addr_reg_load      (load             ) [ 0000000]
addr_cmp                 (icmp             ) [ 0110110]
store_ln837              (store            ) [ 0000000]
add_ln66                 (add              ) [ 0000000]
store_ln66               (store            ) [ 0000000]
accum_V_load             (load             ) [ 0100010]
mul_ln1347               (mul              ) [ 0010001]
reuse_reg_load           (load             ) [ 0000000]
lhs                      (select           ) [ 0000000]
lhs_1                    (bitconcatenate   ) [ 0010001]
speclooptripcount_ln67   (speclooptripcount) [ 0000000]
specloopname_ln66        (specloopname     ) [ 0000000]
ret_V                    (add              ) [ 0000000]
trunc_ln2                (partselect       ) [ 0000000]
store_ln818              (store            ) [ 0000000]
store_ln818              (store            ) [ 0000000]
br_ln66                  (br               ) [ 0000000]
ret_ln0                  (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln66">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln66_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln66_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_values_B_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_values_B_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_row_indices_B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_row_indices_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln1347">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln837">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln837"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="accum_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i16.i11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="reuse_addr_reg_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="reuse_reg_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln837_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="12" slack="0"/>
<pin id="72" dir="0" index="1" bw="12" slack="0"/>
<pin id="73" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln837_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln1347_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1347_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln66_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln66_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln66_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln66_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="local_values_B_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_values_B_V_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_val_V/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="local_row_indices_B_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="64" slack="0"/>
<pin id="111" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_row_indices_B_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="accum_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="12" slack="0"/>
<pin id="124" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="accum_V_load/3 store_ln818/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sext_ln1347_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sext_ln66_1_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1_cast/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sext_ln66_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="b_1_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln66_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln1347_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln837_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="2"/>
<pin id="176" dir="0" index="1" bw="12" slack="0"/>
<pin id="177" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln837/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln837_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln837_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="reuse_addr_reg_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="2"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="addr_cmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="12" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln837_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="2"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln837/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln66_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln66_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="2"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="reuse_reg_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="4"/>
<pin id="210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="lhs_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="2"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="16" slack="1"/>
<pin id="215" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="lhs_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="27" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="27" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln818_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="5"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln818/6 "/>
</bind>
</comp>

<comp id="240" class="1007" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="2"/>
<pin id="243" dir="0" index="2" bw="27" slack="0"/>
<pin id="244" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1347/3 ret_V/5 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reuse_addr_reg_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="255" class="1005" name="reuse_reg_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="262" class="1005" name="b_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="269" class="1005" name="zext_ln837_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="2"/>
<pin id="271" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln837_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="sext_ln1347_cast_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="27" slack="2"/>
<pin id="276" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1347_cast "/>
</bind>
</comp>

<comp id="279" class="1005" name="sext_ln66_1_cast_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66_1_cast "/>
</bind>
</comp>

<comp id="284" class="1005" name="b_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln66_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="293" class="1005" name="local_values_B_V_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="1"/>
<pin id="295" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="local_values_B_V_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="local_row_indices_B_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="1"/>
<pin id="300" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="local_row_indices_B_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="sext_ln1347_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="27" slack="1"/>
<pin id="305" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1347_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="accum_V_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="1"/>
<pin id="310" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="addr_cmp_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="2"/>
<pin id="315" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="318" class="1005" name="accum_V_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_load "/>
</bind>
</comp>

<comp id="323" class="1005" name="lhs_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="27" slack="1"/>
<pin id="325" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="76" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="82" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="88" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="101" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="114" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="174" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="179" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="179" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="234"><net_src comp="225" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="239"><net_src comp="225" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="170" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="217" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="251"><net_src comp="58" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="258"><net_src comp="62" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="265"><net_src comp="66" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="272"><net_src comp="70" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="277"><net_src comp="133" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="282"><net_src comp="137" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="287"><net_src comp="160" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="292"><net_src comp="165" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="94" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="301"><net_src comp="107" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="306"><net_src comp="170" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="311"><net_src comp="120" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="316"><net_src comp="187" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="321"><net_src comp="127" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="326"><net_src comp="217" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="240" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: accum_V | {6 }
 - Input state : 
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 : sext_ln66 | {1 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 : sext_ln66_1 | {1 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 : local_values_B_V | {2 3 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 : local_row_indices_B | {2 3 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 : sext_ln1347 | {1 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 : zext_ln837 | {1 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 : accum_V | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln66 : 1
		br_ln66 : 2
		local_values_B_V_addr : 1
		b_val_V : 2
		local_row_indices_B_addr : 1
		row : 2
	State 3
		sext_ln1347_1 : 1
		mul_ln1347 : 2
		add_ln837 : 1
		zext_ln837_1 : 2
		accum_V_addr : 3
		accum_V_load : 4
		addr_cmp : 3
		store_ln837 : 3
		store_ln66 : 1
	State 4
	State 5
		lhs : 1
		lhs_1 : 2
		ret_V : 3
	State 6
		trunc_ln2 : 1
		store_ln818 : 2
		store_ln818 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln837_fu_174      |    0    |    0    |    19   |
|          |       add_ln66_fu_198       |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln66_fu_165      |    0    |    0    |    29   |
|          |       addr_cmp_fu_187       |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|  select  |          lhs_fu_211         |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_240         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  zext_ln837_read_read_fu_70 |    0    |    0    |    0    |
|   read   | sext_ln1347_read_read_fu_76 |    0    |    0    |    0    |
|          | sext_ln66_1_read_read_fu_82 |    0    |    0    |    0    |
|          |  sext_ln66_read_read_fu_88  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   sext_ln1347_cast_fu_133   |    0    |    0    |    0    |
|   sext   |   sext_ln66_1_cast_fu_137   |    0    |    0    |    0    |
|          |    sext_ln66_cast_fu_141    |    0    |    0    |    0    |
|          |     sext_ln1347_1_fu_170    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |     zext_ln837_1_fu_179     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         lhs_1_fu_217        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       trunc_ln2_fu_225      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   164   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      accum_V_addr_reg_308      |   12   |
|      accum_V_load_reg_318      |   16   |
|        addr_cmp_reg_313        |    1   |
|           b_1_reg_284          |   64   |
|            b_reg_262           |   64   |
|        icmp_ln66_reg_289       |    1   |
|          lhs_1_reg_323         |   27   |
|local_row_indices_B_addr_reg_298|   12   |
|  local_values_B_V_addr_reg_293 |   12   |
|     reuse_addr_reg_reg_248     |   64   |
|        reuse_reg_reg_255       |   16   |
|      sext_ln1347_1_reg_303     |   27   |
|    sext_ln1347_cast_reg_274    |   27   |
|    sext_ln66_1_cast_reg_279    |   64   |
|     zext_ln837_read_reg_269    |   12   |
+--------------------------------+--------+
|              Total             |   419  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_240    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  || 1.58086 ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   164  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   419  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   419  |   205  |
+-----------+--------+--------+--------+--------+
