{
    "PrevCompiledModules": {},
    "CompileProcesses": [
        "cgproc.3850.json"
    ],
    "LVLData": [
        "SIM"
    ],
    "MlibObjs": {},
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "tb_simple_fsm": [
            "tb_simple_fsm",
            "TZWp6",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "tb_simple_fsm",
        "tb_simple_fsm"
    ],
    "CompileStatus": "Successful",
    "stat": {
        "mopSpeed": 50952.135872362342,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.10650900000000001,
            "ru_nivcsw": 6,
            "ru_minflt": 5608,
            "ru_stime_sec": 0.10650900000000001,
            "ru_nvcsw": 3081,
            "ru_majflt": 212,
            "ru_maxrss_kb": 89464
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.032176000000000003,
            "ru_nivcsw": 3,
            "ru_minflt": 1081,
            "ru_stime_sec": 0.0058209999999999998,
            "ru_nvcsw": 657,
            "ru_majflt": 0,
            "ru_maxrss_kb": 18600
        },
        "nQuads": 808,
        "nMops": 1584,
        "totalObjSize": 199722,
        "ru_childs_end": {
            "ru_utime_sec": 0.032176000000000003,
            "ru_nivcsw": 3,
            "ru_minflt": 1081,
            "ru_stime_sec": 0.0058209999999999998,
            "ru_nvcsw": 657,
            "ru_majflt": 0,
            "ru_maxrss_kb": 18600
        },
        "outputSizePerQuad": 247.0,
        "ru_self_end": {
            "ru_utime_sec": 0.137597,
            "ru_nivcsw": 6,
            "ru_minflt": 7346,
            "ru_stime_sec": 0.137597,
            "ru_nvcsw": 3638,
            "ru_majflt": 251,
            "ru_maxrss_kb": 98468
        },
        "quadSpeed": 25990.735975295942,
        "mop/quad": 1.9603960396039604,
        "Frontend(%)": 77.406484152997521,
        "CodeGen(%)": 22.593515847002472
    },
    "CurCompileUdps": {},
    "PEModules": [],
    "SIMBData": {
        "bytes": 122012,
        "out": "amcQwB.o"
    },
    "Misc": {
        "cwd": "/mnt/mydata/asic/vcs_makefile_example/file",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "daidir_abs": "/mnt/mydata/asic/vcs_makefile_example/file/simv_simple_fsm.daidir",
        "csrc_abs": "/mnt/mydata/asic/vcs_makefile_example/file/csrc",
        "daidir": "/mnt/mydata/asic/vcs_makefile_example/file/simv_simple_fsm.daidir",
        "archive_dir": "archive.0"
    }
}