# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
# Date created = 15:03:52  November 21, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Register_File_Test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY Register_File_Test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:03:52  NOVEMBER 21, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1


set_location_assignment PIN_AB28 -to Enable
set_location_assignment PIN_AC28 -to Register_Select[0]
set_location_assignment PIN_AC27 -to Register_Select[1]
set_location_assignment PIN_AD27 -to Register_Select[2]
set_location_assignment PIN_AB27 -to Register_Select[3]
set_location_assignment PIN_AA23 -to In[0]
set_location_assignment PIN_AA22 -to In[1]
set_location_assignment PIN_Y24 -to In[2]
set_location_assignment PIN_Y23 -to In[3]
set_location_assignment PIN_M23 -to Clock
set_location_assignment PIN_M21 -to CLRN

set_location_assignment PIN_F21 -to Register_Selected[3]
set_location_assignment PIN_E19 -to Register_Selected[2]
set_location_assignment PIN_F19 -to Register_Selected[1]
set_location_assignment PIN_G19 -to Register_Selected[0]
set_location_assignment PIN_G18 -to Out0[6]
set_location_assignment PIN_F22 -to Out0[5]
set_location_assignment PIN_E17 -to Out0[4]
set_location_assignment PIN_L26 -to Out0[3]
set_location_assignment PIN_L25 -to Out0[2]
set_location_assignment PIN_J22 -to Out0[1]
set_location_assignment PIN_H22 -to Out0[0]
set_location_assignment PIN_M24 -to Out1[6]
set_location_assignment PIN_Y22 -to Out1[5]
set_location_assignment PIN_W21 -to Out1[4]
set_location_assignment PIN_W22 -to Out1[3]
set_location_assignment PIN_W25 -to Out1[2]
set_location_assignment PIN_U23 -to Out1[1]
set_location_assignment PIN_U24 -to Out1[0]


set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top