<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/ports/common/ARMCMx/CMSIS/include/core_cm3.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_925b5fd6875fa50d05e1fb5d79671f4d.html">ports</a></li><li class="navelem"><a class="el" href="dir_01c2f9f39c8168565973fc0caa2a6bed.html">common</a></li><li class="navelem"><a class="el" href="dir_7b9015251c0addbe938edf28e2a4f3bf.html">ARMCMx</a></li><li class="navelem"><a class="el" href="dir_36ee4fba2a986a7ae63ea7621237a5d8.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_af3e6647f4bbdb80ac10c5b17d0de599.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core_cm3.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#if defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CORE_CM3_H_GENERIC</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __CORE_CM3_H_GENERIC</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*  CMSIS CM3 definitions */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION_MAIN  (0x03)                                   </span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_ac1c1120e9fe082fac8225c60143ac79a.html#ac1c1120e9fe082fac8225c60143ac79a">   57</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION_SUB   (0x01)                                   </span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a9ff7a998d4b8b3c87bfaca6e78607950.html#a9ff7a998d4b8b3c87bfaca6e78607950">   58</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">                                    __CM3_CMSIS_VERSION_SUB          )     </span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define __CORTEX_M                (0x03)                                   </span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#if   defined ( __CC_ARM )</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define __FPU_USED       0</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aa167d0f532a7c2b2e3a6395db2fa0776.html#aa167d0f532a7c2b2e3a6395db2fa0776">   93</a></span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">  #if defined __TI__VFP_SUPPORT____</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="core__cmInstr_8h.html">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="core__cmFunc_8h.html">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#ifndef __CORE_CM3_H_DEPENDANT</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define __CORE_CM3_H_DEPENDANT</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">  #ifndef __CM3_REV</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">    #define __CM3_REV               0x0200</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">    #warning &quot;__CM3_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          4</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">  166</a></span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">  168</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  Core Register contain:</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  - Core Register</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  - Core SCB Register</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  - Core Debug Register</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  - Core MPU Register</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga86dd99ad26d39b85f49e0267550d270a.html#ga86dd99ad26d39b85f49e0267550d270a">  201</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga86dd99ad26d39b85f49e0267550d270a.html#ga86dd99ad26d39b85f49e0267550d270a">_reserved0</a>:27;              </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    uint32_t _reserved0:16;              </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    uint32_t GE:4;                       </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    uint32_t _reserved1:7;               </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga54eec0ef53367e80fbe37d9dee6f6b0d.html#ga54eec0ef53367e80fbe37d9dee6f6b0d">  207</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga54eec0ef53367e80fbe37d9dee6f6b0d.html#ga54eec0ef53367e80fbe37d9dee6f6b0d">Q</a>:1;                        </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga654623c0b26e9b34e2ce5a3c595a9ade.html#ga654623c0b26e9b34e2ce5a3c595a9ade">  208</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga654623c0b26e9b34e2ce5a3c595a9ade.html#ga654623c0b26e9b34e2ce5a3c595a9ade">V</a>:1;                        </div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga8fa423a1da3fd43f4854aec819884ae4.html#ga8fa423a1da3fd43f4854aec819884ae4">  209</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga8fa423a1da3fd43f4854aec819884ae4.html#ga8fa423a1da3fd43f4854aec819884ae4">C</a>:1;                        </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga1196cec30a4f7603aab5ea3cff1f91e3.html#ga1196cec30a4f7603aab5ea3cff1f91e3">  210</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga1196cec30a4f7603aab5ea3cff1f91e3.html#ga1196cec30a4f7603aab5ea3cff1f91e3">Z</a>:1;                        </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga02d46ff5851e615957b4c1bdf6761ac7.html#ga02d46ff5851e615957b4c1bdf6761ac7">  211</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga02d46ff5851e615957b4c1bdf6761ac7.html#ga02d46ff5851e615957b4c1bdf6761ac7">N</a>:1;                        </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga0f5b13e8eaa84d803ac416e8c629d783.html#ga0f5b13e8eaa84d803ac416e8c629d783">  212</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;} <a class="code" href="unionAPSR__Type.html">APSR_Type</a>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;{</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  {</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gac197157f77ceb6e48f8845d4630498ee.html#gac197157f77ceb6e48f8845d4630498ee">  223</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gac197157f77ceb6e48f8845d4630498ee.html#gac197157f77ceb6e48f8845d4630498ee">ISR</a>:9;                      </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga44627d86784a55792e61047fd2b555f8.html#ga44627d86784a55792e61047fd2b555f8">  224</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga44627d86784a55792e61047fd2b555f8.html#ga44627d86784a55792e61047fd2b555f8">_reserved0</a>:23;              </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga191c20003063b8963b124b12a36608d2.html#ga191c20003063b8963b124b12a36608d2">  225</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;} <a class="code" href="unionIPSR__Type.html">IPSR_Type</a>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;{</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  {</div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga6ed07a586153ef0a5055da5553a4b890.html#ga6ed07a586153ef0a5055da5553a4b890">  236</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga6ed07a586153ef0a5055da5553a4b890.html#ga6ed07a586153ef0a5055da5553a4b890">ISR</a>:9;                      </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaab7c84712cc49b94c44ef7636a836acf.html#gaab7c84712cc49b94c44ef7636a836acf">  238</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaab7c84712cc49b94c44ef7636a836acf.html#gaab7c84712cc49b94c44ef7636a836acf">_reserved0</a>:15;              </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    uint32_t _reserved0:7;               </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    uint32_t GE:4;                       </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    uint32_t _reserved1:4;               </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gacac659cda5981f075c4ba3022df390f6.html#gacac659cda5981f075c4ba3022df390f6">  244</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gacac659cda5981f075c4ba3022df390f6.html#gacac659cda5981f075c4ba3022df390f6">T</a>:1;                        </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga42bef70a8d4dfed93a7eead2d265cfbd.html#ga42bef70a8d4dfed93a7eead2d265cfbd">  245</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga42bef70a8d4dfed93a7eead2d265cfbd.html#ga42bef70a8d4dfed93a7eead2d265cfbd">IT</a>:2;                       </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga0757e966cd2ec65273bdb6d8ac8803a8.html#ga0757e966cd2ec65273bdb6d8ac8803a8">  246</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga0757e966cd2ec65273bdb6d8ac8803a8.html#ga0757e966cd2ec65273bdb6d8ac8803a8">Q</a>:1;                        </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga412abe31352bd36f40f3a2675abbde40.html#ga412abe31352bd36f40f3a2675abbde40">  247</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga412abe31352bd36f40f3a2675abbde40.html#ga412abe31352bd36f40f3a2675abbde40">V</a>:1;                        </div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga4c220dcd3ed012a4689a72677230a67f.html#ga4c220dcd3ed012a4689a72677230a67f">  248</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga4c220dcd3ed012a4689a72677230a67f.html#ga4c220dcd3ed012a4689a72677230a67f">C</a>:1;                        </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gac7008344e7d8381d5d731498ad535cf3.html#gac7008344e7d8381d5d731498ad535cf3">  249</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gac7008344e7d8381d5d731498ad535cf3.html#gac7008344e7d8381d5d731498ad535cf3">Z</a>:1;                        </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaf389f372c54c070dedf6d180377e1e45.html#gaf389f372c54c070dedf6d180377e1e45">  250</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaf389f372c54c070dedf6d180377e1e45.html#gaf389f372c54c070dedf6d180377e1e45">N</a>:1;                        </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gabb028fc1af6d312dcdc5412e02b8876c.html#gabb028fc1af6d312dcdc5412e02b8876c">  251</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;} <a class="code" href="unionxPSR__Type.html">xPSR_Type</a>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  {</div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gac1291d473c32f15f802c1776d03e2bbd.html#gac1291d473c32f15f802c1776d03e2bbd">  262</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gac1291d473c32f15f802c1776d03e2bbd.html#gac1291d473c32f15f802c1776d03e2bbd">nPRIV</a>:1;                    </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga87e6f0e9ff2648fd526b8518a255abfd.html#ga87e6f0e9ff2648fd526b8518a255abfd">  263</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga87e6f0e9ff2648fd526b8518a255abfd.html#ga87e6f0e9ff2648fd526b8518a255abfd">SPSEL</a>:1;                    </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga031a2dacaf1d9fe847497397e47274cc.html#ga031a2dacaf1d9fe847497397e47274cc">  264</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga031a2dacaf1d9fe847497397e47274cc.html#ga031a2dacaf1d9fe847497397e47274cc">FPCA</a>:1;                     </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga48949d9dc8c9e1e162d3d7238e15a60e.html#ga48949d9dc8c9e1e162d3d7238e15a60e">  265</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga48949d9dc8c9e1e162d3d7238e15a60e.html#ga48949d9dc8c9e1e162d3d7238e15a60e">_reserved0</a>:29;              </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaa84f643bc2a6e8f228f0d6d2e8498613.html#gaa84f643bc2a6e8f228f0d6d2e8498613">  266</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;} <a class="code" href="unionCONTROL__Type.html">CONTROL_Type</a>;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;{</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;       uint32_t RESERVED0[24];</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;       uint32_t RSERVED1[24];</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;       uint32_t RESERVED2[24];</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;       uint32_t RESERVED3[24];</div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gac86c5bac0af593beb8004ab0ff9097bc.html#gac86c5bac0af593beb8004ab0ff9097bc">  291</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;       uint32_t RESERVED4[56];</div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga6524789fedb94623822c3e0a47f3d06c.html#ga6524789fedb94623822c3e0a47f3d06c">  293</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;       uint32_t RESERVED5[644];</div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga0b0d7f3131da89c659a2580249432749.html#ga0b0d7f3131da89c659a2580249432749">  295</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga0b0d7f3131da89c659a2580249432749.html#ga0b0d7f3131da89c659a2580249432749">STIR</a>;                    </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;}  <a class="code" href="structNVIC__Type.html">NVIC_Type</a>;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0                                          </span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__CMSIS__NVIC_ga9eebe495e2e48d302211108837a2b3e8.html#ga9eebe495e2e48d302211108837a2b3e8">  300</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL &lt;&lt; NVIC_STIR_INTID_Pos)            </span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga0faf96f964931cadfb71cfa54e051f6f.html#ga0faf96f964931cadfb71cfa54e051f6f">  317</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga0faf96f964931cadfb71cfa54e051f6f.html#ga0faf96f964931cadfb71cfa54e051f6f">VTOR</a>;                    </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaf6336103f8be0cab29de51daed5a65f4.html#gaf6336103f8be0cab29de51daed5a65f4">  321</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                 </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   </div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga2f94bf549b16fdeb172352e22309e3c4.html#ga2f94bf549b16fdeb172352e22309e3c4">  323</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga2f94bf549b16fdeb172352e22309e3c4.html#ga2f94bf549b16fdeb172352e22309e3c4">CFSR</a>;                    </div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga7bed53391da4f66d8a2a236a839d4c3d.html#ga7bed53391da4f66d8a2a236a839d4c3d">  324</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga7bed53391da4f66d8a2a236a839d4c3d.html#ga7bed53391da4f66d8a2a236a839d4c3d">HFSR</a>;                    </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gad7d61d9525fa9162579c3da0b87bff8d.html#gad7d61d9525fa9162579c3da0b87bff8d">  325</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gad7d61d9525fa9162579c3da0b87bff8d.html#gad7d61d9525fa9162579c3da0b87bff8d">DFSR</a>;                    </div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gac49b24b3f222508464f111772f2c44dd.html#gac49b24b3f222508464f111772f2c44dd">  326</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gac49b24b3f222508464f111772f2c44dd.html#gac49b24b3f222508464f111772f2c44dd">MMFAR</a>;                   </div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga31f79afe86c949c9862e7d5fce077c3a.html#ga31f79afe86c949c9862e7d5fce077c3a">  327</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga31f79afe86c949c9862e7d5fce077c3a.html#ga31f79afe86c949c9862e7d5fce077c3a">BFAR</a>;                    </div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaeb77053c84f49c261ab5b8374e8958ef.html#gaeb77053c84f49c261ab5b8374e8958ef">  328</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaeb77053c84f49c261ab5b8374e8958ef.html#gaeb77053c84f49c261ab5b8374e8958ef">AFSR</a>;                    </div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaeb36c109d2fdb4eb4d6c4dc29154d77f.html#gaeb36c109d2fdb4eb4d6c4dc29154d77f">  329</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                  </div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga586a5225467262b378c0f231ccc77f86.html#ga586a5225467262b378c0f231ccc77f86">  330</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga586a5225467262b378c0f231ccc77f86.html#ga586a5225467262b378c0f231ccc77f86">DFR</a>;                     </div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaaedf846e435ed05c68784b40d3db2bf2.html#gaaedf846e435ed05c68784b40d3db2bf2">  331</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaaedf846e435ed05c68784b40d3db2bf2.html#gaaedf846e435ed05c68784b40d3db2bf2">ADR</a>;                     </div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga40b4fec8c296cba02baec983378cbcfd.html#ga40b4fec8c296cba02baec983378cbcfd">  332</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                 </div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga84715ecbe885efa4841d594e7409ccae.html#ga84715ecbe885efa4841d594e7409ccae">  333</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                 </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;       uint32_t RESERVED0[5];</div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaf460b56ce524a8e3534173f0aee78e85.html#gaf460b56ce524a8e3534173f0aee78e85">  335</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaf460b56ce524a8e3534173f0aee78e85.html#gaf460b56ce524a8e3534173f0aee78e85">CPACR</a>;                   </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;} <a class="code" href="structSCB__Type.html">SCB_Type</a>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga58686b88f94f789d4e6f429fe1ff58cf.html#ga58686b88f94f789d4e6f429fe1ff58cf">  340</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga104462bd0815391b4044a70bd15d3a71.html#ga104462bd0815391b4044a70bd15d3a71">  343</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaf8b3236b08fb8e840efb682645fb0e98.html#gaf8b3236b08fb8e840efb682645fb0e98">  346</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga705f68eaa9afb042ca2407dc4e4629ac.html#ga705f68eaa9afb042ca2407dc4e4629ac">  349</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga3c3d9071e574de11fb27ba57034838b1.html#ga3c3d9071e574de11fb27ba57034838b1">  352</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga750d4b52624a46d71356db4ea769573b.html#ga750d4b52624a46d71356db4ea769573b">  356</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gab5ded23d2ab1d5ff7cc7ce746205e9fe.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  359</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gae218d9022288f89faf57187c4d542ecd.html#gae218d9022288f89faf57187c4d542ecd">  362</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga9dbb3358c6167c9c3f85661b90fb2794.html#ga9dbb3358c6167c9c3f85661b90fb2794">  365</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gadbe25e4b333ece1341beb1a740168fdc.html#gadbe25e4b333ece1341beb1a740168fdc">  368</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga11cb5b1f9ce167b81f31787a77e575df.html#ga11cb5b1f9ce167b81f31787a77e575df">  371</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga10749d92b9b744094b845c2eb46d4319.html#ga10749d92b9b744094b845c2eb46d4319">  374</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gada60c92bf88d6fd21a8f49efa4a127b8.html#gada60c92bf88d6fd21a8f49efa4a127b8">  377</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga403d154200242629e6d2764bfc12a7ec.html#ga403d154200242629e6d2764bfc12a7ec">  380</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gae4f602c7c5c895d5fb687b71b0979fc3.html#gae4f602c7c5c895d5fb687b71b0979fc3">  383</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#if (__CM3_REV &lt; 0x0201)                   </span><span class="comment">/* core r2p1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLBASE_Pos               29                                             </span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gad9720a44320c053883d03b883b955751.html#gad9720a44320c053883d03b883b955751">  388</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLBASE_Msk               (1UL &lt;&lt; SCB_VTOR_TBLBASE_Pos)                  </span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gac6a55451ddd38bffcff5a211d29cea78.html#gac6a55451ddd38bffcff5a211d29cea78">  391</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga75e395ed74042923e8c93edf50f0996c.html#ga75e395ed74042923e8c93edf50f0996c">  392</a></span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaaa27c0ba600bf82c3da08c748845b640.html#gaaa27c0ba600bf82c3da08c748845b640">  399</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaec404750ff5ca07f499a3c06b62051ef.html#gaec404750ff5ca07f499a3c06b62051ef">  402</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gad31dec98fbc0d33ace63cb1f1a927923.html#gad31dec98fbc0d33ace63cb1f1a927923">  405</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaca155deccdeca0f2c76b8100d24196c8.html#gaca155deccdeca0f2c76b8100d24196c8">  408</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaffb2737eca1eac0fc1c282a76a40953c.html#gaffb2737eca1eac0fc1c282a76a40953c">  411</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaa30a12e892bb696e61626d71359a9029.html#gaa30a12e892bb696e61626d71359a9029">  414</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga0d483d9569cd9d1b46ec0d171b1f18d8.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  417</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga3bddcec40aeaf3d3a998446100fa0e44.html#ga3bddcec40aeaf3d3a998446100fa0e44">  421</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gab304f6258ec03bd9a6e7a360515c3cfe.html#gab304f6258ec03bd9a6e7a360515c3cfe">  424</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga3680a15114d7fdc1e25043b881308fe9.html#ga3680a15114d7fdc1e25043b881308fe9">  427</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gac2d20a250960a432cc74da59d20e2f86.html#gac2d20a250960a432cc74da59d20e2f86">  431</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga4010a4f9e2a745af1b58abe1f791ebbf.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  434</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gac8d512998bb8cd9333fb7627ddf59bba.html#gac8d512998bb8cd9333fb7627ddf59bba">  437</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gac4e4928b864ea10fc24dbbc57d976229.html#gac4e4928b864ea10fc24dbbc57d976229">  440</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga789e41f45f59a8cd455fd59fa7652e5e.html#ga789e41f45f59a8cd455fd59fa7652e5e">  443</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gab4615f7deb07386350365b10240a3c83.html#gab4615f7deb07386350365b10240a3c83">  446</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gae71949507636fda388ec11d5c2d30b52.html#gae71949507636fda388ec11d5c2d30b52">  450</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga3d32edbe4a5c0335f808cfc19ec7e844.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  453</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga685b4564a8760b4506f14ec4307b7251.html#ga685b4564a8760b4506f14ec4307b7251">  456</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga2f93ec9b243f94cdd3e94b8f0bf43641.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  459</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaa22551e24a72b65f1e817f7ab462203b.html#gaa22551e24a72b65f1e817f7ab462203b">  462</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  465</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga3cf03acf1fdc2edc3b047ddd47ebbf87.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  468</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaec9ca3b1213c49e2442373445e1697de.html#gaec9ca3b1213c49e2442373445e1697de">  471</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga9b9fa69ce4c5ce7fe0861dbccfb15939.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  474</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga8b71cf4c61803752a41c96deb00d26af.html#ga8b71cf4c61803752a41c96deb00d26af">  477</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga977f5176be2bc8b123873861b38bc02f.html#ga977f5176be2bc8b123873861b38bc02f">  480</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gae06f54f5081f01ed3f6824e451ad3656.html#gae06f54f5081f01ed3f6824e451ad3656">  483</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaf272760f2df9ecdd8a5fbbd65c0b767a.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  486</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga7c856f79a75dcc1d1517b19a67691803.html#ga7c856f79a75dcc1d1517b19a67691803">  489</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gac8e4197b295c8560e68e2d71285c7879.html#gac8e4197b295c8560e68e2d71285c7879">  493</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga555a24f4f57d199f91d1d1ab7c8c3c8a.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  496</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga91f41491cec5b5acca3fbc94efbd799e.html#ga91f41491cec5b5acca3fbc94efbd799e">  499</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga300c90cfb7b35c82b4d44ad16c757ffb.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  503</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gab361e54183a378474cb419ae2a55d6f4.html#gab361e54183a378474cb419ae2a55d6f4">  506</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga77993da8de35adea7bda6a4475f036ab.html#ga77993da8de35adea7bda6a4475f036ab">  509</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga13f502fb5ac673df9c287488c40b0c1d.html#ga13f502fb5ac673df9c287488c40b0c1d">  513</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gad02d3eaf062ac184c18a7889c9b6de57.html#gad02d3eaf062ac184c18a7889c9b6de57">  516</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaccf82364c6d0ed7206f1084277b7cc61.html#gaccf82364c6d0ed7206f1084277b7cc61">  519</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaf28fdce48655f0dcefb383aebf26b050.html#gaf28fdce48655f0dcefb383aebf26b050">  522</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaef4ec28427f9f88ac70a13ae4e541378.html#gaef4ec28427f9f88ac70a13ae4e541378">  525</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="structSCnSCB__Type.html">  538</a></span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;{</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;       uint32_t RESERVED0[1];</div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gad99a25f5d4c163d9005ca607c24f6a98.html#gad99a25f5d4c163d9005ca607c24f6a98">  541</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gad99a25f5d4c163d9005ca607c24f6a98.html#gad99a25f5d4c163d9005ca607c24f6a98">ICTR</a>;                    </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#if ((defined __CM3_REV) &amp;&amp; (__CM3_REV &gt;= 0x200))</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR;                   </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;       uint32_t RESERVED1[1];</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;} <a class="code" href="structSCnSCB__Type.html">SCnSCB_Type</a>;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; </div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          </span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB_ga0777ddf379af50f9ca41d40573bfffc5.html#ga0777ddf379af50f9ca41d40573bfffc5">  551</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL &lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos)      </span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2                                          </span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB_gaab395870643a0bee78906bb15ca5bd02.html#gaab395870643a0bee78906bb15ca5bd02">  556</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          </span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB_gafa2eb37493c0f8dae77cde81ecf80f77.html#gafa2eb37493c0f8dae77cde81ecf80f77">  559</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          </span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  562</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos)        </span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;{</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;} <a class="code" href="structSysTick__Type.html">SysTick_Type</a>;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_gadbb65d4a815759649db41df216ed4d60.html#gadbb65d4a815759649db41df216ed4d60">  585</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_ga24fbc69a5f0b78d67fda2300257baff1.html#ga24fbc69a5f0b78d67fda2300257baff1">  588</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_ga88f45bbb89ce8df3cd2b2613c7b48214.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  591</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_ga0b48cc1e36d92a92e4bf632890314810.html#ga0b48cc1e36d92a92e4bf632890314810">  594</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_gaf44d10df359dc5bf5752b0894ae3bad2.html#gaf44d10df359dc5bf5752b0894ae3bad2">  598</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_ga3208104c3b019b5de35ae8c21d5c34dd.html#ga3208104c3b019b5de35ae8c21d5c34dd">  602</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_ga534dbe414e7a46a6ce4c1eca1fbff409.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  606</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_gadd0c9cd6641b9f6a0c618e7982954860.html#gadd0c9cd6641b9f6a0c618e7982954860">  609</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_gacae558f6e75a0bed5d826f606d8e695e.html#gacae558f6e75a0bed5d826f606d8e695e">  612</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="structITM__Type.html">  625</a></span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;{</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  {</div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga1acfbea32c4a121461896ee3db352afe.html#ga1acfbea32c4a121461896ee3db352afe">  629</a></span>&#160;    <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    <a class="code" href="group__CMSIS__core__DebugFunctions_ga1acfbea32c4a121461896ee3db352afe.html#ga1acfbea32c4a121461896ee3db352afe">u8</a>;                  </div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga8f843b755ae158e212b358c3f4cecaf4.html#ga8f843b755ae158e212b358c3f4cecaf4">  630</a></span>&#160;    <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   <a class="code" href="group__CMSIS__core__DebugFunctions_ga8f843b755ae158e212b358c3f4cecaf4.html#ga8f843b755ae158e212b358c3f4cecaf4">u16</a>;                 </div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga2701c47575fe8620213684f8eaccbb33.html#ga2701c47575fe8620213684f8eaccbb33">  631</a></span>&#160;    <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   <a class="code" href="group__CMSIS__core__DebugFunctions_ga2701c47575fe8620213684f8eaccbb33.html#ga2701c47575fe8620213684f8eaccbb33">u32</a>;                 </div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga34be9423442a7f61f4dc4a4de305275a.html#ga34be9423442a7f61f4dc4a4de305275a">  632</a></span>&#160;  }  PORT [32];                          </div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;       uint32_t RESERVED0[864];</div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga91a040e1b162e1128ac1e852b4a0e589.html#ga91a040e1b162e1128ac1e852b4a0e589">  634</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga91a040e1b162e1128ac1e852b4a0e589.html#ga91a040e1b162e1128ac1e852b4a0e589">TER</a>;                     </div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;       uint32_t RESERVED1[15];</div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga93b480aac6da620bbb611212186d47fa.html#ga93b480aac6da620bbb611212186d47fa">  636</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga93b480aac6da620bbb611212186d47fa.html#ga93b480aac6da620bbb611212186d47fa">TPR</a>;                     </div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;       uint32_t RESERVED2[15];</div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga58f169e1aa40a9b8afb6296677c3bb45.html#ga58f169e1aa40a9b8afb6296677c3bb45">  638</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga58f169e1aa40a9b8afb6296677c3bb45.html#ga58f169e1aa40a9b8afb6296677c3bb45">TCR</a>;                     </div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;       uint32_t RESERVED3[29];                                  </div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gafd0e0c051acd3f6187794a4e8dc7e7ea.html#gafd0e0c051acd3f6187794a4e8dc7e7ea">  640</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gafd0e0c051acd3f6187794a4e8dc7e7ea.html#gafd0e0c051acd3f6187794a4e8dc7e7ea">IWR</a>;                     </div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga212a614a8d5f2595e5eb049e5143c739.html#ga212a614a8d5f2595e5eb049e5143c739">  641</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga212a614a8d5f2595e5eb049e5143c739.html#ga212a614a8d5f2595e5eb049e5143c739">IRR</a>;                     </div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a.html#gab2e87d8bb0e3ce9b8e0e4a6a6695228a">  642</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a.html#gab2e87d8bb0e3ce9b8e0e4a6a6695228a">IMCR</a>;                    </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;       uint32_t RESERVED4[43];                                  </div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga97840d39a9c63331e3689b5fa69175e9.html#ga97840d39a9c63331e3689b5fa69175e9">  644</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga97840d39a9c63331e3689b5fa69175e9.html#ga97840d39a9c63331e3689b5fa69175e9">LAR</a>;                     </div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaaa0515b1f6dd5e7d90b61ef67d8de77b.html#gaaa0515b1f6dd5e7d90b61ef67d8de77b">  645</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaaa0515b1f6dd5e7d90b61ef67d8de77b.html#gaaa0515b1f6dd5e7d90b61ef67d8de77b">LSR</a>;                     </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;       uint32_t RESERVED5[6];                                   </div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaccfc7de00b0eaba0301e8f4553f70512.html#gaccfc7de00b0eaba0301e8f4553f70512">  647</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaccfc7de00b0eaba0301e8f4553f70512.html#gaccfc7de00b0eaba0301e8f4553f70512">PID4</a>;                    </div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga9353055ceb7024e07d59248e54502cb9.html#ga9353055ceb7024e07d59248e54502cb9">  648</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga9353055ceb7024e07d59248e54502cb9.html#ga9353055ceb7024e07d59248e54502cb9">PID5</a>;                    </div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga755c0ec919e7dbb5f7ff05c8b56a3383.html#ga755c0ec919e7dbb5f7ff05c8b56a3383">  649</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga755c0ec919e7dbb5f7ff05c8b56a3383.html#ga755c0ec919e7dbb5f7ff05c8b56a3383">PID6</a>;                    </div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaa31ca6bb4b749201321b23d0dbbe0704.html#gaa31ca6bb4b749201321b23d0dbbe0704">  650</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaa31ca6bb4b749201321b23d0dbbe0704.html#gaa31ca6bb4b749201321b23d0dbbe0704">PID7</a>;                    </div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gab69ade751350a7758affdfe396517535.html#gab69ade751350a7758affdfe396517535">  651</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gab69ade751350a7758affdfe396517535.html#gab69ade751350a7758affdfe396517535">PID0</a>;                    </div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga30e87ec6f93ecc9fe4f135ca8b068990.html#ga30e87ec6f93ecc9fe4f135ca8b068990">  652</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga30e87ec6f93ecc9fe4f135ca8b068990.html#ga30e87ec6f93ecc9fe4f135ca8b068990">PID1</a>;                    </div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gae139d2e588bb382573ffcce3625a88cd.html#gae139d2e588bb382573ffcce3625a88cd">  653</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gae139d2e588bb382573ffcce3625a88cd.html#gae139d2e588bb382573ffcce3625a88cd">PID2</a>;                    </div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaf006ee26c7e61c9a3712a80ac74a6cf3.html#gaf006ee26c7e61c9a3712a80ac74a6cf3">  654</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaf006ee26c7e61c9a3712a80ac74a6cf3.html#gaf006ee26c7e61c9a3712a80ac74a6cf3">PID3</a>;                    </div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga413f3bb0a15222e5f38fca4baeef14f6.html#ga413f3bb0a15222e5f38fca4baeef14f6">  655</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga413f3bb0a15222e5f38fca4baeef14f6.html#ga413f3bb0a15222e5f38fca4baeef14f6">CID0</a>;                    </div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga5f7d524b71f49e444ff0d1d52b3c3565.html#ga5f7d524b71f49e444ff0d1d52b3c3565">  656</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga5f7d524b71f49e444ff0d1d52b3c3565.html#ga5f7d524b71f49e444ff0d1d52b3c3565">CID1</a>;                    </div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gadee4ccce1429db8b5db3809c4539f876.html#gadee4ccce1429db8b5db3809c4539f876">  657</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gadee4ccce1429db8b5db3809c4539f876.html#gadee4ccce1429db8b5db3809c4539f876">CID2</a>;                    </div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga0e7aa199619cc7ac6baddff9600aa52e.html#ga0e7aa199619cc7ac6baddff9600aa52e">  658</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga0e7aa199619cc7ac6baddff9600aa52e.html#ga0e7aa199619cc7ac6baddff9600aa52e">CID3</a>;                    </div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;} <a class="code" href="structITM__Type.html">ITM_Type</a>;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160; </div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga7abe5e590d1611599df87a1884a352e8.html#ga7abe5e590d1611599df87a1884a352e8">  663</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)                </span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga9174ad4a36052c377cef4e6aba2ed484.html#ga9174ad4a36052c377cef4e6aba2ed484">  667</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16                                             </span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_gaca0281de867f33114aac0636f7ce65d3.html#gaca0281de867f33114aac0636f7ce65d3">  670</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10                                             </span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga96c7c7cbc0d98426c408090b41f583f1.html#ga96c7c7cbc0d98426c408090b41f583f1">  673</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_gad7bc9ee1732032c6e0de035f0978e473.html#gad7bc9ee1732032c6e0de035f0978e473">  676</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga7a380f0c8078f6560051406583ecd6a5.html#ga7a380f0c8078f6560051406583ecd6a5">  679</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga30e83ebb33aa766070fe3d1f27ae820e.html#ga30e83ebb33aa766070fe3d1f27ae820e">  682</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_gaa93a1147a39fc63980d299231252a30e.html#gaa93a1147a39fc63980d299231252a30e">  685</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga5aa381845f810114ab519b90753922a1.html#ga5aa381845f810114ab519b90753922a1">  688</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga3286b86004bce7ffe17ee269f87f8d9d.html#ga3286b86004bce7ffe17ee269f87f8d9d">  691</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                    </span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Write Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga04d3f842ad48f6a9127b4cecc963e1d7.html#ga04d3f842ad48f6a9127b4cecc963e1d7">  695</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL &lt;&lt; ITM_IWR_ATVALIDM_Pos)                  </span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Read Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga259edfd1d2e877a62e06d7a240df97f4.html#ga259edfd1d2e877a62e06d7a240df97f4">  699</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL &lt;&lt; ITM_IRR_ATREADYM_Pos)                  </span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga08de02bf32caf48aaa29f7c68ff5d755.html#ga08de02bf32caf48aaa29f7c68ff5d755">  703</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL &lt;&lt; ITM_IMCR_INTEGRATION_Pos)              </span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_gabfae3e570edc8759597311ed6dfb478e.html#gabfae3e570edc8759597311ed6dfb478e">  707</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga144a49e12b83ad9809fdd2769094fdc0.html#ga144a49e12b83ad9809fdd2769094fdc0">  710</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_gaf5740689cf14564d3f3fd91299b6c88d.html#gaf5740689cf14564d3f3fd91299b6c88d">  713</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL &lt;&lt; ITM_LSR_Present_Pos)                   </span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="structDWT__Type.html">  726</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;{</div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga37964d64a58551b69ce4c8097210d37d.html#ga37964d64a58551b69ce4c8097210d37d">  728</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga37964d64a58551b69ce4c8097210d37d.html#ga37964d64a58551b69ce4c8097210d37d">CTRL</a>;                    </div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga71680298e85e96e57002f87e7ab78fd4.html#ga71680298e85e96e57002f87e7ab78fd4">  729</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga71680298e85e96e57002f87e7ab78fd4.html#ga71680298e85e96e57002f87e7ab78fd4">CYCCNT</a>;                  </div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga88cca2ab8eb1b5b507817656ceed89fc.html#ga88cca2ab8eb1b5b507817656ceed89fc">  730</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga88cca2ab8eb1b5b507817656ceed89fc.html#ga88cca2ab8eb1b5b507817656ceed89fc">CPICNT</a>;                  </div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gac0801a2328f3431e4706fed91c828f82.html#gac0801a2328f3431e4706fed91c828f82">  731</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gac0801a2328f3431e4706fed91c828f82.html#gac0801a2328f3431e4706fed91c828f82">EXCCNT</a>;                  </div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga8afd5a4bf994011748bc012fa442c74d.html#ga8afd5a4bf994011748bc012fa442c74d">  732</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga8afd5a4bf994011748bc012fa442c74d.html#ga8afd5a4bf994011748bc012fa442c74d">SLEEPCNT</a>;                </div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaeba92e6c7fd3de4ba06bfd94f47f5b35.html#gaeba92e6c7fd3de4ba06bfd94f47f5b35">  733</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaeba92e6c7fd3de4ba06bfd94f47f5b35.html#gaeba92e6c7fd3de4ba06bfd94f47f5b35">LSUCNT</a>;                  </div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga35f2315f870a574e3e6958face6584ab.html#ga35f2315f870a574e3e6958face6584ab">  734</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga35f2315f870a574e3e6958face6584ab.html#ga35f2315f870a574e3e6958face6584ab">FOLDCNT</a>;                 </div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gabc5ae11d98da0ad5531a5e979a3c2ab5.html#gabc5ae11d98da0ad5531a5e979a3c2ab5">  735</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gabc5ae11d98da0ad5531a5e979a3c2ab5.html#gabc5ae11d98da0ad5531a5e979a3c2ab5">PCSR</a>;                    </div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga7cf71ff4b30a8362690fddd520763904.html#ga7cf71ff4b30a8362690fddd520763904">  736</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga7cf71ff4b30a8362690fddd520763904.html#ga7cf71ff4b30a8362690fddd520763904">COMP0</a>;                   </div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga5bb1c17fc754180cc197b874d3d8673f.html#ga5bb1c17fc754180cc197b874d3d8673f">  737</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga5bb1c17fc754180cc197b874d3d8673f.html#ga5bb1c17fc754180cc197b874d3d8673f">MASK0</a>;                   </div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga5fbd9947d110cc168941f6acadc4a729.html#ga5fbd9947d110cc168941f6acadc4a729">  738</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga5fbd9947d110cc168941f6acadc4a729.html#ga5fbd9947d110cc168941f6acadc4a729">FUNCTION0</a>;               </div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;       uint32_t RESERVED0[1];</div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga4a5bb70a5ce3752bd628d5ce5658cb0c.html#ga4a5bb70a5ce3752bd628d5ce5658cb0c">  740</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga4a5bb70a5ce3752bd628d5ce5658cb0c.html#ga4a5bb70a5ce3752bd628d5ce5658cb0c">COMP1</a>;                   </div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga0c684438a24f8c927e6e01c0e0a605ef.html#ga0c684438a24f8c927e6e01c0e0a605ef">  741</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga0c684438a24f8c927e6e01c0e0a605ef.html#ga0c684438a24f8c927e6e01c0e0a605ef">MASK1</a>;                   </div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga3345a33476ee58e165447a3212e6d747.html#ga3345a33476ee58e165447a3212e6d747">  742</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga3345a33476ee58e165447a3212e6d747.html#ga3345a33476ee58e165447a3212e6d747">FUNCTION1</a>;               </div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;       uint32_t RESERVED1[1];</div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga8927aedbe9fd6bdae8983088efc83332.html#ga8927aedbe9fd6bdae8983088efc83332">  744</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga8927aedbe9fd6bdae8983088efc83332.html#ga8927aedbe9fd6bdae8983088efc83332">COMP2</a>;                   </div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga8ecdc8f0d917dac86b0373532a1c0e2e.html#ga8ecdc8f0d917dac86b0373532a1c0e2e">  745</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga8ecdc8f0d917dac86b0373532a1c0e2e.html#ga8ecdc8f0d917dac86b0373532a1c0e2e">MASK2</a>;                   </div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gacba1654190641a3617fcc558b5e3f87b.html#gacba1654190641a3617fcc558b5e3f87b">  746</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gacba1654190641a3617fcc558b5e3f87b.html#gacba1654190641a3617fcc558b5e3f87b">FUNCTION2</a>;               </div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;       uint32_t RESERVED2[1];</div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga3df15697eec279dbbb4b4e9d9ae8b62f.html#ga3df15697eec279dbbb4b4e9d9ae8b62f">  748</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga3df15697eec279dbbb4b4e9d9ae8b62f.html#ga3df15697eec279dbbb4b4e9d9ae8b62f">COMP3</a>;                   </div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gae3f01137a8d28c905ddefe7333547fba.html#gae3f01137a8d28c905ddefe7333547fba">  749</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gae3f01137a8d28c905ddefe7333547fba.html#gae3f01137a8d28c905ddefe7333547fba">MASK3</a>;                   </div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga80bd242fc05ca80f9db681ce4d82e890.html#ga80bd242fc05ca80f9db681ce4d82e890">  750</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga80bd242fc05ca80f9db681ce4d82e890.html#ga80bd242fc05ca80f9db681ce4d82e890">FUNCTION3</a>;               </div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;} <a class="code" href="structDWT__Type.html">DWT_Type</a>;</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28                                          </span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaac44b9b7d5391a7ffef129b7f6c84cd7.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">  755</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27                                          </span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaa82840323a2628e7f4a2b09b74fa73fd.html#gaa82840323a2628e7f4a2b09b74fa73fd">  758</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26                                          </span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gad997b9026715d5609b5a3b144eca42d0.html#gad997b9026715d5609b5a3b144eca42d0">  761</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25                                          </span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga337f6167d960f57f12aa382ffecce522.html#ga337f6167d960f57f12aa382ffecce522">  764</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24                                          </span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gad52a0e5be84363ab166cc17beca0d048.html#gad52a0e5be84363ab166cc17beca0d048">  767</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22                                          </span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga0cb0640aaeb18a626d7823570d5c3cb6.html#ga0cb0640aaeb18a626d7823570d5c3cb6">  770</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21                                          </span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga5602b0707f446ce78d88ff2a3a82bfff.html#ga5602b0707f446ce78d88ff2a3a82bfff">  773</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20                                          </span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaea5d1ee72188dc1d57b54c60a9f5233e.html#gaea5d1ee72188dc1d57b54c60a9f5233e">  776</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19                                          </span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga9c6d62d121164013a8e3ee372f17f3e5.html#ga9c6d62d121164013a8e3ee372f17f3e5">  779</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18                                          </span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaf4e73f548ae3e945ef8b1d9ff1281544.html#gaf4e73f548ae3e945ef8b1d9ff1281544">  782</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17                                          </span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga9fff0b71fb0be1499f5180c6bce1fc8f.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">  785</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16                                          </span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga05f13b547a9a1e63e003ee0bc6446d0d.html#ga05f13b547a9a1e63e003ee0bc6446d0d">  788</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12                                          </span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga1e14afc7790fcb424fcf619e192554c9.html#ga1e14afc7790fcb424fcf619e192554c9">  791</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10                                          </span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga678ef08786edcbef964479217efb9284.html#ga678ef08786edcbef964479217efb9284">  794</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9                                          </span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaf70b80936c7db60bf84fb6dadb8a3559.html#gaf70b80936c7db60bf84fb6dadb8a3559">  797</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5                                          </span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga2868c0b28eb13be930afb819f55f6f25.html#ga2868c0b28eb13be930afb819f55f6f25">  800</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1                                          </span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga129bc152febfddd67a0c20c6814cba69.html#ga129bc152febfddd67a0c20c6814cba69">  803</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0                                          </span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaa4509f5f8514a7200be61691f0e01f10.html#gaa4509f5f8514a7200be61691f0e01f10">  806</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCCNTENA_Pos)           </span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT CPI Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0                                          </span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga80e9ad8f6a9e2344af8a3cf989bebe3d.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">  810</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL &lt;&lt; DWT_CPICNT_CPICNT_Pos)           </span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0                                          </span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga031c693654030d4cba398b45d2925b1d.html#ga031c693654030d4cba398b45d2925b1d">  814</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL &lt;&lt; DWT_EXCCNT_EXCCNT_Pos)           </span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Sleep Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          </span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga0371a84a7996dc5852c56afb2676ba1c.html#ga0371a84a7996dc5852c56afb2676ba1c">  818</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL &lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos)       </span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT LSU Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0                                          </span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gab9394c7911b0b4312a096dad91d53a3d.html#gab9394c7911b0b4312a096dad91d53a3d">  822</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL &lt;&lt; DWT_LSUCNT_LSUCNT_Pos)           </span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0                                          </span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga7f8af5ac12d178ba31a516f6ed141455.html#ga7f8af5ac12d178ba31a516f6ed141455">  826</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL &lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos)         </span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Comparator Mask Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Pos                   0                                          </span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaf798ae34e2b9280ea64f4d9920cd2e7d.html#gaf798ae34e2b9280ea64f4d9920cd2e7d">  830</a></span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL &lt;&lt; DWT_MASK_MASK_Pos)               </span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Comparator Function Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24                                          </span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga22c5787493f74a6bacf6ffb103a190ba.html#ga22c5787493f74a6bacf6ffb103a190ba">  834</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16                                          </span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga8b75e8ab3ffd5ea2fa762d028dc30e8c.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c">  837</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12                                          </span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga9854cd8bf16f7dce0fb196a8029b018e.html#ga9854cd8bf16f7dce0fb196a8029b018e">  840</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10                                          </span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga0517a186d4d448aa6416440f40fe7a4d.html#ga0517a186d4d448aa6416440f40fe7a4d">  843</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9                                          </span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga89d7c48858b4d4de96cdadfac91856a1.html#ga89d7c48858b4d4de96cdadfac91856a1">  846</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8                                          </span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga106f3672cd4be7c7c846e20497ebe5a6.html#ga106f3672cd4be7c7c846e20497ebe5a6">  849</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7                                          </span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga4b65d79ca37ae8010b4a726312413efd.html#ga4b65d79ca37ae8010b4a726312413efd">  852</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5                                          </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga41d5b332216baa8d29561260a1b85659.html#ga41d5b332216baa8d29561260a1b85659">  855</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0                                          </span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga5797b556edde2bbaa4d33dcdb1a891bb.html#ga5797b556edde2bbaa4d33dcdb1a891bb">  858</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL &lt;&lt; DWT_FUNCTION_FUNCTION_Pos)        </span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="structTPI__Type.html">  871</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;{</div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga158e9d784f6ee6398f4bdcb2e4ca0912.html#ga158e9d784f6ee6398f4bdcb2e4ca0912">  873</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga158e9d784f6ee6398f4bdcb2e4ca0912.html#ga158e9d784f6ee6398f4bdcb2e4ca0912">SSPSR</a>;                   </div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaa723ef3d38237aa2465779b3cc73a94a.html#gaa723ef3d38237aa2465779b3cc73a94a">  874</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaa723ef3d38237aa2465779b3cc73a94a.html#gaa723ef3d38237aa2465779b3cc73a94a">CSPSR</a>;                   </div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;       uint32_t RESERVED0[2];</div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gad75832a669eb121f6fce3c28d36b7fab.html#gad75832a669eb121f6fce3c28d36b7fab">  876</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gad75832a669eb121f6fce3c28d36b7fab.html#gad75832a669eb121f6fce3c28d36b7fab">ACPR</a>;                    </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;       uint32_t RESERVED1[55];</div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga3eb655f2e45d7af358775025c1a50c8e.html#ga3eb655f2e45d7af358775025c1a50c8e">  878</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga3eb655f2e45d7af358775025c1a50c8e.html#ga3eb655f2e45d7af358775025c1a50c8e">SPPR</a>;                    </div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;       uint32_t RESERVED2[131];</div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gae67849b2c1016fe6ef9095827d16cddd.html#gae67849b2c1016fe6ef9095827d16cddd">  880</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gae67849b2c1016fe6ef9095827d16cddd.html#gae67849b2c1016fe6ef9095827d16cddd">FFSR</a>;                    </div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga3eb42d69922e340037692424a69da880.html#ga3eb42d69922e340037692424a69da880">  881</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga3eb42d69922e340037692424a69da880.html#ga3eb42d69922e340037692424a69da880">FFCR</a>;                    </div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga377b78fe804f327e6f8b3d0f37e7bfef.html#ga377b78fe804f327e6f8b3d0f37e7bfef">  882</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga377b78fe804f327e6f8b3d0f37e7bfef.html#ga377b78fe804f327e6f8b3d0f37e7bfef">FSCR</a>;                    </div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;       uint32_t RESERVED3[759];</div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaa4b603c71768dbda553da571eccba1fe.html#gaa4b603c71768dbda553da571eccba1fe">  884</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaa4b603c71768dbda553da571eccba1fe.html#gaa4b603c71768dbda553da571eccba1fe">TRIGGER</a>;                 </div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gae91ff529e87d8e234343ed31bcdc4f10.html#gae91ff529e87d8e234343ed31bcdc4f10">  885</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gae91ff529e87d8e234343ed31bcdc4f10.html#gae91ff529e87d8e234343ed31bcdc4f10">FIFO0</a>;                   </div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga176d991adb4c022bd5b982a9f8fa6a1d.html#ga176d991adb4c022bd5b982a9f8fa6a1d">  886</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga176d991adb4c022bd5b982a9f8fa6a1d.html#ga176d991adb4c022bd5b982a9f8fa6a1d">ITATBCTR2</a>;               </div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;       uint32_t RESERVED4[1];</div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga20ca7fad4d4009c242f20a7b4a44b7d0.html#ga20ca7fad4d4009c242f20a7b4a44b7d0">  888</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga20ca7fad4d4009c242f20a7b4a44b7d0.html#ga20ca7fad4d4009c242f20a7b4a44b7d0">ITATBCTR0</a>;               </div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaebaa9b8dd27f8017dd4f92ecf32bac8e.html#gaebaa9b8dd27f8017dd4f92ecf32bac8e">  889</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaebaa9b8dd27f8017dd4f92ecf32bac8e.html#gaebaa9b8dd27f8017dd4f92ecf32bac8e">FIFO1</a>;                   </div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gab49c2cb6b5fe082746a444e07548c198.html#gab49c2cb6b5fe082746a444e07548c198">  890</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gab49c2cb6b5fe082746a444e07548c198.html#gab49c2cb6b5fe082746a444e07548c198">ITCTRL</a>;                  </div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;       uint32_t RESERVED5[39];</div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga2e4d5a07fabd771fa942a171230a0a84.html#ga2e4d5a07fabd771fa942a171230a0a84">  892</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga2e4d5a07fabd771fa942a171230a0a84.html#ga2e4d5a07fabd771fa942a171230a0a84">CLAIMSET</a>;                </div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga44efa6045512c8d4da64b0623f7a43ad.html#ga44efa6045512c8d4da64b0623f7a43ad">  893</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga44efa6045512c8d4da64b0623f7a43ad.html#ga44efa6045512c8d4da64b0623f7a43ad">CLAIMCLR</a>;                </div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;       uint32_t RESERVED7[8];</div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga4b2e0d680cf7e26728ca8966363a938d.html#ga4b2e0d680cf7e26728ca8966363a938d">  895</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga4b2e0d680cf7e26728ca8966363a938d.html#ga4b2e0d680cf7e26728ca8966363a938d">DEVID</a>;                   </div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga16d12c5b1e12f764fa3ec4a51c5f0f35.html#ga16d12c5b1e12f764fa3ec4a51c5f0f35">  896</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga16d12c5b1e12f764fa3ec4a51c5f0f35.html#ga16d12c5b1e12f764fa3ec4a51c5f0f35">DEVTYPE</a>;                 </div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;} <a class="code" href="structTPI__Type.html">TPI_Type</a>;</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0                                          </span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga5a82d274eb2df8b0c92dd4ed63535928.html#ga5a82d274eb2df8b0c92dd4ed63535928">  901</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL &lt;&lt; TPI_ACPR_PRESCALER_Pos)        </span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0                                          </span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga0f302797b94bb2da24052082ab630858.html#ga0f302797b94bb2da24052082ab630858">  905</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL &lt;&lt; TPI_SPPR_TXMODE_Pos)              </span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3                                          </span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga9537b8a660cc8803f57cbbee320b2fc8.html#ga9537b8a660cc8803f57cbbee320b2fc8">  909</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2                                          </span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gad30fde0c058da2ffb2b0a213be7a1b5c.html#gad30fde0c058da2ffb2b0a213be7a1b5c">  912</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1                                          </span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaedf31fd453a878021b542b644e2869d2.html#gaedf31fd453a878021b542b644e2869d2">  915</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0                                          </span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga542ca74a081588273e6d5275ba5da6bf.html#ga542ca74a081588273e6d5275ba5da6bf">  918</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL &lt;&lt; TPI_FFSR_FlInProg_Pos)            </span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8                                          </span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaa7ea11ba6ea75b541cd82e185c725b5b.html#gaa7ea11ba6ea75b541cd82e185c725b5b">  922</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1                                          </span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga99e58a0960b275a773b245e2b69b9a64.html#ga99e58a0960b275a773b245e2b69b9a64">  925</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI TRIGGER Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0                                          </span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga5517fa2ced64efbbd413720329c50b99.html#ga5517fa2ced64efbbd413720329c50b99">  929</a></span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL &lt;&lt; TPI_TRIGGER_TRIGGER_Pos)          </span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29                                          </span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaa7e050e9eb6528241ebc6835783b6bae.html#gaa7e050e9eb6528241ebc6835783b6bae">  933</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27                                          </span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gac2b6f7f13a2fa0be4aa7645a47dcac52.html#gac2b6f7f13a2fa0be4aa7645a47dcac52">  936</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26                                          </span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d">  939</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24                                          </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga2f738e45386ebf58c4d406f578e7ddaf.html#ga2f738e45386ebf58c4d406f578e7ddaf">  942</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16                                          </span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga5f0037cc80c65e86d9e94e5005077a48.html#ga5f0037cc80c65e86d9e94e5005077a48">  945</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8                                          </span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gac5a2ef4b7f811d1f3d81ec919d794413.html#gac5a2ef4b7f811d1f3d81ec919d794413">  948</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0                                          </span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga48783ce3c695d8c06b1352a526110a87.html#ga48783ce3c695d8c06b1352a526110a87">  951</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM0_Pos)              </span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR2 Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0                                          </span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga6959f73d7db4a87ae9ad9cfc99844526.html#ga6959f73d7db4a87ae9ad9cfc99844526">  955</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL &lt;&lt; TPI_ITATBCTR2_ATREADY_Pos)        </span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29                                          </span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga08edfc862b2c8c415854cc4ae2067dfb.html#ga08edfc862b2c8c415854cc4ae2067dfb">  959</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27                                          </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaa22ebf7c86e4f4b2c98cfd0b5981375a.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a">  962</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26                                          </span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga3177b8d815cf4a707a2d3d3d5499315d.html#ga3177b8d815cf4a707a2d3d3d5499315d">  965</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24                                          </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaab31238152b5691af633a7475eaf1f06.html#gaab31238152b5691af633a7475eaf1f06">  968</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16                                          </span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga1828c228f3940005f48fb8dd88ada35b.html#ga1828c228f3940005f48fb8dd88ada35b">  971</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8                                          </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaece86ab513bc3d0e0a9dbd82258af49f.html#gaece86ab513bc3d0e0a9dbd82258af49f">  974</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0                                          </span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga2188671488417a52abb075bcd4d73440.html#ga2188671488417a52abb075bcd4d73440">  977</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM0_Pos)              </span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR0 Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0                                          </span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gab1eb6866c65f02fa9c83696b49b0f346.html#gab1eb6866c65f02fa9c83696b49b0f346">  981</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL &lt;&lt; TPI_ITATBCTR0_ATREADY_Pos)        </span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0                                          </span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaa847adb71a1bc811d2e3190528f495f0.html#gaa847adb71a1bc811d2e3190528f495f0">  985</a></span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL &lt;&lt; TPI_ITCTRL_Mode_Pos)              </span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVID Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11                                          </span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga9f46cf1a1708575f56d6b827766277f4.html#ga9f46cf1a1708575f56d6b827766277f4">  989</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10                                          </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga675534579d9e25477bb38970e3ef973c.html#ga675534579d9e25477bb38970e3ef973c">  992</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9                                          </span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga974cccf4c958b4a45cb71c7b5de39b7b.html#ga974cccf4c958b4a45cb71c7b5de39b7b">  995</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6                                          </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga3f7da5de2a34be41a092e5eddd22ac4d.html#ga3f7da5de2a34be41a092e5eddd22ac4d">  998</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5                                          </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gab382b1296b5efd057be606eb8f768df8.html#gab382b1296b5efd057be606eb8f768df8"> 1001</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0                                          </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga80ecae7fec479e80e583f545996868ed.html#ga80ecae7fec479e80e583f545996868ed"> 1004</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL &lt;&lt; TPI_DEVID_NrTraceInput_Pos)      </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVTYPE Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0                                          </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga0c799ff892af5eb3162d152abc00af7a.html#ga0c799ff892af5eb3162d152abc00af7a"> 1008</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL &lt;&lt; TPI_DEVTYPE_SubType_Pos)          </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4                                          </span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga69c4892d332755a9f64c1680497cebdd.html#ga69c4892d332755a9f64c1680497cebdd"> 1011</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160; </div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160; </div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160; </div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;{</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     </div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    </div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    </div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 </div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 </div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 </div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 </div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 </div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 </div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;} MPU_Type;</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160; </div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/* MPU Type Register */</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL &lt;&lt; MPU_RASR_ENABLE_Pos)                   </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160; </div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160; </div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html"> 1117</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;{</div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga25c14c022c73a725a1736e903431095d.html#ga25c14c022c73a725a1736e903431095d"> 1119</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga25c14c022c73a725a1736e903431095d.html#ga25c14c022c73a725a1736e903431095d">DHCSR</a>;                   </div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gafefa84bce7497652353a1b76d405d983.html#gafefa84bce7497652353a1b76d405d983"> 1120</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gafefa84bce7497652353a1b76d405d983.html#gafefa84bce7497652353a1b76d405d983">DCRSR</a>;                   </div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gab8f4bb076402b61f7be6308075a789c9.html#gab8f4bb076402b61f7be6308075a789c9"> 1121</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gab8f4bb076402b61f7be6308075a789c9.html#gab8f4bb076402b61f7be6308075a789c9">DCRDR</a>;                   </div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga5cdd51dbe3ebb7041880714430edd52d.html#ga5cdd51dbe3ebb7041880714430edd52d"> 1122</a></span>&#160;  <a class="code" href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga5cdd51dbe3ebb7041880714430edd52d.html#ga5cdd51dbe3ebb7041880714430edd52d">DEMCR</a>;                   </div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;} <a class="code" href="structCoreDebug__Type.html">CoreDebug_Type</a>;</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160; </div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/* Debug Halting Control and Status Register */</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gac91280edd0ce932665cf75a23d11d842.html#gac91280edd0ce932665cf75a23d11d842"> 1127</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga6f934c5427ea057394268e541fa97753.html#ga6f934c5427ea057394268e541fa97753"> 1130</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga2328118f8b3574c871a53605eb17e730.html#ga2328118f8b3574c871a53605eb17e730"> 1133</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga2900dd56a988a4ed27ad664d5642807e.html#ga2900dd56a988a4ed27ad664d5642807e"> 1136</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga349ccea33accc705595624c2d334fbcb.html#ga349ccea33accc705595624c2d334fbcb"> 1139</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga760a9a0d7f39951dc3f07d01f1f64772.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1142</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga20a71871ca8768019c51168c70c3f41d.html#ga20a71871ca8768019c51168c70c3f41d"> 1145</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga85747214e2656df6b05ec72e4d22bd6d.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1148</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga0d2907400eb948a4ea3886ca083ec8e3.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1151</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gae1fc39e80de54c0339cbb1b298a9f0f9.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1154</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gaddf1d43f8857e4efc3dc4e6b15509692.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1157</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gab557abb5b172b74d2cf44efb9d824e4e.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1160</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga51e75942fc0614bc9bb2c0e96fcdda9a.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1164</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga52182c8a9f63a52470244c0bc2064f7b.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1167</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga6ff2102b98f86540224819a1b767ba39.html#ga6ff2102b98f86540224819a1b767ba39"> 1171</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga341020a3b7450416d72544eaf8e57a64.html#ga341020a3b7450416d72544eaf8e57a64"> 1174</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga9ae10710684e14a1a534e785ef390e1b.html#ga9ae10710684e14a1a534e785ef390e1b"> 1177</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga1e2f706a59e0d8131279af1c7e152f8d.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1180</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga802829678f6871863ae9ecf60a10425c.html#ga802829678f6871863ae9ecf60a10425c"> 1183</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gaed9f42053031a9a30cd8054623304c0a.html#gaed9f42053031a9a30cd8054623304c0a"> 1186</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga22079a6e436f23b90308be97e19cf07e.html#ga22079a6e436f23b90308be97e19cf07e"> 1189</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gab8e3d8f0f9590a51bbf10f6da3ad6933.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1192</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1195</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga10fc7c53bca904c128bc8e1a03072d50.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1198</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gac9d13eb2add61f610d5ced1f7ad2adf8.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1201</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga444454f7c7748e76cd76c3809c887c41.html#ga444454f7c7748e76cd76c3809c887c41"> 1204</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga9fcf09666f7063a7303117aa32a85d5a.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1207</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M3 Hardware */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1220</a></span>&#160;<span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e.html#gadd76251e412a195ec0a8f47227a8359e"> 1221</a></span>&#160;<span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2.html#gafdab534f961bf8935eb456cb7700dcd2"> 1222</a></span>&#160;<span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68.html#ga2b1eeff850a7e418844ca847145a1a68"> 1223</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1224</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646.html#ga58effaac0b93006b756d33209e814646"> 1225</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d.html#gaa0288691785a5f868238e0468b39523d"> 1226</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 1229</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1230</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de.html#gacd96c53beeaff8f603fcda425eb295de"> 1231</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1232</a></span>&#160;<span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43"> 1233</a></span>&#160;<span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1234</a></span>&#160;<span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1235</a></span>&#160;<span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160; </div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions_ga77cfbb35a9d8027e392034321bed6904.html#ga77cfbb35a9d8027e392034321bed6904"> 1276</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga77cfbb35a9d8027e392034321bed6904.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;{</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  uint32_t reg_value;</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07);               <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160; </div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  reg_value  =  <a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  reg_value &amp;= ~(<a class="code" href="group__CMSIS__SCB_ga90c7cf0c490e7ae55f9503a7fda1dd22.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group__CMSIS__SCB_ga8be60fff03f48d0d345868060dc6dae7.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>);             <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  reg_value  =  (reg_value                                 |</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                ((uint32_t)0x5FA &lt;&lt; <a class="code" href="group__CMSIS__SCB_gaaa27c0ba600bf82c3da08c748845b640.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;                (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;}</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160; </div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160; </div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions_ga394f7ce2ca826c0da26284d17ac6524d.html#ga394f7ce2ca826c0da26284d17ac6524d"> 1296</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_ga394f7ce2ca826c0da26284d17ac6524d.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;{</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB_ga8be60fff03f48d0d345868060dc6dae7.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group__CMSIS__SCB_gaca155deccdeca0f2c76b8100d24196c8.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>);   <span class="comment">/* read priority grouping field */</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;}</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160; </div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160; </div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga3349f2e3580d7ce22d6530b7294e5921.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;{</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* enable interrupt */</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;}</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160; </div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160; </div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga260fba04ac8346855c57f091d4ee1e71.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;{</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;}</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160; </div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160; </div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_gafec8042db64c0f8ed432b6c8386a05d8.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;{</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;}</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160; </div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160; </div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga3ecf446519da33e1690deffbf5be505f.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;{</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;}</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160; </div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160; </div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga332e10ef9605dc6eb10b9e14511930f8.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;{</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;}</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160; </div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160; </div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions_ga47a0f52794068d076c9147aa3cb8d8a6.html#ga47a0f52794068d076c9147aa3cb8d8a6"> 1375</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_ga47a0f52794068d076c9147aa3cb8d8a6.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;{</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="keywordflow">return</span>((uint32_t)((<a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;}</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160; </div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160; </div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga2305cbd44aaad792e3a4e538bdaf14f9.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>, uint32_t priority)</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;{</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> &lt; 0) {</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)] = ((priority &lt;&lt; (8 - <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;}</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160; </div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160; </div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_ga1cbaf8e6abd4aa4885828e7f24fcfeb4.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;{</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160; </div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> &lt; 0) {</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M  system interrupts */</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)]           &gt;&gt; (8 - <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;}</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160; </div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160; </div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions_gadb94ac5d892b376e4f3555ae0418ebac.html#gadb94ac5d892b376e4f3555ae0418ebac"> 1432</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_gadb94ac5d892b376e4f3555ae0418ebac.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;{</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160; </div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160; </div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="keywordflow">return</span> (</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;           ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;           ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;         );</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;}</div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160; </div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160; </div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions_ga4f23ef94633f75d3c97670a53949003c.html#ga4f23ef94633f75d3c97670a53949003c"> 1460</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga4f23ef94633f75d3c97670a53949003c.html#ga4f23ef94633f75d3c97670a53949003c">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;{</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160; </div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160; </div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;}</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160; </div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160; </div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga1143dec48d60a3d6f238c4798a87759c.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;{</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">                                                                  buffered write are completed before reset */</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="group__CMSIS__SCB_gaaa27c0ba600bf82c3da08c748845b640.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      |</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;                 (<a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB_ga8be60fff03f48d0d345868060dc6dae7.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;                 <a class="code" href="group__CMSIS__SCB_gaae1181119559a5bd36e62afa373fa720.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);                   <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;}</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160; </div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160; </div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_gae4e8f0238527c69f522029b93c8e5b78.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a>(uint32_t ticks)</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;{</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="keywordflow">if</span> (ticks &gt; <a class="code" href="group__CMSIS__SysTick_ga265912a7962f0e1abd170336e579b1b1.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160; </div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <a class="code" href="group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (ticks &amp; <a class="code" href="group__CMSIS__SysTick_ga265912a7962f0e1abd170336e579b1b1.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) - 1;      <span class="comment">/* set reload register */</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <a class="code" href="group__CMSIS__Core__NVICFunctions_ga2305cbd44aaad792e3a4e538bdaf14f9.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a> (<a class="code" href="group__LPC122x_ga7e1129cd8a196f4284d41db3e82ad5c8.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;<a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1);  <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <a class="code" href="group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <a class="code" href="group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick_gaa41d06039797423a46596bd313d57373.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;                   <a class="code" href="group__CMSIS__SysTick_ga95bb984266ca764024836a870238a027.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;                   <a class="code" href="group__CMSIS__SysTick_ga16c9fee0ed0235524bdeb38af328fd1f.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;}</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160; </div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160; </div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    </div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gac90a497bd64286b84552c2c553d3419e.html#gac90a497bd64286b84552c2c553d3419e"> 1557</a></span>&#160;<span class="preprocessor">__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;{</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group__CMSIS__ITM_ga7dd53e3bff24ac09d94e61cb595cb2d9.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;      (<a class="code" href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  {</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0);</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <a class="code" href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t) ch;</div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  }</div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;}</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160; </div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160; </div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gac3ee2c30a1ac4ed34c8a866a17decd53.html#gac3ee2c30a1ac4ed34c8a866a17decd53"> 1576</a></span>&#160;__STATIC_INLINE int32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gac3ee2c30a1ac4ed34c8a866a17decd53.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>) {</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160; </div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code" href="group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    ch = <a class="code" href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <a class="code" href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code" href="group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  }</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160; </div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;}</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160; </div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160; </div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gae61ce9ca5917735325cd93b0fb21dd29.html#gae61ce9ca5917735325cd93b0fb21dd29"> 1595</a></span>&#160;__STATIC_INLINE int32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gae61ce9ca5917735325cd93b0fb21dd29.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>) {</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160; </div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code" href="group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  }</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;}</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160; </div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160; </div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160; </div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;}</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gab49c2cb6b5fe082746a444e07548c198_html_gab49c2cb6b5fe082746a444e07548c198"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gab49c2cb6b5fe082746a444e07548c198.html#gab49c2cb6b5fe082746a444e07548c198">TPI_Type::ITCTRL</a></div><div class="ttdeci">__IO uint32_t ITCTRL</div><div class="ttdef"><b>Definition:</b> core_cm3.h:890</div></div>
<div class="ttc" id="agroup__CMSIS__SCB_gaae1181119559a5bd36e62afa373fa720_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group__CMSIS__SCB_gaae1181119559a5bd36e62afa373fa720.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:411</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga3ecf446519da33e1690deffbf5be505f_html_ga3ecf446519da33e1690deffbf5be505f"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga3ecf446519da33e1690deffbf5be505f.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:540</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga3345a33476ee58e165447a3212e6d747_html_ga3345a33476ee58e165447a3212e6d747"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga3345a33476ee58e165447a3212e6d747.html#ga3345a33476ee58e165447a3212e6d747">DWT_Type::FUNCTION1</a></div><div class="ttdeci">__IO uint32_t FUNCTION1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:742</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gae61ce9ca5917735325cd93b0fb21dd29_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gae61ce9ca5917735325cd93b0fb21dd29.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1595</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga16d12c5b1e12f764fa3ec4a51c5f0f35_html_ga16d12c5b1e12f764fa3ec4a51c5f0f35"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga16d12c5b1e12f764fa3ec4a51c5f0f35.html#ga16d12c5b1e12f764fa3ec4a51c5f0f35">TPI_Type::DEVTYPE</a></div><div class="ttdeci">__I uint32_t DEVTYPE</div><div class="ttdef"><b>Definition:</b> core_cm3.h:896</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaf460b56ce524a8e3534173f0aee78e85_html_gaf460b56ce524a8e3534173f0aee78e85"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaf460b56ce524a8e3534173f0aee78e85.html#gaf460b56ce524a8e3534173f0aee78e85">SCB_Type::CPACR</a></div><div class="ttdeci">__IO uint32_t CPACR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:335</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga77cfbb35a9d8027e392034321bed6904_html_ga77cfbb35a9d8027e392034321bed6904"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga77cfbb35a9d8027e392034321bed6904.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="ttdoc">Set Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1276</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gac3ee2c30a1ac4ed34c8a866a17decd53_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gac3ee2c30a1ac4ed34c8a866a17decd53.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1576</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_gae4e8f0238527c69f522029b93c8e5b78_html_gae4e8f0238527c69f522029b93c8e5b78"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_gae4e8f0238527c69f522029b93c8e5b78.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="ttdoc">System Tick Configuration.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:641</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga58f169e1aa40a9b8afb6296677c3bb45_html_ga58f169e1aa40a9b8afb6296677c3bb45"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga58f169e1aa40a9b8afb6296677c3bb45.html#ga58f169e1aa40a9b8afb6296677c3bb45">ITM_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:638</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga8927aedbe9fd6bdae8983088efc83332_html_ga8927aedbe9fd6bdae8983088efc83332"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga8927aedbe9fd6bdae8983088efc83332.html#ga8927aedbe9fd6bdae8983088efc83332">DWT_Type::COMP2</a></div><div class="ttdeci">__IO uint32_t COMP2</div><div class="ttdef"><b>Definition:</b> core_cm3.h:744</div></div>
<div class="ttc" id="agroup__LPC122x_ga7e1129cd8a196f4284d41db3e82ad5c8_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__LPC122x_ga7e1129cd8a196f4284d41db3e82ad5c8.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> LPC11Uxx.h:51</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaa4b603c71768dbda553da571eccba1fe_html_gaa4b603c71768dbda553da571eccba1fe"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaa4b603c71768dbda553da571eccba1fe.html#gaa4b603c71768dbda553da571eccba1fe">TPI_Type::TRIGGER</a></div><div class="ttdeci">__I uint32_t TRIGGER</div><div class="ttdef"><b>Definition:</b> core_cm3.h:884</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga5cdd51dbe3ebb7041880714430edd52d_html_ga5cdd51dbe3ebb7041880714430edd52d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga5cdd51dbe3ebb7041880714430edd52d.html#ga5cdd51dbe3ebb7041880714430edd52d">CoreDebug_Type::DEMCR</a></div><div class="ttdeci">__IO uint32_t DEMCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1122</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga54eec0ef53367e80fbe37d9dee6f6b0d_html_ga54eec0ef53367e80fbe37d9dee6f6b0d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga54eec0ef53367e80fbe37d9dee6f6b0d.html#ga54eec0ef53367e80fbe37d9dee6f6b0d">APSR_Type::@3928::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_cm3.h:207</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gad7d61d9525fa9162579c3da0b87bff8d_html_gad7d61d9525fa9162579c3da0b87bff8d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gad7d61d9525fa9162579c3da0b87bff8d.html#gad7d61d9525fa9162579c3da0b87bff8d">SCB_Type::DFSR</a></div><div class="ttdeci">__IO uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:325</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1544</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga37964d64a58551b69ce4c8097210d37d_html_ga37964d64a58551b69ce4c8097210d37d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga37964d64a58551b69ce4c8097210d37d.html#ga37964d64a58551b69ce4c8097210d37d">DWT_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> core_cm3.h:728</div></div>
<div class="ttc" id="afirmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm3.h:165</div></div>
<div class="ttc" id="agroup__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1230</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga413f3bb0a15222e5f38fca4baeef14f6_html_ga413f3bb0a15222e5f38fca4baeef14f6"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga413f3bb0a15222e5f38fca4baeef14f6.html#ga413f3bb0a15222e5f38fca4baeef14f6">ITM_Type::CID0</a></div><div class="ttdeci">__I uint32_t CID0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:655</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga377b78fe804f327e6f8b3d0f37e7bfef_html_ga377b78fe804f327e6f8b3d0f37e7bfef"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga377b78fe804f327e6f8b3d0f37e7bfef.html#ga377b78fe804f327e6f8b3d0f37e7bfef">TPI_Type::FSCR</a></div><div class="ttdeci">__I uint32_t FSCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:882</div></div>
<div class="ttc" id="aunionxPSR__Type_html"><div class="ttname"><a href="unionxPSR__Type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:217</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga8ecdc8f0d917dac86b0373532a1c0e2e_html_ga8ecdc8f0d917dac86b0373532a1c0e2e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga8ecdc8f0d917dac86b0373532a1c0e2e.html#ga8ecdc8f0d917dac86b0373532a1c0e2e">DWT_Type::MASK2</a></div><div class="ttdeci">__IO uint32_t MASK2</div><div class="ttdef"><b>Definition:</b> core_cm3.h:745</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaeba92e6c7fd3de4ba06bfd94f47f5b35_html_gaeba92e6c7fd3de4ba06bfd94f47f5b35"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaeba92e6c7fd3de4ba06bfd94f47f5b35.html#gaeba92e6c7fd3de4ba06bfd94f47f5b35">DWT_Type::LSUCNT</a></div><div class="ttdeci">__IO uint32_t LSUCNT</div><div class="ttdef"><b>Definition:</b> core_cm3.h:733</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga5f7d524b71f49e444ff0d1d52b3c3565_html_ga5f7d524b71f49e444ff0d1d52b3c3565"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga5f7d524b71f49e444ff0d1d52b3c3565.html#ga5f7d524b71f49e444ff0d1d52b3c3565">ITM_Type::CID1</a></div><div class="ttdeci">__I uint32_t CID1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:656</div></div>
<div class="ttc" id="agroup__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> LPC11xx.h:52</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga88cca2ab8eb1b5b507817656ceed89fc_html_ga88cca2ab8eb1b5b507817656ceed89fc"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga88cca2ab8eb1b5b507817656ceed89fc.html#ga88cca2ab8eb1b5b507817656ceed89fc">DWT_Type::CPICNT</a></div><div class="ttdeci">__IO uint32_t CPICNT</div><div class="ttdef"><b>Definition:</b> core_cm3.h:730</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaab7c84712cc49b94c44ef7636a836acf_html_gaab7c84712cc49b94c44ef7636a836acf"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaab7c84712cc49b94c44ef7636a836acf.html#gaab7c84712cc49b94c44ef7636a836acf">xPSR_Type::@3930::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:238</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_gadb94ac5d892b376e4f3555ae0418ebac_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_gadb94ac5d892b376e4f3555ae0418ebac.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1432</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gae139d2e588bb382573ffcce3625a88cd_html_gae139d2e588bb382573ffcce3625a88cd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gae139d2e588bb382573ffcce3625a88cd.html#gae139d2e588bb382573ffcce3625a88cd">ITM_Type::PID2</a></div><div class="ttdeci">__I uint32_t PID2</div><div class="ttdef"><b>Definition:</b> core_cm3.h:653</div></div>
<div class="ttc" id="aunionAPSR__Type_html"><div class="ttname"><a href="unionAPSR__Type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:181</div></div>
<div class="ttc" id="agroup__CMSIS__SCB_gaca155deccdeca0f2c76b8100d24196c8_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group__CMSIS__SCB_gaca155deccdeca0f2c76b8100d24196c8.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> core_cm3.h:407</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga1143dec48d60a3d6f238c4798a87759c_html_ga1143dec48d60a3d6f238c4798a87759c"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga1143dec48d60a3d6f238c4798a87759c.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:603</div></div>
<div class="ttc" id="astructITM__Type_html"><div class="ttname"><a href="structITM__Type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> core_cm3.h:626</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gab69ade751350a7758affdfe396517535_html_gab69ade751350a7758affdfe396517535"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gab69ade751350a7758affdfe396517535.html#gab69ade751350a7758affdfe396517535">ITM_Type::PID0</a></div><div class="ttdeci">__I uint32_t PID0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:651</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga91a040e1b162e1128ac1e852b4a0e589_html_ga91a040e1b162e1128ac1e852b4a0e589"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga91a040e1b162e1128ac1e852b4a0e589.html#ga91a040e1b162e1128ac1e852b4a0e589">ITM_Type::TER</a></div><div class="ttdeci">__IO uint32_t TER</div><div class="ttdef"><b>Definition:</b> core_cm3.h:634</div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_ga16c9fee0ed0235524bdeb38af328fd1f_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group__CMSIS__SysTick_ga16c9fee0ed0235524bdeb38af328fd1f.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:594</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga4f23ef94633f75d3c97670a53949003c_html_ga4f23ef94633f75d3c97670a53949003c"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga4f23ef94633f75d3c97670a53949003c.html#ga4f23ef94633f75d3c97670a53949003c">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1460</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gac197157f77ceb6e48f8845d4630498ee_html_gac197157f77ceb6e48f8845d4630498ee"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gac197157f77ceb6e48f8845d4630498ee.html#gac197157f77ceb6e48f8845d4630498ee">IPSR_Type::@3929::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:223</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaeb77053c84f49c261ab5b8374e8958ef_html_gaeb77053c84f49c261ab5b8374e8958ef"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaeb77053c84f49c261ab5b8374e8958ef.html#gaeb77053c84f49c261ab5b8374e8958ef">SCB_Type::AFSR</a></div><div class="ttdeci">__IO uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:328</div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_ga95bb984266ca764024836a870238a027_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group__CMSIS__SysTick_ga95bb984266ca764024836a870238a027.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:591</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga394f7ce2ca826c0da26284d17ac6524d_html_ga394f7ce2ca826c0da26284d17ac6524d"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga394f7ce2ca826c0da26284d17ac6524d.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1296</div></div>
<div class="ttc" id="agroup__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1232</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga31f79afe86c949c9862e7d5fce077c3a_html_ga31f79afe86c949c9862e7d5fce077c3a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga31f79afe86c949c9862e7d5fce077c3a.html#ga31f79afe86c949c9862e7d5fce077c3a">SCB_Type::BFAR</a></div><div class="ttdeci">__IO uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:327</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga332e10ef9605dc6eb10b9e14511930f8_html_ga332e10ef9605dc6eb10b9e14511930f8"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga332e10ef9605dc6eb10b9e14511930f8.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:552</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga8afd5a4bf994011748bc012fa442c74d_html_ga8afd5a4bf994011748bc012fa442c74d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga8afd5a4bf994011748bc012fa442c74d.html#ga8afd5a4bf994011748bc012fa442c74d">DWT_Type::SLEEPCNT</a></div><div class="ttdeci">__IO uint32_t SLEEPCNT</div><div class="ttdef"><b>Definition:</b> core_cm3.h:732</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga0b0d7f3131da89c659a2580249432749_html_ga0b0d7f3131da89c659a2580249432749"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga0b0d7f3131da89c659a2580249432749.html#ga0b0d7f3131da89c659a2580249432749">NVIC_Type::STIR</a></div><div class="ttdeci">__O uint32_t STIR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:295</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga2f94bf549b16fdeb172352e22309e3c4_html_ga2f94bf549b16fdeb172352e22309e3c4"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga2f94bf549b16fdeb172352e22309e3c4.html#ga2f94bf549b16fdeb172352e22309e3c4">SCB_Type::CFSR</a></div><div class="ttdeci">__IO uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:323</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga02d46ff5851e615957b4c1bdf6761ac7_html_ga02d46ff5851e615957b4c1bdf6761ac7"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga02d46ff5851e615957b4c1bdf6761ac7.html#ga02d46ff5851e615957b4c1bdf6761ac7">APSR_Type::@3928::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_cm3.h:211</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga5bb1c17fc754180cc197b874d3d8673f_html_ga5bb1c17fc754180cc197b874d3d8673f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga5bb1c17fc754180cc197b874d3d8673f.html#ga5bb1c17fc754180cc197b874d3d8673f">DWT_Type::MASK0</a></div><div class="ttdeci">__IO uint32_t MASK0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:737</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga3349f2e3580d7ce22d6530b7294e5921_html_ga3349f2e3580d7ce22d6530b7294e5921"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga3349f2e3580d7ce22d6530b7294e5921.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable External Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:500</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gad75832a669eb121f6fce3c28d36b7fab_html_gad75832a669eb121f6fce3c28d36b7fab"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gad75832a669eb121f6fce3c28d36b7fab.html#gad75832a669eb121f6fce3c28d36b7fab">TPI_Type::ACPR</a></div><div class="ttdeci">__IO uint32_t ACPR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:876</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga0e7aa199619cc7ac6baddff9600aa52e_html_ga0e7aa199619cc7ac6baddff9600aa52e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga0e7aa199619cc7ac6baddff9600aa52e.html#ga0e7aa199619cc7ac6baddff9600aa52e">ITM_Type::CID3</a></div><div class="ttdeci">__I uint32_t CID3</div><div class="ttdef"><b>Definition:</b> core_cm3.h:658</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaaa0515b1f6dd5e7d90b61ef67d8de77b_html_gaaa0515b1f6dd5e7d90b61ef67d8de77b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaaa0515b1f6dd5e7d90b61ef67d8de77b.html#gaaa0515b1f6dd5e7d90b61ef67d8de77b">ITM_Type::LSR</a></div><div class="ttdeci">__I uint32_t LSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:645</div></div>
<div class="ttc" id="astructSCB__Type_html"><div class="ttname"><a href="structSCB__Type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:291</div></div>
<div class="ttc" id="agroup__CMSIS__SCB_ga90c7cf0c490e7ae55f9503a7fda1dd22_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group__CMSIS__SCB_ga90c7cf0c490e7ae55f9503a7fda1dd22.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:399</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga158e9d784f6ee6398f4bdcb2e4ca0912_html_ga158e9d784f6ee6398f4bdcb2e4ca0912"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga158e9d784f6ee6398f4bdcb2e4ca0912.html#ga158e9d784f6ee6398f4bdcb2e4ca0912">TPI_Type::SSPSR</a></div><div class="ttdeci">__IO uint32_t SSPSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:873</div></div>
<div class="ttc" id="afirmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm3.h:167</div></div>
<div class="ttc" id="astructDWT__Type_html"><div class="ttname"><a href="structDWT__Type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> core_cm3.h:727</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaf006ee26c7e61c9a3712a80ac74a6cf3_html_gaf006ee26c7e61c9a3712a80ac74a6cf3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaf006ee26c7e61c9a3712a80ac74a6cf3.html#gaf006ee26c7e61c9a3712a80ac74a6cf3">ITM_Type::PID3</a></div><div class="ttdeci">__I uint32_t PID3</div><div class="ttdef"><b>Definition:</b> core_cm3.h:654</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga212a614a8d5f2595e5eb049e5143c739_html_ga212a614a8d5f2595e5eb049e5143c739"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga212a614a8d5f2595e5eb049e5143c739.html#ga212a614a8d5f2595e5eb049e5143c739">ITM_Type::IRR</a></div><div class="ttdeci">__I uint32_t IRR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:641</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga654623c0b26e9b34e2ce5a3c595a9ade_html_ga654623c0b26e9b34e2ce5a3c595a9ade"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga654623c0b26e9b34e2ce5a3c595a9ade.html#ga654623c0b26e9b34e2ce5a3c595a9ade">APSR_Type::@3928::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_cm3.h:208</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga7cf71ff4b30a8362690fddd520763904_html_ga7cf71ff4b30a8362690fddd520763904"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga7cf71ff4b30a8362690fddd520763904.html#ga7cf71ff4b30a8362690fddd520763904">DWT_Type::COMP0</a></div><div class="ttdeci">__IO uint32_t COMP0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:736</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaaedf846e435ed05c68784b40d3db2bf2_html_gaaedf846e435ed05c68784b40d3db2bf2"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaaedf846e435ed05c68784b40d3db2bf2.html#gaaedf846e435ed05c68784b40d3db2bf2">SCB_Type::ADR</a></div><div class="ttdeci">__I uint32_t ADR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:331</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga20ca7fad4d4009c242f20a7b4a44b7d0_html_ga20ca7fad4d4009c242f20a7b4a44b7d0"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga20ca7fad4d4009c242f20a7b4a44b7d0.html#ga20ca7fad4d4009c242f20a7b4a44b7d0">TPI_Type::ITATBCTR0</a></div><div class="ttdeci">__I uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:888</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga35f2315f870a574e3e6958face6584ab_html_ga35f2315f870a574e3e6958face6584ab"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga35f2315f870a574e3e6958face6584ab.html#ga35f2315f870a574e3e6958face6584ab">DWT_Type::FOLDCNT</a></div><div class="ttdeci">__IO uint32_t FOLDCNT</div><div class="ttdef"><b>Definition:</b> core_cm3.h:734</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga0faf96f964931cadfb71cfa54e051f6f_html_ga0faf96f964931cadfb71cfa54e051f6f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga0faf96f964931cadfb71cfa54e051f6f.html#ga0faf96f964931cadfb71cfa54e051f6f">SCB_Type::VTOR</a></div><div class="ttdeci">__IO uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:317</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gac0801a2328f3431e4706fed91c828f82_html_gac0801a2328f3431e4706fed91c828f82"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gac0801a2328f3431e4706fed91c828f82.html#gac0801a2328f3431e4706fed91c828f82">DWT_Type::EXCCNT</a></div><div class="ttdeci">__IO uint32_t EXCCNT</div><div class="ttdef"><b>Definition:</b> core_cm3.h:731</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gadee4ccce1429db8b5db3809c4539f876_html_gadee4ccce1429db8b5db3809c4539f876"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gadee4ccce1429db8b5db3809c4539f876.html#gadee4ccce1429db8b5db3809c4539f876">ITM_Type::CID2</a></div><div class="ttdeci">__I uint32_t CID2</div><div class="ttdef"><b>Definition:</b> core_cm3.h:657</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gad99a25f5d4c163d9005ca607c24f6a98_html_gad99a25f5d4c163d9005ca607c24f6a98"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gad99a25f5d4c163d9005ca607c24f6a98.html#gad99a25f5d4c163d9005ca607c24f6a98">SCnSCB_Type::ICTR</a></div><div class="ttdeci">__I uint32_t ICTR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:541</div></div>
<div class="ttc" id="agroup__CMSIS__SCB_gaaa27c0ba600bf82c3da08c748845b640_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group__CMSIS__SCB_gaaa27c0ba600bf82c3da08c748845b640.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm3.h:398</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaa723ef3d38237aa2465779b3cc73a94a_html_gaa723ef3d38237aa2465779b3cc73a94a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaa723ef3d38237aa2465779b3cc73a94a.html#gaa723ef3d38237aa2465779b3cc73a94a">TPI_Type::CSPSR</a></div><div class="ttdeci">__IO uint32_t CSPSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:874</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga8fa423a1da3fd43f4854aec819884ae4_html_ga8fa423a1da3fd43f4854aec819884ae4"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga8fa423a1da3fd43f4854aec819884ae4.html#ga8fa423a1da3fd43f4854aec819884ae4">APSR_Type::@3928::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_cm3.h:209</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga42bef70a8d4dfed93a7eead2d265cfbd_html_ga42bef70a8d4dfed93a7eead2d265cfbd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga42bef70a8d4dfed93a7eead2d265cfbd.html#ga42bef70a8d4dfed93a7eead2d265cfbd">xPSR_Type::@3930::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition:</b> core_cm3.h:245</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gacac659cda5981f075c4ba3022df390f6_html_gacac659cda5981f075c4ba3022df390f6"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gacac659cda5981f075c4ba3022df390f6.html#gacac659cda5981f075c4ba3022df390f6">xPSR_Type::@3930::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> core_cm3.h:244</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga71680298e85e96e57002f87e7ab78fd4_html_ga71680298e85e96e57002f87e7ab78fd4"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga71680298e85e96e57002f87e7ab78fd4.html#ga71680298e85e96e57002f87e7ab78fd4">DWT_Type::CYCCNT</a></div><div class="ttdeci">__IO uint32_t CYCCNT</div><div class="ttdef"><b>Definition:</b> core_cm3.h:729</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga031a2dacaf1d9fe847497397e47274cc_html_ga031a2dacaf1d9fe847497397e47274cc"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga031a2dacaf1d9fe847497397e47274cc.html#ga031a2dacaf1d9fe847497397e47274cc">CONTROL_Type::@3931::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> core_cm3.h:264</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gac1291d473c32f15f802c1776d03e2bbd_html_gac1291d473c32f15f802c1776d03e2bbd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gac1291d473c32f15f802c1776d03e2bbd.html#gac1291d473c32f15f802c1776d03e2bbd">CONTROL_Type::@3931::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> core_cm3.h:262</div></div>
<div class="ttc" id="acore__cmFunc_8h_html"><div class="ttname"><a href="core__cmFunc_8h.html">core_cmFunc.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Function Access Header File.</div></div>
<div class="ttc" id="aunionCONTROL__Type_html"><div class="ttname"><a href="unionCONTROL__Type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:243</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga97840d39a9c63331e3689b5fa69175e9_html_ga97840d39a9c63331e3689b5fa69175e9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga97840d39a9c63331e3689b5fa69175e9.html#ga97840d39a9c63331e3689b5fa69175e9">ITM_Type::LAR</a></div><div class="ttdeci">__O uint32_t LAR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:644</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga44627d86784a55792e61047fd2b555f8_html_ga44627d86784a55792e61047fd2b555f8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga44627d86784a55792e61047fd2b555f8.html#ga44627d86784a55792e61047fd2b555f8">IPSR_Type::@3929::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:224</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga586a5225467262b378c0f231ccc77f86_html_ga586a5225467262b378c0f231ccc77f86"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga586a5225467262b378c0f231ccc77f86.html#ga586a5225467262b378c0f231ccc77f86">SCB_Type::DFR</a></div><div class="ttdeci">__I uint32_t DFR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:330</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gac49b24b3f222508464f111772f2c44dd_html_gac49b24b3f222508464f111772f2c44dd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gac49b24b3f222508464f111772f2c44dd.html#gac49b24b3f222508464f111772f2c44dd">SCB_Type::MMFAR</a></div><div class="ttdeci">__IO uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:326</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga755c0ec919e7dbb5f7ff05c8b56a3383_html_ga755c0ec919e7dbb5f7ff05c8b56a3383"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga755c0ec919e7dbb5f7ff05c8b56a3383.html#ga755c0ec919e7dbb5f7ff05c8b56a3383">ITM_Type::PID6</a></div><div class="ttdeci">__I uint32_t PID6</div><div class="ttdef"><b>Definition:</b> core_cm3.h:649</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga3eb42d69922e340037692424a69da880_html_ga3eb42d69922e340037692424a69da880"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga3eb42d69922e340037692424a69da880.html#ga3eb42d69922e340037692424a69da880">TPI_Type::FFCR</a></div><div class="ttdeci">__IO uint32_t FFCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:881</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga4a5bb70a5ce3752bd628d5ce5658cb0c_html_ga4a5bb70a5ce3752bd628d5ce5658cb0c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga4a5bb70a5ce3752bd628d5ce5658cb0c.html#ga4a5bb70a5ce3752bd628d5ce5658cb0c">DWT_Type::COMP1</a></div><div class="ttdeci">__IO uint32_t COMP1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:740</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga1acfbea32c4a121461896ee3db352afe_html_ga1acfbea32c4a121461896ee3db352afe"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga1acfbea32c4a121461896ee3db352afe.html#ga1acfbea32c4a121461896ee3db352afe">ITM_Type::@3932::u8</a></div><div class="ttdeci">__O uint8_t u8</div><div class="ttdef"><b>Definition:</b> core_cm3.h:629</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaccfc7de00b0eaba0301e8f4553f70512_html_gaccfc7de00b0eaba0301e8f4553f70512"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaccfc7de00b0eaba0301e8f4553f70512.html#gaccfc7de00b0eaba0301e8f4553f70512">ITM_Type::PID4</a></div><div class="ttdeci">__I uint32_t PID4</div><div class="ttdef"><b>Definition:</b> core_cm3.h:647</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga8f843b755ae158e212b358c3f4cecaf4_html_ga8f843b755ae158e212b358c3f4cecaf4"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga8f843b755ae158e212b358c3f4cecaf4.html#ga8f843b755ae158e212b358c3f4cecaf4">ITM_Type::@3932::u16</a></div><div class="ttdeci">__O uint16_t u16</div><div class="ttdef"><b>Definition:</b> core_cm3.h:630</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga4c220dcd3ed012a4689a72677230a67f_html_ga4c220dcd3ed012a4689a72677230a67f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga4c220dcd3ed012a4689a72677230a67f.html#ga4c220dcd3ed012a4689a72677230a67f">xPSR_Type::@3930::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_cm3.h:248</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga7bed53391da4f66d8a2a236a839d4c3d_html_ga7bed53391da4f66d8a2a236a839d4c3d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga7bed53391da4f66d8a2a236a839d4c3d.html#ga7bed53391da4f66d8a2a236a839d4c3d">SCB_Type::HFSR</a></div><div class="ttdeci">__IO uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:324</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga48949d9dc8c9e1e162d3d7238e15a60e_html_ga48949d9dc8c9e1e162d3d7238e15a60e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga48949d9dc8c9e1e162d3d7238e15a60e.html#ga48949d9dc8c9e1e162d3d7238e15a60e">CONTROL_Type::@3931::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:265</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gacba1654190641a3617fcc558b5e3f87b_html_gacba1654190641a3617fcc558b5e3f87b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gacba1654190641a3617fcc558b5e3f87b.html#gacba1654190641a3617fcc558b5e3f87b">DWT_Type::FUNCTION2</a></div><div class="ttdeci">__IO uint32_t FUNCTION2</div><div class="ttdef"><b>Definition:</b> core_cm3.h:746</div></div>
<div class="ttc" id="astructCoreDebug__Type_html"><div class="ttname"><a href="structCoreDebug__Type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1118</div></div>
<div class="ttc" id="agroup__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1229</div></div>
<div class="ttc" id="agroup__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1231</div></div>
<div class="ttc" id="afirmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="firmware_2chibios_2os_2ports_2common_2ARMCMx_2CMSIS_2include_2core__cm3_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm3.h:168</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gae3f01137a8d28c905ddefe7333547fba_html_gae3f01137a8d28c905ddefe7333547fba"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gae3f01137a8d28c905ddefe7333547fba.html#gae3f01137a8d28c905ddefe7333547fba">DWT_Type::MASK3</a></div><div class="ttdeci">__IO uint32_t MASK3</div><div class="ttdef"><b>Definition:</b> core_cm3.h:749</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gab8f4bb076402b61f7be6308075a789c9_html_gab8f4bb076402b61f7be6308075a789c9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gab8f4bb076402b61f7be6308075a789c9.html#gab8f4bb076402b61f7be6308075a789c9">CoreDebug_Type::DCRDR</a></div><div class="ttdeci">__IO uint32_t DCRDR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1121</div></div>
<div class="ttc" id="agroup__CMSIS__ITM_ga7dd53e3bff24ac09d94e61cb595cb2d9_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group__CMSIS__ITM_ga7dd53e3bff24ac09d94e61cb595cb2d9.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:691</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga2701c47575fe8620213684f8eaccbb33_html_ga2701c47575fe8620213684f8eaccbb33"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga2701c47575fe8620213684f8eaccbb33.html#ga2701c47575fe8620213684f8eaccbb33">ITM_Type::@3932::u32</a></div><div class="ttdeci">__O uint32_t u32</div><div class="ttdef"><b>Definition:</b> core_cm3.h:631</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga260fba04ac8346855c57f091d4ee1e71_html_ga260fba04ac8346855c57f091d4ee1e71"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga260fba04ac8346855c57f091d4ee1e71.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable External Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:512</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga3eb655f2e45d7af358775025c1a50c8e_html_ga3eb655f2e45d7af358775025c1a50c8e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga3eb655f2e45d7af358775025c1a50c8e.html#ga3eb655f2e45d7af358775025c1a50c8e">TPI_Type::SPPR</a></div><div class="ttdeci">__IO uint32_t SPPR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:878</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gae91ff529e87d8e234343ed31bcdc4f10_html_gae91ff529e87d8e234343ed31bcdc4f10"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gae91ff529e87d8e234343ed31bcdc4f10.html#gae91ff529e87d8e234343ed31bcdc4f10">TPI_Type::FIFO0</a></div><div class="ttdeci">__I uint32_t FIFO0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:885</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga2e4d5a07fabd771fa942a171230a0a84_html_ga2e4d5a07fabd771fa942a171230a0a84"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga2e4d5a07fabd771fa942a171230a0a84.html#ga2e4d5a07fabd771fa942a171230a0a84">TPI_Type::CLAIMSET</a></div><div class="ttdeci">__IO uint32_t CLAIMSET</div><div class="ttdef"><b>Definition:</b> core_cm3.h:892</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga80bd242fc05ca80f9db681ce4d82e890_html_ga80bd242fc05ca80f9db681ce4d82e890"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga80bd242fc05ca80f9db681ce4d82e890.html#ga80bd242fc05ca80f9db681ce4d82e890">DWT_Type::FUNCTION3</a></div><div class="ttdeci">__IO uint32_t FUNCTION3</div><div class="ttdef"><b>Definition:</b> core_cm3.h:750</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaa31ca6bb4b749201321b23d0dbbe0704_html_gaa31ca6bb4b749201321b23d0dbbe0704"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaa31ca6bb4b749201321b23d0dbbe0704.html#gaa31ca6bb4b749201321b23d0dbbe0704">ITM_Type::PID7</a></div><div class="ttdeci">__I uint32_t PID7</div><div class="ttdef"><b>Definition:</b> core_cm3.h:650</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga3df15697eec279dbbb4b4e9d9ae8b62f_html_ga3df15697eec279dbbb4b4e9d9ae8b62f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga3df15697eec279dbbb4b4e9d9ae8b62f.html#ga3df15697eec279dbbb4b4e9d9ae8b62f">DWT_Type::COMP3</a></div><div class="ttdeci">__IO uint32_t COMP3</div><div class="ttdef"><b>Definition:</b> core_cm3.h:748</div></div>
<div class="ttc" id="astructTPI__Type_html"><div class="ttname"><a href="structTPI__Type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> core_cm3.h:872</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gafefa84bce7497652353a1b76d405d983_html_gafefa84bce7497652353a1b76d405d983"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gafefa84bce7497652353a1b76d405d983.html#gafefa84bce7497652353a1b76d405d983">CoreDebug_Type::DCRSR</a></div><div class="ttdeci">__O uint32_t DCRSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1120</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga5fbd9947d110cc168941f6acadc4a729_html_ga5fbd9947d110cc168941f6acadc4a729"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga5fbd9947d110cc168941f6acadc4a729.html#ga5fbd9947d110cc168941f6acadc4a729">DWT_Type::FUNCTION0</a></div><div class="ttdeci">__IO uint32_t FUNCTION0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:738</div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_gaa41d06039797423a46596bd313d57373_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group__CMSIS__SysTick_gaa41d06039797423a46596bd313d57373.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:588</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga25c14c022c73a725a1736e903431095d_html_ga25c14c022c73a725a1736e903431095d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga25c14c022c73a725a1736e903431095d.html#ga25c14c022c73a725a1736e903431095d">CoreDebug_Type::DHCSR</a></div><div class="ttdeci">__IO uint32_t DHCSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1119</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga30e87ec6f93ecc9fe4f135ca8b068990_html_ga30e87ec6f93ecc9fe4f135ca8b068990"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga30e87ec6f93ecc9fe4f135ca8b068990.html#ga30e87ec6f93ecc9fe4f135ca8b068990">ITM_Type::PID1</a></div><div class="ttdeci">__I uint32_t PID1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:652</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga0757e966cd2ec65273bdb6d8ac8803a8_html_ga0757e966cd2ec65273bdb6d8ac8803a8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga0757e966cd2ec65273bdb6d8ac8803a8.html#ga0757e966cd2ec65273bdb6d8ac8803a8">xPSR_Type::@3930::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_cm3.h:246</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga412abe31352bd36f40f3a2675abbde40_html_ga412abe31352bd36f40f3a2675abbde40"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga412abe31352bd36f40f3a2675abbde40.html#ga412abe31352bd36f40f3a2675abbde40">xPSR_Type::@3930::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_cm3.h:247</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga6ed07a586153ef0a5055da5553a4b890_html_ga6ed07a586153ef0a5055da5553a4b890"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga6ed07a586153ef0a5055da5553a4b890.html#ga6ed07a586153ef0a5055da5553a4b890">xPSR_Type::@3930::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:236</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga9353055ceb7024e07d59248e54502cb9_html_ga9353055ceb7024e07d59248e54502cb9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga9353055ceb7024e07d59248e54502cb9.html#ga9353055ceb7024e07d59248e54502cb9">ITM_Type::PID5</a></div><div class="ttdeci">__I uint32_t PID5</div><div class="ttdef"><b>Definition:</b> core_cm3.h:648</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga1196cec30a4f7603aab5ea3cff1f91e3_html_ga1196cec30a4f7603aab5ea3cff1f91e3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga1196cec30a4f7603aab5ea3cff1f91e3.html#ga1196cec30a4f7603aab5ea3cff1f91e3">APSR_Type::@3928::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_cm3.h:210</div></div>
<div class="ttc" id="agroup__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> LPC11Uxx.h:95</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaebaa9b8dd27f8017dd4f92ecf32bac8e_html_gaebaa9b8dd27f8017dd4f92ecf32bac8e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaebaa9b8dd27f8017dd4f92ecf32bac8e.html#gaebaa9b8dd27f8017dd4f92ecf32bac8e">TPI_Type::FIFO1</a></div><div class="ttdeci">__I uint32_t FIFO1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:889</div></div>
<div class="ttc" id="astructNVIC__Type_html"><div class="ttname"><a href="structNVIC__Type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:266</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga176d991adb4c022bd5b982a9f8fa6a1d_html_ga176d991adb4c022bd5b982a9f8fa6a1d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga176d991adb4c022bd5b982a9f8fa6a1d.html#ga176d991adb4c022bd5b982a9f8fa6a1d">TPI_Type::ITATBCTR2</a></div><div class="ttdeci">__I uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition:</b> core_cm3.h:886</div></div>
<div class="ttc" id="agroup__CMSIS__SCB_ga8be60fff03f48d0d345868060dc6dae7_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group__CMSIS__SCB_ga8be60fff03f48d0d345868060dc6dae7.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:408</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga4b2e0d680cf7e26728ca8966363a938d_html_ga4b2e0d680cf7e26728ca8966363a938d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga4b2e0d680cf7e26728ca8966363a938d.html#ga4b2e0d680cf7e26728ca8966363a938d">TPI_Type::DEVID</a></div><div class="ttdeci">__I uint32_t DEVID</div><div class="ttdef"><b>Definition:</b> core_cm3.h:895</div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_ga265912a7962f0e1abd170336e579b1b1_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group__CMSIS__SysTick_ga265912a7962f0e1abd170336e579b1b1.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:598</div></div>
<div class="ttc" id="acore__cmInstr_8h_html"><div class="ttname"><a href="core__cmInstr_8h.html">core_cmInstr.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Instruction Access Header File.</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga93b480aac6da620bbb611212186d47fa_html_ga93b480aac6da620bbb611212186d47fa"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga93b480aac6da620bbb611212186d47fa.html#ga93b480aac6da620bbb611212186d47fa">ITM_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:636</div></div>
<div class="ttc" id="astructSCnSCB__Type_html"><div class="ttname"><a href="structSCnSCB__Type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:539</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gafd0e0c051acd3f6187794a4e8dc7e7ea_html_gafd0e0c051acd3f6187794a4e8dc7e7ea"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gafd0e0c051acd3f6187794a4e8dc7e7ea.html#gafd0e0c051acd3f6187794a4e8dc7e7ea">ITM_Type::IWR</a></div><div class="ttdeci">__O uint32_t IWR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:640</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a_html_gab2e87d8bb0e3ce9b8e0e4a6a6695228a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a.html#gab2e87d8bb0e3ce9b8e0e4a6a6695228a">ITM_Type::IMCR</a></div><div class="ttdeci">__IO uint32_t IMCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:642</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga1cbaf8e6abd4aa4885828e7f24fcfeb4_html_ga1cbaf8e6abd4aa4885828e7f24fcfeb4"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga1cbaf8e6abd4aa4885828e7f24fcfeb4.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:589</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga2305cbd44aaad792e3a4e538bdaf14f9_html_ga2305cbd44aaad792e3a4e538bdaf14f9"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga2305cbd44aaad792e3a4e538bdaf14f9.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:567</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga86dd99ad26d39b85f49e0267550d270a_html_ga86dd99ad26d39b85f49e0267550d270a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga86dd99ad26d39b85f49e0267550d270a.html#ga86dd99ad26d39b85f49e0267550d270a">APSR_Type::@3928::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:201</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gae67849b2c1016fe6ef9095827d16cddd_html_gae67849b2c1016fe6ef9095827d16cddd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gae67849b2c1016fe6ef9095827d16cddd.html#gae67849b2c1016fe6ef9095827d16cddd">TPI_Type::FFSR</a></div><div class="ttdeci">__I uint32_t FFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:880</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaf389f372c54c070dedf6d180377e1e45_html_gaf389f372c54c070dedf6d180377e1e45"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaf389f372c54c070dedf6d180377e1e45.html#gaf389f372c54c070dedf6d180377e1e45">xPSR_Type::@3930::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_cm3.h:250</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gac7008344e7d8381d5d731498ad535cf3_html_gac7008344e7d8381d5d731498ad535cf3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gac7008344e7d8381d5d731498ad535cf3.html#gac7008344e7d8381d5d731498ad535cf3">xPSR_Type::@3930::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_cm3.h:249</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gabc5ae11d98da0ad5531a5e979a3c2ab5_html_gabc5ae11d98da0ad5531a5e979a3c2ab5"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gabc5ae11d98da0ad5531a5e979a3c2ab5.html#gabc5ae11d98da0ad5531a5e979a3c2ab5">DWT_Type::PCSR</a></div><div class="ttdeci">__I uint32_t PCSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:735</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga44efa6045512c8d4da64b0623f7a43ad_html_ga44efa6045512c8d4da64b0623f7a43ad"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga44efa6045512c8d4da64b0623f7a43ad.html#ga44efa6045512c8d4da64b0623f7a43ad">TPI_Type::CLAIMCLR</a></div><div class="ttdeci">__IO uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:893</div></div>
<div class="ttc" id="astructSysTick__Type_html"><div class="ttname"><a href="structSysTick__Type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:396</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga47a0f52794068d076c9147aa3cb8d8a6_html_ga47a0f52794068d076c9147aa3cb8d8a6"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga47a0f52794068d076c9147aa3cb8d8a6.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1375</div></div>
<div class="ttc" id="aunionIPSR__Type_html"><div class="ttname"><a href="unionIPSR__Type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:204</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga0c684438a24f8c927e6e01c0e0a605ef_html_ga0c684438a24f8c927e6e01c0e0a605ef"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga0c684438a24f8c927e6e01c0e0a605ef.html#ga0c684438a24f8c927e6e01c0e0a605ef">DWT_Type::MASK1</a></div><div class="ttdeci">__IO uint32_t MASK1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:741</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_gafec8042db64c0f8ed432b6c8386a05d8_html_gafec8042db64c0f8ed432b6c8386a05d8"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_gafec8042db64c0f8ed432b6c8386a05d8.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:528</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga87e6f0e9ff2648fd526b8518a255abfd_html_ga87e6f0e9ff2648fd526b8518a255abfd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga87e6f0e9ff2648fd526b8518a255abfd.html#ga87e6f0e9ff2648fd526b8518a255abfd">CONTROL_Type::@3931::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> core_cm3.h:263</div></div>
<div class="ttc" id="agroup__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdef"><b>Definition:</b> LPC11Uxx.h:43</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
