Circuit: * J:\thesis\simulations\programmer_test.asc

Limiting rise time of source v4 to 5e-007
Limiting fall time of source v4 to 5e-007
V3: Removing PWL point (5.04e-006,-4)
V3: Removing PWL point (9.08e-006,-5)
V3: Removing PWL point (1.11e-005,-3)
V3: Removing PWL point (1.312e-005,-4)
V3: Removing PWL point (1.414e-005,-5)
WARNING: Node M is floating.

WARNING: Less than two connections to node N007.  This node is used by V1.
WARNING: Less than two connections to node N009.  This node is used by V2.
Direct Newton iteration for .op point succeeded.
Ignoring empty pin current: Ix(u2:1)
Ignoring empty pin current: Ix(u2:2)
Ignoring empty pin current: Ix(u2:1)
Ignoring empty pin current: Ix(u2:2)

Date: Sat Sep 05 14:40:26 2015
Total elapsed time: 0.324 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 4062
traniter = 4058
tranpoints = 2007
accept = 1833
rejected = 174
matrix size = 16
fillins = 1
solver = Normal
Matrix Compiler1: 412 bytes object code size  0.5/0.2/[0.1]
Matrix Compiler2: 886 bytes object code size  0.3/0.5/[0.2]


