Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  9 14:04:11 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OV7670_VGA_Display_control_sets_placed.rpt
| Design       : OV7670_VGA_Display
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              44 |           19 |
| No           | Yes                   | No                     |              17 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             110 |           37 |
| Yes          | Yes                   | No                     |             161 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |                              Enable Signal                              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+-------------------------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  U_clk_wiz_1/inst/clk_25Mhz          |                                                                         |                                          |                1 |              2 |         2.00 |
|  U_clk_wiz_1/inst/clk_100Mhz         | U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0                        | reset_IBUF                               |                1 |              2 |         2.00 |
|  U_clk_wiz_1/inst/clk_100Mhz         | U_OV7670_Master/U_SCCB_controlUnit/r_scl                                | reset_IBUF                               |                1 |              2 |         2.00 |
|  U_clk_wiz_1/inst/clk_25Mhz          |                                                                         | U_VGA_Controller/U_Pixel_Counter/reset   |                4 |              4 |         1.00 |
|  U_clk_wiz_1/inst/clk_100Mhz         | U_OV7670_Master/U_SCCB_controlUnit/bitCount[3]_i_1_n_0                  | reset_IBUF                               |                3 |              4 |         1.33 |
|  U_clk_wiz_1/inst/clk_100Mhz         |                                                                         |                                          |                3 |              6 |         2.00 |
|  U_clk_wiz_1/inst/clk_100Mhz         | U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_1_n_0      | reset_IBUF                               |                1 |              6 |         6.00 |
|  U_clk_wiz_1/inst/clk_100Mhz         | U_OV7670_Master/U_SCCB_controlUnit/dataBit[5]_i_1_n_0                   | reset_IBUF                               |                3 |              6 |         2.00 |
|  ov7670_pclk_IBUF_BUFG               |                                                                         | reset_IBUF                               |                6 |              7 |         1.17 |
|  ov7670_pclk_IBUF_BUFG               | U_OV7670_MemController/byte0                                            | reset_IBUF                               |                2 |              7 |         3.50 |
|  U_clk_wiz_1/inst/clk_100Mhz         | U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0                    | reset_IBUF                               |                4 |              7 |         1.75 |
|  ov7670_pclk_IBUF_BUFG               | U_OV7670_MemController/v_counter[7]_i_1_n_0                             | reset_IBUF                               |                2 |              8 |         4.00 |
|  U_btn_debounce/counter_reg_reg[0]_0 |                                                                         | reset_IBUF                               |                1 |              8 |         8.00 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0_i_1__0_n_0   |                                          |                2 |              8 |         4.00 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0_i_1_n_0      |                                          |                2 |              8 |         4.00 |
|  U_clk_wiz_1/inst/clk_100Mhz         |                                                                         | U_OV7670_Master/U_SCCB_controlUnit/SR[0] |                4 |              9 |         2.25 |
|  ov7670_pclk_IBUF_BUFG               | U_OV7670_MemController/h_counter[9]_i_1_n_0                             | reset_IBUF                               |                3 |             10 |         3.33 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_1_n_0                   | reset_IBUF                               |                4 |             10 |         2.50 |
|  U_clk_wiz_1/inst/clk_25Mhz          |                                                                         | reset_IBUF                               |                8 |             15 |         1.88 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0_i_1__0_n_0   |                                          |                4 |             16 |         4.00 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0_i_1__0_n_0 |                                          |                4 |             16 |         4.00 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_255_0_0_i_1_n_0      |                                          |                4 |             16 |         4.00 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_256_511_0_0_i_1_n_0    |                                          |                4 |             16 |         4.00 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_3                     | reset_IBUF                               |                5 |             18 |         3.60 |
|  U_clk_wiz_1/inst/clk_100Mhz         |                                                                         | reset_IBUF                               |                6 |             18 |         3.00 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_sobel_filter_top/U_sobel_filter2/gx                                   | reset_IBUF                               |                7 |             25 |         3.57 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_sobel_filter_top/U_sobel_filter1/gx                                   | reset_IBUF                               |                7 |             25 |         3.57 |
|  ov7670_pclk_IBUF_BUFG               | U_OV7670_MemController/we_i_1_n_0                                       | reset_IBUF                               |               21 |             57 |         2.71 |
|  U_clk_wiz_1/inst/clk_25Mhz          | U_VGA_Controller/U_Pixel_Counter/DI[0]                                  | reset_IBUF                               |               35 |             84 |         2.40 |
+--------------------------------------+-------------------------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+


