Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Fri Aug 23 15:19:13 2019
| Host             : rtrkos034 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.254  |
| Dynamic (W)              | 0.149  |
| Device Static (W)        | 0.105  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 82.1   |
| Junction Temperature (C) | 27.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        8 |       --- |             --- |
| Slice Logic    |     0.002 |     2940 |       --- |             --- |
|   LUT as Logic |     0.002 |      953 |     17600 |            5.41 |
|   CARRY4       |    <0.001 |      107 |      4400 |            2.43 |
|   Register     |    <0.001 |     1533 |     35200 |            4.36 |
|   F7/F8 Muxes  |    <0.001 |      132 |     17600 |            0.75 |
|   Others       |     0.000 |       98 |       --- |             --- |
| Signals        |     0.003 |     2296 |       --- |             --- |
| Block RAM      |    <0.001 |        2 |        60 |            3.33 |
| PLL            |     0.142 |        1 |         2 |           50.00 |
| DSPs           |    <0.001 |        2 |        80 |            2.50 |
| I/O            |    <0.001 |       15 |       100 |           15.00 |
| Static Power   |     0.105 |          |           |                 |
| Total          |     0.254 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.028 |       0.024 |      0.004 |
| Vccaux    |       1.800 |     0.081 |       0.070 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------+-----------------+
| Clock                           | Domain                                                  | Constraint (ns) |
+---------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            32.3 |
| clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            32.3 |
| clkfbout_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            40.0 |
| clkfbout_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            40.0 |
| sys_clk_pin                     | sys_clock                                               |             8.0 |
| sys_clock                       | sys_clock                                               |             8.0 |
+---------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------+-----------+
| Name                                                            | Power (W) |
+-----------------------------------------------------------------+-----------+
| design_1_wrapper                                                |     0.149 |
|   design_1_i                                                    |     0.149 |
|     DCT_2D_0                                                    |     0.005 |
|       inst                                                      |     0.005 |
|         mod_1                                                   |     0.002 |
|           a1                                                    |    <0.001 |
|           a2                                                    |    <0.001 |
|           a3_r13                                                |    <0.001 |
|           a4                                                    |    <0.001 |
|           a5                                                    |    <0.001 |
|           a6                                                    |    <0.001 |
|           fabric_RAM                                            |    <0.001 |
|           m                                                     |    <0.001 |
|           mo3                                                   |    <0.001 |
|           r10                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r11                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r12                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r14                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r16                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r17                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r18                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r19                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r20                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r21                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r22                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r3                                                    |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r4                                                    |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r5                                                    |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r6                                                    |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r7                                                    |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r9                                                    |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           s1                                                    |    <0.001 |
|           s2                                                    |    <0.001 |
|           s3                                                    |    <0.001 |
|           s4                                                    |    <0.001 |
|         mod_2                                                   |     0.002 |
|           a1                                                    |    <0.001 |
|           a2                                                    |    <0.001 |
|           a3_r13                                                |    <0.001 |
|           a4                                                    |    <0.001 |
|           a5                                                    |    <0.001 |
|           a6                                                    |    <0.001 |
|           fabric_RAM                                            |    <0.001 |
|           m                                                     |    <0.001 |
|           mo3                                                   |    <0.001 |
|           r10                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r11                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r12                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r14                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r16                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r17                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r18                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r19                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r20                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r21                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r22                                                   |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r3                                                    |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r4                                                    |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r5                                                    |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|           r6                                                    |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r7                                                    |    <0.001 |
|             (null)[0].del                                       |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           r9                                                    |    <0.001 |
|             (null)[1].del                                       |    <0.001 |
|           s1                                                    |    <0.001 |
|           s2                                                    |    <0.001 |
|           s3                                                    |    <0.001 |
|           s4                                                    |    <0.001 |
|     RLE_0                                                       |    <0.001 |
|       inst                                                      |    <0.001 |
|     blk_mem_gen_0                                               |    <0.001 |
|       U0                                                        |    <0.001 |
|         inst_blk_mem_gen                                        |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                  |    <0.001 |
|             valid.cstr                                          |    <0.001 |
|               ramloop[0].ram.r                                  |    <0.001 |
|                 prim_init.ram                                   |    <0.001 |
|     blk_mem_gen_1                                               |    <0.001 |
|       U0                                                        |    <0.001 |
|         inst_blk_mem_gen                                        |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                  |    <0.001 |
|             valid.cstr                                          |    <0.001 |
|               ramloop[0].ram.r                                  |    <0.001 |
|                 prim_init.ram                                   |    <0.001 |
|     blk_mem_gen_2                                               |    <0.001 |
|       U0                                                        |    <0.001 |
|         inst_blk_mem_gen                                        |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                  |    <0.001 |
|             valid.cstr                                          |    <0.001 |
|               ramloop[0].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|     clk_wiz_0                                                   |     0.142 |
|       inst                                                      |     0.142 |
|     controller_0                                                |    <0.001 |
|       inst                                                      |    <0.001 |
|     quant_0                                                     |    <0.001 |
|       inst                                                      |    <0.001 |
|         cbcr                                                    |    <0.001 |
|           U0                                                    |    <0.001 |
|             inst_blk_mem_gen                                    |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen              |    <0.001 |
|                 valid.cstr                                      |    <0.001 |
|                   ramloop[0].ram.r                              |    <0.001 |
|                     prim_init.ram                               |    <0.001 |
|         divider                                                 |    <0.001 |
|           U0                                                    |    <0.001 |
|             i_synth                                             |    <0.001 |
|               i_nonzero_fract.i_synth                           |    <0.001 |
|                 i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider |    <0.001 |
|                   i_sdivider.divider_blk                        |    <0.001 |
|                     div_loop[0].adder_gen.reg_req.adsu_mod      |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[10].adder_gen.reg_req.adsu_mod     |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[11].adder_gen.reg_req.adsu_mod     |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[12].adder_gen.reg_req.adsu_mod     |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[13].adder_gen.reg_req.adsu_mod     |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[1].adder_gen.reg_req.adsu_mod      |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[2].adder_gen.reg_req.adsu_mod      |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[3].adder_gen.reg_req.adsu_mod      |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[4].adder_gen.reg_req.adsu_mod      |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[5].adder_gen.reg_req.adsu_mod      |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[6].adder_gen.reg_req.adsu_mod      |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[7].adder_gen.reg_req.adsu_mod      |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[8].adder_gen.reg_req.adsu_mod      |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                     div_loop[9].adder_gen.reg_req.adsu_mod      |    <0.001 |
|                       add1                                      |    <0.001 |
|                         no_pipelining.the_addsub                |    <0.001 |
|                   sgned_input.cmp_dividend                      |    <0.001 |
|                     twos_comp                                   |    <0.001 |
|                   sgned_input.cmp_divisor                       |    <0.001 |
|                     twos_comp                                   |    <0.001 |
|                   sign_pipeline.i_unrolled.sign_pipe            |    <0.001 |
|     zig_zag_0                                                   |    <0.001 |
|       inst                                                      |    <0.001 |
+-----------------------------------------------------------------+-----------+


