#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Mar 24 10:02:38 2024
# Process ID: 201102
# Current directory: /home/connor/Documents/mips/mips-core/mips-core.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/vivado.jou
# Running On: ribbon, OS: Linux, CPU Frequency: 5700.000 MHz, CPU Physical cores: 24, Host memory: 67170 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/connor/Documents/mips/mips-core/mips-core.srcs/utils_1/imports/synth_1/add4.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/connor/Documents/mips/mips-core/mips-core.srcs/utils_1/imports/synth_1/add4.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 201127
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.715 ; gain = 403.715 ; free physical = 44173 ; free virtual = 51756
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:28]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/synth/design_1.v:14]
INFO: [Synth 8-6157] synthesizing module 'design_1_add4_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_add4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_add4_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_add4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_adder_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_adder_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adder_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_adder_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_adder_1_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_adder_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adder_1_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_adder_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_alu0_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_alu0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_alu0_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_alu0_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_7' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_7' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_5' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_5' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_6' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_6' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_12' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_12' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_12_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_cdb_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_cdb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cdb_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_cdb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_cm_sel_1_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_cm_sel_1_0/synth/design_1_cm_sel_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cm_sel_1_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_cm_sel_1_0/synth/design_1_cm_sel_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_8_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_8_0/synth/design_1_xlslice_8_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_8_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_8_0/synth/design_1_xlslice_8_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_stage_controller_2_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_stage_controller_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_stage_controller_2_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_stage_controller_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_data_mem_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_data_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_data_mem_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_data_mem_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_stage_controller_1_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_stage_controller_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_stage_controller_1_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_stage_controller_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_13' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_13' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_13_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_1' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_1' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_5_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_5_0/synth/design_1_xlslice_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized1' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized1' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_5_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_5_0/synth/design_1_xlslice_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_inputA_0_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputA_0_0/synth/design_1_inputA_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_inputA_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputA_0_0/synth/design_1_inputA_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_inputA_0_1' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputA_0_1/synth/design_1_inputA_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_inputA_0_1' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputA_0_1/synth/design_1_inputA_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_inputA_0_2' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputA_0_2/synth/design_1_inputA_0_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_inputA_0_2' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputA_0_2/synth/design_1_inputA_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_inputA_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputA_0/synth/design_1_inputA_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized2' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized2' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_inputA_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputA_0/synth/design_1_inputA_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_inputB_0_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputB_0_0/synth/design_1_inputB_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_inputB_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputB_0_0/synth/design_1_inputB_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_inputB_0_1' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputB_0_1/synth/design_1_inputB_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_inputB_0_1' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputB_0_1/synth/design_1_inputB_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_inputB_0_2' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputB_0_2/synth/design_1_inputB_0_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_inputB_0_2' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inputB_0_2/synth/design_1_inputB_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_inst_mem_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_inst_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_inst_mem_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_inst_mem_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_instr_translator_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_instr_translator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_instr_translator_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_instr_translator_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_stage_controller_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_stage_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_stage_controller_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_stage_controller_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ready_bits' of module 'design_1_stage_controller_0_0' is unconnected for instance 'is_stage_controller' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/synth/design_1.v:253]
WARNING: [Synth 8-7023] instance 'is_stage_controller' of module 'design_1_stage_controller_0_0' has 9 connections declared, but only 8 given [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/synth/design_1.v:253]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_2' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_2' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_11' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_11' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_10' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_10' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_8' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_8' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_9' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_9' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_9_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_div_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mult_div_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_div_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mult_div_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'h' of module 'design_1_mult_div_0_0' is unconnected for instance 'mult_div_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/synth/design_1.v:292]
WARNING: [Synth 8-7023] instance 'mult_div_0' of module 'design_1_mult_div_0_0' has 6 connections declared, but only 5 given [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/synth/design_1.v:292]
INFO: [Synth 8-6157] synthesizing module 'design_1_mux4_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mux4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux4_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mux4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mux4_0_1' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mux4_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux4_0_1' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mux4_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mux_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mux_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mux_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mux_1_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mux_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux_1_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mux_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mux_2_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mux_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux_2_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_mux_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg_file_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg_file_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg_file_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg_file_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reorder_buffer_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reorder_buffer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reorder_buffer_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reorder_buffer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rs_table_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_rs_table_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rs_table_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_rs_table_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_stage_controller_3_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_stage_controller_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_stage_controller_3_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_stage_controller_3_0_stub.v:6]
WARNING: [Synth 8-7071] port 'write_next_stage' of module 'design_1_stage_controller_3_0' is unconnected for instance 'rt_stage_controller' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/synth/design_1.v:398]
WARNING: [Synth 8-7023] instance 'rt_stage_controller' of module 'design_1_stage_controller_3_0' has 9 connections declared, but only 8 given [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/synth/design_1.v:398]
INFO: [Synth 8-6157] synthesizing module 'design_1_sign_extend_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_sign_extend_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sign_extend_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_sign_extend_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_sign_extend_1_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_sign_extend_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sign_extend_1_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_sign_extend_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_4' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_4' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_reg0_0_3' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg0_0_3' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_reg0_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_tags_and_ready_0_0' [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_tags_and_ready_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tags_and_ready_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/.Xil/Vivado-201102-ribbon/realtime/design_1_tags_and_ready_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized3' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized3' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_2_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_2_0/synth/design_1_xlslice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized4' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized4' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_2_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_2_0/synth/design_1_xlslice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_3_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_3_0/synth/design_1_xlslice_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized5' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized5' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_3_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_3_0/synth/design_1_xlslice_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_4_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_4_0/synth/design_1_xlslice_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized6' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized6' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_4_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_4_0/synth/design_1_xlslice_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_5_1' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_5_1/synth/design_1_xlslice_5_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_5_1' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_5_1/synth/design_1_xlslice_5_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_6_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_6_0/synth/design_1_xlslice_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized7' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized7' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_6_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_6_0/synth/design_1_xlslice_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_7_0' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_7_0/synth/design_1_xlslice_7_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized8' [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized8' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_7_0' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_xlslice_7_0/synth/design_1_xlslice_7_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/synth/design_1.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_3_xlslice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_3_xlslice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_3_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_3_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_3_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_3_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_3_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_3_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_3_xlslice__parameterized4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.652 ; gain = 481.652 ; free physical = 44074 ; free virtual = 51657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.496 ; gain = 496.496 ; free physical = 44072 ; free virtual = 51655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.496 ; gain = 496.496 ; free physical = 44072 ; free virtual = 51655
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2118.496 ; gain = 0.000 ; free physical = 44072 ; free virtual = 51655
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inst_mem_0_0/design_1_inst_mem_0_0/design_1_inst_mem_0_0_in_context.xdc] for cell 'design_1_i/inst_mem_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_inst_mem_0_0/design_1_inst_mem_0_0/design_1_inst_mem_0_0_in_context.xdc] for cell 'design_1_i/inst_mem_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg_file_0_0/design_1_reg_file_0_0/design_1_reg_file_0_0_in_context.xdc] for cell 'design_1_i/reg_file_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg_file_0_0/design_1_reg_file_0_0/design_1_reg_file_0_0_in_context.xdc] for cell 'design_1_i/reg_file_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_sign_extend_0_0/design_1_sign_extend_0_0/design_1_sign_extend_1_0_in_context.xdc] for cell 'design_1_i/sign_extend_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_sign_extend_0_0/design_1_sign_extend_0_0/design_1_sign_extend_1_0_in_context.xdc] for cell 'design_1_i/sign_extend_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_tags_and_ready_0_0/design_1_tags_and_ready_0_0/design_1_tags_and_ready_0_0_in_context.xdc] for cell 'design_1_i/tags_and_ready_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_tags_and_ready_0_0/design_1_tags_and_ready_0_0/design_1_tags_and_ready_0_0_in_context.xdc] for cell 'design_1_i/tags_and_ready_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reorder_buffer_0_0/design_1_reorder_buffer_0_0/design_1_reorder_buffer_0_0_in_context.xdc] for cell 'design_1_i/reorder_buffer_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reorder_buffer_0_0/design_1_reorder_buffer_0_0/design_1_reorder_buffer_0_0_in_context.xdc] for cell 'design_1_i/reorder_buffer_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_rs_table_0_0/design_1_rs_table_0_0/design_1_rs_table_0_0_in_context.xdc] for cell 'design_1_i/rs_table_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_rs_table_0_0/design_1_rs_table_0_0/design_1_rs_table_0_0_in_context.xdc] for cell 'design_1_i/rs_table_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0/design_1_mux4_0_0_in_context.xdc] for cell 'design_1_i/mux4_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0/design_1_mux4_0_0_in_context.xdc] for cell 'design_1_i/mux4_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1/design_1_mux4_0_0_in_context.xdc] for cell 'design_1_i/mux4_1'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1/design_1_mux4_0_0_in_context.xdc] for cell 'design_1_i/mux4_1'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_data_mem_0_0/design_1_data_mem_0_0/design_1_data_mem_0_0_in_context.xdc] for cell 'design_1_i/data_mem_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_data_mem_0_0/design_1_data_mem_0_0/design_1_data_mem_0_0_in_context.xdc] for cell 'design_1_i/data_mem_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_adder_0_0/design_1_adder_0_0/design_1_adder_0_0_in_context.xdc] for cell 'design_1_i/adder_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_adder_0_0/design_1_adder_0_0/design_1_adder_0_0_in_context.xdc] for cell 'design_1_i/adder_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_adder_1_0/design_1_adder_1_0/design_1_adder_0_0_in_context.xdc] for cell 'design_1_i/adder_1'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_adder_1_0/design_1_adder_1_0/design_1_adder_0_0_in_context.xdc] for cell 'design_1_i/adder_1'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_sign_extend_1_0/design_1_sign_extend_1_0/design_1_sign_extend_1_0_in_context.xdc] for cell 'design_1_i/sign_extend_1'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_sign_extend_1_0/design_1_sign_extend_1_0/design_1_sign_extend_1_0_in_context.xdc] for cell 'design_1_i/sign_extend_1'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_alu0_0_0/design_1_alu0_0_0/design_1_alu0_0_0_in_context.xdc] for cell 'design_1_i/alu0_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_alu0_0_0/design_1_alu0_0_0/design_1_alu0_0_0_in_context.xdc] for cell 'design_1_i/alu0_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_instr_translator_0_0/design_1_instr_translator_0_0/design_1_instr_translator_0_0_in_context.xdc] for cell 'design_1_i/instr_translator_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_instr_translator_0_0/design_1_instr_translator_0_0/design_1_instr_translator_0_0_in_context.xdc] for cell 'design_1_i/instr_translator_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mult_div_0_0/design_1_mult_div_0_0/design_1_mult_div_0_0_in_context.xdc] for cell 'design_1_i/mult_div_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mult_div_0_0/design_1_mult_div_0_0/design_1_mult_div_0_0_in_context.xdc] for cell 'design_1_i/mult_div_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_cdb_0_0/design_1_cdb_0_0/design_1_cdb_0_0_in_context.xdc] for cell 'design_1_i/cdb_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_cdb_0_0/design_1_cdb_0_0/design_1_cdb_0_0_in_context.xdc] for cell 'design_1_i/cdb_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mux_0_0/design_1_mux_0_0/design_1_mux_0_0_in_context.xdc] for cell 'design_1_i/mux_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mux_0_0/design_1_mux_0_0/design_1_mux_0_0_in_context.xdc] for cell 'design_1_i/mux_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mux_1_0/design_1_mux_1_0/design_1_mux_0_0_in_context.xdc] for cell 'design_1_i/mux_1'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mux_1_0/design_1_mux_1_0/design_1_mux_0_0_in_context.xdc] for cell 'design_1_i/mux_1'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mux_2_0/design_1_mux_2_0/design_1_mux_0_0_in_context.xdc] for cell 'design_1_i/mux_2'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_mux_2_0/design_1_mux_2_0/design_1_mux_0_0_in_context.xdc] for cell 'design_1_i/mux_2'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_add4_0_0/design_1_add4_0_0/design_1_add4_0_0_in_context.xdc] for cell 'design_1_i/add4_0'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_add4_0_0/design_1_add4_0_0/design_1_add4_0_0_in_context.xdc] for cell 'design_1_i/add4_0'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_0/design_1_reg0_0_0/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/pc'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_0/design_1_reg0_0_0/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/pc'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_1/design_1_reg0_0_1/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/if_ds_register'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_1/design_1_reg0_0_1/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/if_ds_register'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_2/design_1_reg0_0_2/design_1_reg0_0_2_in_context.xdc] for cell 'design_1_i/load_input_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_2/design_1_reg0_0_2/design_1_reg0_0_2_in_context.xdc] for cell 'design_1_i/load_input_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_3/design_1_reg0_0_3/design_1_reg0_0_3_in_context.xdc] for cell 'design_1_i/store_input_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_3/design_1_reg0_0_3/design_1_reg0_0_3_in_context.xdc] for cell 'design_1_i/store_input_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_4/design_1_reg0_0_4/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/store_immediate_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_4/design_1_reg0_0_4/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/store_immediate_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_5/design_1_reg0_0_5/design_1_reg0_0_5_in_context.xdc] for cell 'design_1_i/alu_input_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_5/design_1_reg0_0_5/design_1_reg0_0_5_in_context.xdc] for cell 'design_1_i/alu_input_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_6/design_1_reg0_0_6/design_1_reg0_0_7_in_context.xdc] for cell 'design_1_i/alu_op_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_6/design_1_reg0_0_6/design_1_reg0_0_7_in_context.xdc] for cell 'design_1_i/alu_op_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_7/design_1_reg0_0_7/design_1_reg0_0_7_in_context.xdc] for cell 'design_1_i/alu_func_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_7/design_1_reg0_0_7/design_1_reg0_0_7_in_context.xdc] for cell 'design_1_i/alu_func_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_8/design_1_reg0_0_8/design_1_reg0_0_8_in_context.xdc] for cell 'design_1_i/md_input_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_8/design_1_reg0_0_8/design_1_reg0_0_8_in_context.xdc] for cell 'design_1_i/md_input_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_9/design_1_reg0_0_9/design_1_reg0_0_7_in_context.xdc] for cell 'design_1_i/md_op_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_9/design_1_reg0_0_9/design_1_reg0_0_7_in_context.xdc] for cell 'design_1_i/md_op_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_10/design_1_reg0_0_10/design_1_reg0_0_7_in_context.xdc] for cell 'design_1_i/md_func_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_10/design_1_reg0_0_10/design_1_reg0_0_7_in_context.xdc] for cell 'design_1_i/md_func_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_11/design_1_reg0_0_11/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/load_output_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_11/design_1_reg0_0_11/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/load_output_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_12/design_1_reg0_0_12/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/alu_output_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_12/design_1_reg0_0_12/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/alu_output_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_13/design_1_reg0_0_13/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/fpu_output_reg'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_reg0_0_13/design_1_reg0_0_13/design_1_reg0_0_4_in_context.xdc] for cell 'design_1_i/fpu_output_reg'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_stage_controller_0_0/design_1_stage_controller_0_0/design_1_stage_controller_0_0_in_context.xdc] for cell 'design_1_i/is_stage_controller'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_stage_controller_0_0/design_1_stage_controller_0_0/design_1_stage_controller_0_0_in_context.xdc] for cell 'design_1_i/is_stage_controller'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_stage_controller_1_0/design_1_stage_controller_1_0/design_1_stage_controller_1_0_in_context.xdc] for cell 'design_1_i/ex_stage_controller'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_stage_controller_1_0/design_1_stage_controller_1_0/design_1_stage_controller_1_0_in_context.xdc] for cell 'design_1_i/ex_stage_controller'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_stage_controller_2_0/design_1_stage_controller_2_0/design_1_stage_controller_2_0_in_context.xdc] for cell 'design_1_i/cm_stage_controller'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_stage_controller_2_0/design_1_stage_controller_2_0/design_1_stage_controller_2_0_in_context.xdc] for cell 'design_1_i/cm_stage_controller'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_stage_controller_3_0/design_1_stage_controller_3_0/design_1_stage_controller_3_0_in_context.xdc] for cell 'design_1_i/rt_stage_controller'
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/ip/design_1_stage_controller_3_0/design_1_stage_controller_3_0/design_1_stage_controller_3_0_in_context.xdc] for cell 'design_1_i/rt_stage_controller'
Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.434 ; gain = 0.000 ; free physical = 44062 ; free virtual = 51646
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.469 ; gain = 0.000 ; free physical = 44062 ; free virtual = 51645
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44060 ; free virtual = 51643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44060 ; free virtual = 51643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/inst_mem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/reg_file_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/sign_extend_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlslice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/tags_and_ready_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/reorder_buffer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rs_table_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/inputA_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/inputB_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/inputA_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/inputA_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/inputA_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/inputB_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/inputB_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/inputB_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mux4_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mux4_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/data_mem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlslice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/sign_extend_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/alu0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlslice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlslice_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/instr_translator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mult_div_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cdb_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mux_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mux_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mux_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cm_sel_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cm_sel_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/add4_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/if_ds_register. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/load_input_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/store_input_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/store_immediate_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/alu_input_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/alu_op_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/alu_func_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/md_input_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/md_op_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/md_func_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/load_output_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/alu_output_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fpu_output_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/is_stage_controller. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ex_stage_controller. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cm_stage_controller. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rt_stage_controller. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44060 ; free virtual = 51643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44058 ; free virtual = 51643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44055 ; free virtual = 51643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_add4_0_0             |         1|
|2     |design_1_adder_0_0            |         1|
|3     |design_1_adder_1_0            |         1|
|4     |design_1_alu0_0_0             |         1|
|5     |design_1_reg0_0_7             |         1|
|6     |design_1_reg0_0_5             |         1|
|7     |design_1_reg0_0_6             |         1|
|8     |design_1_reg0_0_12            |         1|
|9     |design_1_cdb_0_0              |         1|
|10    |design_1_stage_controller_2_0 |         1|
|11    |design_1_data_mem_0_0         |         1|
|12    |design_1_stage_controller_1_0 |         1|
|13    |design_1_reg0_0_13            |         1|
|14    |design_1_reg0_0_1             |         1|
|15    |design_1_inst_mem_0_0         |         1|
|16    |design_1_instr_translator_0_0 |         1|
|17    |design_1_stage_controller_0_0 |         1|
|18    |design_1_reg0_0_2             |         1|
|19    |design_1_reg0_0_11            |         1|
|20    |design_1_reg0_0_10            |         1|
|21    |design_1_reg0_0_8             |         1|
|22    |design_1_reg0_0_9             |         1|
|23    |design_1_mult_div_0_0         |         1|
|24    |design_1_mux4_0_0             |         1|
|25    |design_1_mux4_0_1             |         1|
|26    |design_1_mux_0_0              |         1|
|27    |design_1_mux_1_0              |         1|
|28    |design_1_mux_2_0              |         1|
|29    |design_1_reg0_0_0             |         1|
|30    |design_1_reg_file_0_0         |         1|
|31    |design_1_reorder_buffer_0_0   |         1|
|32    |design_1_rs_table_0_0         |         1|
|33    |design_1_stage_controller_3_0 |         1|
|34    |design_1_sign_extend_0_0      |         1|
|35    |design_1_sign_extend_1_0      |         1|
|36    |design_1_reg0_0_4             |         1|
|37    |design_1_reg0_0_3             |         1|
|38    |design_1_tags_and_ready_0_0   |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_add4_0             |     1|
|2     |design_1_adder_0            |     1|
|3     |design_1_adder_1            |     1|
|4     |design_1_alu0_0             |     1|
|5     |design_1_cdb_0              |     1|
|6     |design_1_data_mem_0         |     1|
|7     |design_1_inst_mem_0         |     1|
|8     |design_1_instr_translator_0 |     1|
|9     |design_1_mult_div_0         |     1|
|10    |design_1_mux4_0             |     2|
|12    |design_1_mux_0              |     1|
|13    |design_1_mux_1              |     1|
|14    |design_1_mux_2              |     1|
|15    |design_1_reg0_0             |    14|
|29    |design_1_reg_file_0         |     1|
|30    |design_1_reorder_buffer_0   |     1|
|31    |design_1_rs_table_0         |     1|
|32    |design_1_sign_extend_0      |     1|
|33    |design_1_sign_extend_1      |     1|
|34    |design_1_stage_controller_0 |     1|
|35    |design_1_stage_controller_1 |     1|
|36    |design_1_stage_controller_2 |     1|
|37    |design_1_stage_controller_3 |     1|
|38    |design_1_tags_and_ready_0   |     1|
|39    |IBUF                        |    11|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 419 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2191.469 ; gain = 496.496 ; free physical = 44053 ; free virtual = 51641
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2191.469 ; gain = 569.469 ; free physical = 44053 ; free virtual = 51641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.469 ; gain = 0.000 ; free physical = 44335 ; free virtual = 51924
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.469 ; gain = 0.000 ; free physical = 44337 ; free virtual = 51926
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1ac3f9dd
INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2191.469 ; gain = 900.477 ; free physical = 44337 ; free virtual = 51926
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1465.062; main = 1465.062; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2159.422; main = 2159.422; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.469 ; gain = 0.000 ; free physical = 44337 ; free virtual = 51925
INFO: [Common 17-1381] The checkpoint '/home/connor/Documents/mips/mips-core/mips-core.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 10:02:51 2024...
