/*
* Copyright (c) 2014 MediaTek Inc.
* Author: Chiawen Lee <chiawen.lee@mediatek.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*/

#ifndef MT8173_MFGSYS_H
#define MT8173_MFGSYS_H

#include "servicesext.h"
#include "rgxdevice.h"

#include <linux/platform_device.h>

/* control APM is enabled or not  */
#define MTK_PM_SUPPORT 0
//#define MTK_ENABLE_HWAPM 1
#define PVR_DVFS

/* control RD is enabled or not */
/* RD_POWER_ISLAND only enable with E2 IC, disalbe in E1 IC @2013/9/17 */
/* #define RD_POWER_ISLAND 1 */

/*  unit ms, timeout interval for DVFS detection */
#define MTK_DVFS_SWITCH_INTERVAL  300

/*  need idle device before switching DVFS  */
#define MTK_DVFS_IDLE_DEVICE  0

/* used created thread to handle DVFS switch or not */
#define MTK_DVFS_CREATE_THREAD  0


#define MTK_MFG_DEBUG_SYS 1

#define ENABLE_MTK_MFG_DEBUG 1

#if ENABLE_MTK_MFG_DEBUG
#define mtk_mfg_debug(fmt, args...) pr_info("[MFG]" fmt, ##args)
#else
#define mtk_mfg_debug(fmt, args...) do { } while (0)
#endif
/*
 * freq : khz, volt : uV
 */
struct mfgsys_fv_table {
	u32 freq;
	u32 volt;
};

struct mtk_mfg_base {
	struct platform_device *pdev;

	struct clk **top_clk;
	void __iomem *reg_base;

	/* mutex protect for set power state */
	struct mutex set_power_state;
	bool power_on;

	/* for gpu device freq/volt update */
	struct mutex set_freq_lock;
	struct regulator *vgpu;
	struct clk *mmpll;
	struct mfgsys_fv_table *fv_table;
	u32  fv_table_length;

	u32 curr_freq; /* kHz */
	u32 curr_volt; /* uV  */

	/* for dvfs control*/
	bool dvfs_enable;
	int  max_level;
	int  current_level;

	/* gpu info */
	u32 gpu_power_index;
	u32 gpu_power_current;
	unsigned long gpu_utilisation;
};


/*used in module.c  */
int MTKMFGBaseInit(struct platform_device *pdev);
int MTKMFGBaseDeInit(struct platform_device *pdev);
int MTKMFGSystemInit(void);
int MTKMFGSystemDeInit(void);

void MTKSysSetInitialPowerState(void);
void MTKSysRestoreInitialPowerState(void);

/* below register interface in RGX sysconfig.c */
PVRSRV_ERROR MTKDevPrePowerState(PVRSRV_DEV_POWER_STATE eNew,
					   PVRSRV_DEV_POWER_STATE eCurrent,
					   IMG_BOOL bForced);
PVRSRV_ERROR MTKDevPostPowerState(PVRSRV_DEV_POWER_STATE eNew,
					    PVRSRV_DEV_POWER_STATE eCurrent,
					    IMG_BOOL bForced);
PVRSRV_ERROR MTKSystemPrePowerState(PVRSRV_SYS_POWER_STATE eNew);
PVRSRV_ERROR MTKSystemPostPowerState(PVRSRV_SYS_POWER_STATE eNew);

void MTKSysSetFreq(struct mtk_mfg_base *base, u32 freq);
void MTKSysSetVolt(struct mtk_mfg_base *base, u32 volt);

#endif /* MT8173_MFGSYS_H*/
