// Seed: 2647096220
module module_0 (
    input supply0 id_0,
    input tri0 id_1
);
  wire id_3;
  assign module_1.id_13 = 0;
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    output logic id_9,
    input wand id_10,
    input supply1 id_11
);
  always id_9 <= 1;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  logic id_13 = 1;
endmodule
