library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;

entity testbench is
end testbench;

architecture behavior of testbench is

component compare is
port (num1, num2 : in std_logic_vector(3 downto 0);
	maior, menor, igual : out std_logic);
end component;

signal num1,num2 : std_logic_vector(3 downto 0);
signal maior, menor, igual :  std_logic;

begin

instancia_comparador: compare port map(num1=>num1,num2=>num2,maior=>maior, menor=>menor, igual=>igual);

num1 <= x"0", x"3" after 20 ns, x"2" after 40 ns, x"4" after 60 ns;
num2 <= x"0", x"4" after 10 ns, x"2" after 30 ns, x"1" after 50 ns;

end behavior;