{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561092430562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561092430573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 23:47:10 2019 " "Processing started: Thu Jun 20 23:47:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561092430573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561092430573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off juevesCalculadora -c juevesCalculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off juevesCalculadora -c juevesCalculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561092430573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561092431583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561092431583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-comportamiento " "Found design unit 1: decodificador-comportamiento" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561092448394 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561092448394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561092448394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu192cik.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu192cik.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU192CIK-funcionamiento " "Found design unit 1: ALU192CIK-funcionamiento" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561092448400 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU192CIK " "Found entity 1: ALU192CIK" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561092448400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561092448400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-comportamiento " "Found design unit 1: calculadora-comportamiento" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561092448402 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561092448402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561092448402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561092448453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU192CIK ALU192CIK:conexionALU " "Elaborating entity \"ALU192CIK\" for hierarchy \"ALU192CIK:conexionALU\"" {  } { { "calculadora.vhd" "conexionALU" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561092448455 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "co ALU192CIK.vhd(11) " "VHDL Signal Declaration warning at ALU192CIK.vhd(11): used implicit default value for signal \"co\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561092448457 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m ALU192CIK.vhd(20) " "VHDL Process Statement warning at ALU192CIK.vhd(20): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448458 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seleccion ALU192CIK.vhd(21) " "VHDL Process Statement warning at ALU192CIK.vhd(21): signal \"seleccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448458 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(22) " "VHDL Process Statement warning at ALU192CIK.vhd(22): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448458 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(23) " "VHDL Process Statement warning at ALU192CIK.vhd(23): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448458 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(23) " "VHDL Process Statement warning at ALU192CIK.vhd(23): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(24) " "VHDL Process Statement warning at ALU192CIK.vhd(24): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(24) " "VHDL Process Statement warning at ALU192CIK.vhd(24): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(26) " "VHDL Process Statement warning at ALU192CIK.vhd(26): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(26) " "VHDL Process Statement warning at ALU192CIK.vhd(26): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(27) " "VHDL Process Statement warning at ALU192CIK.vhd(27): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(28) " "VHDL Process Statement warning at ALU192CIK.vhd(28): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(28) " "VHDL Process Statement warning at ALU192CIK.vhd(28): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(29) " "VHDL Process Statement warning at ALU192CIK.vhd(29): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(29) " "VHDL Process Statement warning at ALU192CIK.vhd(29): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(30) " "VHDL Process Statement warning at ALU192CIK.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(30) " "VHDL Process Statement warning at ALU192CIK.vhd(30): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448459 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(31) " "VHDL Process Statement warning at ALU192CIK.vhd(31): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(31) " "VHDL Process Statement warning at ALU192CIK.vhd(31): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(32) " "VHDL Process Statement warning at ALU192CIK.vhd(32): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(33) " "VHDL Process Statement warning at ALU192CIK.vhd(33): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(33) " "VHDL Process Statement warning at ALU192CIK.vhd(33): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(35) " "VHDL Process Statement warning at ALU192CIK.vhd(35): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(35) " "VHDL Process Statement warning at ALU192CIK.vhd(35): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(36) " "VHDL Process Statement warning at ALU192CIK.vhd(36): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(36) " "VHDL Process Statement warning at ALU192CIK.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(37) " "VHDL Process Statement warning at ALU192CIK.vhd(37): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m ALU192CIK.vhd(43) " "VHDL Process Statement warning at ALU192CIK.vhd(43): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ci ALU192CIK.vhd(45) " "VHDL Process Statement warning at ALU192CIK.vhd(45): signal \"ci\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seleccion ALU192CIK.vhd(46) " "VHDL Process Statement warning at ALU192CIK.vhd(46): signal \"seleccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(47) " "VHDL Process Statement warning at ALU192CIK.vhd(47): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(48) " "VHDL Process Statement warning at ALU192CIK.vhd(48): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(48) " "VHDL Process Statement warning at ALU192CIK.vhd(48): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(49) " "VHDL Process Statement warning at ALU192CIK.vhd(49): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(49) " "VHDL Process Statement warning at ALU192CIK.vhd(49): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(51) " "VHDL Process Statement warning at ALU192CIK.vhd(51): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448460 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(51) " "VHDL Process Statement warning at ALU192CIK.vhd(51): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(52) " "VHDL Process Statement warning at ALU192CIK.vhd(52): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(52) " "VHDL Process Statement warning at ALU192CIK.vhd(52): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(53) " "VHDL Process Statement warning at ALU192CIK.vhd(53): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(53) " "VHDL Process Statement warning at ALU192CIK.vhd(53): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(54) " "VHDL Process Statement warning at ALU192CIK.vhd(54): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(54) " "VHDL Process Statement warning at ALU192CIK.vhd(54): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(55) " "VHDL Process Statement warning at ALU192CIK.vhd(55): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(55) " "VHDL Process Statement warning at ALU192CIK.vhd(55): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(56) " "VHDL Process Statement warning at ALU192CIK.vhd(56): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(56) " "VHDL Process Statement warning at ALU192CIK.vhd(56): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(57) " "VHDL Process Statement warning at ALU192CIK.vhd(57): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448461 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(57) " "VHDL Process Statement warning at ALU192CIK.vhd(57): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448462 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(58) " "VHDL Process Statement warning at ALU192CIK.vhd(58): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448462 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(58) " "VHDL Process Statement warning at ALU192CIK.vhd(58): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448462 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(59) " "VHDL Process Statement warning at ALU192CIK.vhd(59): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448462 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(60) " "VHDL Process Statement warning at ALU192CIK.vhd(60): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448462 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(60) " "VHDL Process Statement warning at ALU192CIK.vhd(60): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448462 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(61) " "VHDL Process Statement warning at ALU192CIK.vhd(61): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448462 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(61) " "VHDL Process Statement warning at ALU192CIK.vhd(61): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448462 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(62) " "VHDL Process Statement warning at ALU192CIK.vhd(62): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ci ALU192CIK.vhd(66) " "VHDL Process Statement warning at ALU192CIK.vhd(66): signal \"ci\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seleccion ALU192CIK.vhd(67) " "VHDL Process Statement warning at ALU192CIK.vhd(67): signal \"seleccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(68) " "VHDL Process Statement warning at ALU192CIK.vhd(68): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(69) " "VHDL Process Statement warning at ALU192CIK.vhd(69): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(69) " "VHDL Process Statement warning at ALU192CIK.vhd(69): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(70) " "VHDL Process Statement warning at ALU192CIK.vhd(70): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(70) " "VHDL Process Statement warning at ALU192CIK.vhd(70): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(72) " "VHDL Process Statement warning at ALU192CIK.vhd(72): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(72) " "VHDL Process Statement warning at ALU192CIK.vhd(72): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(73) " "VHDL Process Statement warning at ALU192CIK.vhd(73): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(73) " "VHDL Process Statement warning at ALU192CIK.vhd(73): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(74) " "VHDL Process Statement warning at ALU192CIK.vhd(74): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(74) " "VHDL Process Statement warning at ALU192CIK.vhd(74): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(75) " "VHDL Process Statement warning at ALU192CIK.vhd(75): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(75) " "VHDL Process Statement warning at ALU192CIK.vhd(75): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(76) " "VHDL Process Statement warning at ALU192CIK.vhd(76): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(76) " "VHDL Process Statement warning at ALU192CIK.vhd(76): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(77) " "VHDL Process Statement warning at ALU192CIK.vhd(77): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448463 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(77) " "VHDL Process Statement warning at ALU192CIK.vhd(77): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(78) " "VHDL Process Statement warning at ALU192CIK.vhd(78): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(78) " "VHDL Process Statement warning at ALU192CIK.vhd(78): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(79) " "VHDL Process Statement warning at ALU192CIK.vhd(79): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(79) " "VHDL Process Statement warning at ALU192CIK.vhd(79): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(80) " "VHDL Process Statement warning at ALU192CIK.vhd(80): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(81) " "VHDL Process Statement warning at ALU192CIK.vhd(81): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(81) " "VHDL Process Statement warning at ALU192CIK.vhd(81): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(82) " "VHDL Process Statement warning at ALU192CIK.vhd(82): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(82) " "VHDL Process Statement warning at ALU192CIK.vhd(82): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(83) " "VHDL Process Statement warning at ALU192CIK.vhd(83): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o ALU192CIK.vhd(17) " "VHDL Process Statement warning at ALU192CIK.vhd(17): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561092448464 "|calculadora|ALU192CIK:conexionALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:deco_entrada_a " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:deco_entrada_a\"" {  } { { "calculadora.vhd" "deco_entrada_a" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561092448465 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a decodificador.vhd(36) " "VHDL Signal Declaration warning at decodificador.vhd(36): used explicit default value for signal \"a\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448467 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b decodificador.vhd(37) " "VHDL Signal Declaration warning at decodificador.vhd(37): used explicit default value for signal \"b\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448467 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c decodificador.vhd(38) " "VHDL Signal Declaration warning at decodificador.vhd(38): used explicit default value for signal \"c\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448467 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "d decodificador.vhd(39) " "VHDL Signal Declaration warning at decodificador.vhd(39): used explicit default value for signal \"d\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448467 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e decodificador.vhd(40) " "VHDL Signal Declaration warning at decodificador.vhd(40): used explicit default value for signal \"e\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448467 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "f decodificador.vhd(41) " "VHDL Signal Declaration warning at decodificador.vhd(41): used explicit default value for signal \"f\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448467 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n0 decodificador.vhd(42) " "VHDL Signal Declaration warning at decodificador.vhd(42): used explicit default value for signal \"n0\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448467 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n1 decodificador.vhd(43) " "VHDL Signal Declaration warning at decodificador.vhd(43): used explicit default value for signal \"n1\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n2 decodificador.vhd(44) " "VHDL Signal Declaration warning at decodificador.vhd(44): used explicit default value for signal \"n2\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n3 decodificador.vhd(45) " "VHDL Signal Declaration warning at decodificador.vhd(45): used explicit default value for signal \"n3\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n4 decodificador.vhd(46) " "VHDL Signal Declaration warning at decodificador.vhd(46): used explicit default value for signal \"n4\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n5 decodificador.vhd(47) " "VHDL Signal Declaration warning at decodificador.vhd(47): used explicit default value for signal \"n5\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n6 decodificador.vhd(48) " "VHDL Signal Declaration warning at decodificador.vhd(48): used explicit default value for signal \"n6\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n7 decodificador.vhd(49) " "VHDL Signal Declaration warning at decodificador.vhd(49): used explicit default value for signal \"n7\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n8 decodificador.vhd(50) " "VHDL Signal Declaration warning at decodificador.vhd(50): used explicit default value for signal \"n8\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n9 decodificador.vhd(51) " "VHDL Signal Declaration warning at decodificador.vhd(51): used explicit default value for signal \"n9\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada decodificador.vhd(56) " "VHDL Process Statement warning at decodificador.vhd(56): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n0 decodificador.vhd(57) " "VHDL Process Statement warning at decodificador.vhd(57): signal \"n0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n1 decodificador.vhd(58) " "VHDL Process Statement warning at decodificador.vhd(58): signal \"n1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n2 decodificador.vhd(59) " "VHDL Process Statement warning at decodificador.vhd(59): signal \"n2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n3 decodificador.vhd(60) " "VHDL Process Statement warning at decodificador.vhd(60): signal \"n3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n4 decodificador.vhd(61) " "VHDL Process Statement warning at decodificador.vhd(61): signal \"n4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n5 decodificador.vhd(62) " "VHDL Process Statement warning at decodificador.vhd(62): signal \"n5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n6 decodificador.vhd(63) " "VHDL Process Statement warning at decodificador.vhd(63): signal \"n6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n7 decodificador.vhd(64) " "VHDL Process Statement warning at decodificador.vhd(64): signal \"n7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448468 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n8 decodificador.vhd(65) " "VHDL Process Statement warning at decodificador.vhd(65): signal \"n8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448469 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n9 decodificador.vhd(66) " "VHDL Process Statement warning at decodificador.vhd(66): signal \"n9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448469 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a decodificador.vhd(67) " "VHDL Process Statement warning at decodificador.vhd(67): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448469 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b decodificador.vhd(68) " "VHDL Process Statement warning at decodificador.vhd(68): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448469 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c decodificador.vhd(69) " "VHDL Process Statement warning at decodificador.vhd(69): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448469 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d decodificador.vhd(70) " "VHDL Process Statement warning at decodificador.vhd(70): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448469 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e decodificador.vhd(71) " "VHDL Process Statement warning at decodificador.vhd(71): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448469 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f decodificador.vhd(72) " "VHDL Process Statement warning at decodificador.vhd(72): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561092448469 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o\[0\] " "Inserted always-enabled tri-state buffer between \"o\[0\]\" and its non-tri-state driver." {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561092449425 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o\[1\] " "Inserted always-enabled tri-state buffer between \"o\[1\]\" and its non-tri-state driver." {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561092449425 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o\[2\] " "Inserted always-enabled tri-state buffer between \"o\[2\]\" and its non-tri-state driver." {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561092449425 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o\[3\] " "Inserted always-enabled tri-state buffer between \"o\[3\]\" and its non-tri-state driver." {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561092449425 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1561092449425 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "o\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"o\[0\]\" is moved to its source" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1561092449429 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "o\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"o\[1\]\" is moved to its source" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1561092449429 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "o\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"o\[2\]\" is moved to its source" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1561092449429 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "o\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"o\[3\]\" is moved to its source" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1561092449429 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1561092449429 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "o\[0\]~synth " "Node \"o\[0\]~synth\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561092449570 ""} { "Warning" "WMLS_MLS_NODE_NAME" "o\[1\]~synth " "Node \"o\[1\]~synth\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561092449570 ""} { "Warning" "WMLS_MLS_NODE_NAME" "o\[2\]~synth " "Node \"o\[2\]~synth\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561092449570 ""} { "Warning" "WMLS_MLS_NODE_NAME" "o\[3\]~synth " "Node \"o\[3\]~synth\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561092449570 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1561092449570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "co GND " "Pin \"co\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561092449570 "|calculadora|co"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561092449570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561092449691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561092450489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561092450489 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561092450715 "|calculadora|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561092450715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561092450721 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561092450721 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1561092450721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561092450721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561092450721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561092450871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 23:47:30 2019 " "Processing ended: Thu Jun 20 23:47:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561092450871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561092450871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561092450871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561092450871 ""}
