;redcode
;assert 1
	SPL 0, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #0, <-20
	SUB @60, @-12
	SUB @130, 9
	ADD 210, 60
	MOV -601, <-20
	MOV -601, <-20
	CMP 0, @0
	SLT 210, 60
	ADD #270, <45
	CMP @0, @2
	JMZ @270, @0
	JMP -7, @-20
	SUB @121, 103
	SLT #270, <1
	SUB @127, 106
	CMP @127, 106
	SLT 17, @0
	CMP @127, 106
	CMP 810, 0
	CMP 810, 0
	JMN 0, <-20
	JMP @20, <12
	SPL 0, <-20
	CMP -207, <-120
	CMP @0, @2
	SUB @130, 9
	SUB @130, 9
	CMP 810, 0
	CMP -207, <-120
	SUB 20, @12
	SUB 12, @201
	SUB 12, @201
	ADD #270, <0
	CMP 210, 0
	SUB @-127, 100
	CMP -207, <-120
	SUB @-127, 100
	CMP 20, @12
	CMP @-127, 100
	CMP -207, <-120
	SPL 0, <-20
	CMP 20, @12
	CMP @-127, 100
	SLT 210, 60
	SLT 210, 60
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @60, @-12
