<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>


%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:19</a>: Operator VAR &#39;d&#39; expects 8 bits on the Initial value, but Initial value&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
%Warning-WIDTH: Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:22</a>: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;a&#39; generates 4 bits.
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:23</a>: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;b&#39; generates 4 bits.
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:24</a>: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;c&#39; generates 3 bits.


</pre>