<stg><name>read_in_wh45</name>


<trans_list>

<trans id="277" from="1" to="2">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="2" to="3">
<condition id="65">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="2" to="2">
<condition id="66">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="3" to="4">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="4" to="6">
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="4" to="5">
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="5" to="4">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="6" to="7">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="7" to="8">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="8" to="9">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_ker_w_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %curr_layer_out_h_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_out_h)

]]></Node>
<StgValue><ssdm name="curr_layer_out_h_rea"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %curr_layer_out_w_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_out_w)

]]></Node>
<StgValue><ssdm name="curr_layer_out_w_rea"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %weights_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_offset_2)

]]></Node>
<StgValue><ssdm name="weights_offset_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %input_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_offset)

]]></Node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10  %row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %ti_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ti)

]]></Node>
<StgValue><ssdm name="ti_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12  %to_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %to_r)

]]></Node>
<StgValue><ssdm name="to_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13  %curr_layer_str_h_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_str_h)

]]></Node>
<StgValue><ssdm name="curr_layer_str_h_rea"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14  %curr_layer_str_w_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_str_w)

]]></Node>
<StgValue><ssdm name="curr_layer_str_w_rea"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15  %curr_layer_ker_h_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_ker_h)

]]></Node>
<StgValue><ssdm name="curr_layer_ker_h_rea"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16  %curr_layer_ker_w_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_ker_w)

]]></Node>
<StgValue><ssdm name="curr_layer_ker_w_rea"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17  %curr_layer_out_ch_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_out_ch)

]]></Node>
<StgValue><ssdm name="curr_layer_out_ch_re"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18  %curr_layer_in_ch_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_in_ch)

]]></Node>
<StgValue><ssdm name="curr_layer_in_ch_rea"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19  %curr_layer_in_h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_in_h)

]]></Node>
<StgValue><ssdm name="curr_layer_in_h_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20  %curr_layer_in_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_in_w)

]]></Node>
<StgValue><ssdm name="curr_layer_in_w_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21  %image_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %image_offset)

]]></Node>
<StgValue><ssdm name="image_offset_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22  %weights_offset_read_20 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_offset)

]]></Node>
<StgValue><ssdm name="weights_offset_read_20"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:23  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %curr_layer_ker_w_out, i32 %curr_layer_ker_w_rea)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_ker_h_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:25  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %curr_layer_ker_h_out, i32 %curr_layer_ker_h_rea)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_str_w_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:27  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %curr_layer_str_w_out, i32 %curr_layer_str_w_rea)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_str_h_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:29  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %curr_layer_str_h_out, i32 %curr_layer_str_h_rea)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecInterface(i32* %row_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %row_out, i32 %row_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(i32* %col_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:33  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %col_out, i32 %col_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_w_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:35  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %curr_layer_out_w_out, i32 %curr_layer_out_w_rea)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_h_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:37  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %curr_layer_out_h_out, i32 %curr_layer_out_h_rea)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:39  call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:40  call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:41  call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
entry:42  br label %.preheader8.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader8.i.i.i:0  %indvar_flatten = phi i4 [ 0, %entry ], [ %indvar_flatten_next, %.preheader8.preheader.i.i.i ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8.i.i.i:1  %kh_0_i_i_i = phi i2 [ 0, %entry ], [ %tmp_i_i_mid2_v, %.preheader8.preheader.i.i.i ]

]]></Node>
<StgValue><ssdm name="kh_0_i_i_i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8.i.i.i:2  %kw_0_i_i_i = phi i2 [ 0, %entry ], [ %kw, %.preheader8.preheader.i.i.i ]

]]></Node>
<StgValue><ssdm name="kw_0_i_i_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.i.i.i:3  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.i.i.i:4  %indvar_flatten_next = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i.i.i:5  br i1 %exitcond_flatten, label %.preheader.i.i.i.preheader, label %.preheader8.preheader.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.preheader.i.i.i:0  %kh = add i2 %kh_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="kh"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.preheader.i.i.i:2  %exitcond5_i_i_i = icmp eq i2 %kw_0_i_i_i, -1

]]></Node>
<StgValue><ssdm name="exitcond5_i_i_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader8.preheader.i.i.i:3  %kw_0_i_i_i_mid2 = select i1 %exitcond5_i_i_i, i2 0, i2 %kw_0_i_i_i

]]></Node>
<StgValue><ssdm name="kw_0_i_i_i_mid2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader8.preheader.i.i.i:4  %tmp_i_i_mid2_v = select i1 %exitcond5_i_i_i, i2 %kh, i2 %kh_0_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_i_i_mid2_v"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="2">
<![CDATA[
.preheader8.preheader.i.i.i:5  %tmp_i_i_mid2_cast = zext i2 %tmp_i_i_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_i_i_mid2_cast"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader8.preheader.i.i.i:6  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_i_i_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:7  %p_shl_cast = zext i4 %tmp to i5

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8.preheader.i.i.i:8  %tmp_s = sub i5 %p_shl_cast, %tmp_i_i_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.preheader.i.i.i:9  %tmp_51_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader8.preheader.i.i.i:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="2">
<![CDATA[
.preheader8.preheader.i.i.i:11  %tmp_105_i_i_cast = zext i2 %kw_0_i_i_i_mid2 to i5

]]></Node>
<StgValue><ssdm name="tmp_105_i_i_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8.preheader.i.i.i:12  %tmp_52 = add i5 %tmp_s, %tmp_105_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="5">
<![CDATA[
.preheader8.preheader.i.i.i:13  %tmp_62_cast = sext i5 %tmp_52 to i64

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:14  %weightsbuf_0_0_addr = getelementptr [9 x i10]* @weightsbuf_0_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_0_0_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:15  %weightsbuf_0_1_addr = getelementptr [9 x i10]* @weightsbuf_0_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_0_1_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:16  %weightsbuf_0_2_addr = getelementptr [9 x i10]* @weightsbuf_0_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_0_2_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:17  %weightsbuf_1_0_addr = getelementptr [9 x i10]* @weightsbuf_1_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_1_0_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:18  %weightsbuf_1_1_addr = getelementptr [9 x i10]* @weightsbuf_1_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_1_1_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:19  %weightsbuf_1_2_addr = getelementptr [9 x i10]* @weightsbuf_1_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_1_2_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:20  %weightsbuf_10_0_addr = getelementptr [9 x i10]* @weightsbuf_10_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_10_0_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:21  %weightsbuf_10_1_addr = getelementptr [9 x i10]* @weightsbuf_10_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_10_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:22  %weightsbuf_10_2_addr = getelementptr [9 x i10]* @weightsbuf_10_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_10_2_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:23  %weightsbuf_11_0_addr = getelementptr [9 x i10]* @weightsbuf_11_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_11_0_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:24  %weightsbuf_11_1_addr = getelementptr [9 x i10]* @weightsbuf_11_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_11_1_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:25  %weightsbuf_11_2_addr = getelementptr [9 x i10]* @weightsbuf_11_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_11_2_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:26  %weightsbuf_12_0_addr = getelementptr [9 x i10]* @weightsbuf_12_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_12_0_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:27  %weightsbuf_12_1_addr = getelementptr [9 x i10]* @weightsbuf_12_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_12_1_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:28  %weightsbuf_12_2_addr = getelementptr [9 x i10]* @weightsbuf_12_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_12_2_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:29  %weightsbuf_13_0_addr = getelementptr [9 x i10]* @weightsbuf_13_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_13_0_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:30  %weightsbuf_13_1_addr = getelementptr [9 x i10]* @weightsbuf_13_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_13_1_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:31  %weightsbuf_13_2_addr = getelementptr [9 x i10]* @weightsbuf_13_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_13_2_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:32  %weightsbuf_14_0_addr = getelementptr [9 x i10]* @weightsbuf_14_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_14_0_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:33  %weightsbuf_14_1_addr = getelementptr [9 x i10]* @weightsbuf_14_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_14_1_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:34  %weightsbuf_14_2_addr = getelementptr [9 x i10]* @weightsbuf_14_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_14_2_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:35  %weightsbuf_15_0_addr = getelementptr [9 x i10]* @weightsbuf_15_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_15_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:36  %weightsbuf_15_1_addr = getelementptr [9 x i10]* @weightsbuf_15_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_15_1_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:37  %weightsbuf_15_2_addr = getelementptr [9 x i10]* @weightsbuf_15_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_15_2_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:38  %weightsbuf_16_0_addr = getelementptr [9 x i10]* @weightsbuf_16_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_16_0_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:39  %weightsbuf_16_1_addr = getelementptr [9 x i10]* @weightsbuf_16_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_16_1_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:40  %weightsbuf_16_2_addr = getelementptr [9 x i10]* @weightsbuf_16_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_16_2_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:41  %weightsbuf_17_0_addr = getelementptr [9 x i10]* @weightsbuf_17_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_17_0_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:42  %weightsbuf_17_1_addr = getelementptr [9 x i10]* @weightsbuf_17_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_17_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:43  %weightsbuf_17_2_addr = getelementptr [9 x i10]* @weightsbuf_17_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_17_2_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:44  %weightsbuf_18_0_addr = getelementptr [9 x i10]* @weightsbuf_18_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_18_0_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:45  %weightsbuf_18_1_addr = getelementptr [9 x i10]* @weightsbuf_18_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_18_1_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:46  %weightsbuf_18_2_addr = getelementptr [9 x i10]* @weightsbuf_18_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_18_2_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:47  %weightsbuf_19_0_addr = getelementptr [9 x i10]* @weightsbuf_19_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_19_0_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:48  %weightsbuf_19_1_addr = getelementptr [9 x i10]* @weightsbuf_19_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_19_1_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:49  %weightsbuf_19_2_addr = getelementptr [9 x i10]* @weightsbuf_19_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_19_2_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:50  %weightsbuf_2_0_addr = getelementptr [9 x i10]* @weightsbuf_2_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_2_0_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:51  %weightsbuf_2_1_addr = getelementptr [9 x i10]* @weightsbuf_2_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_2_1_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:52  %weightsbuf_2_2_addr = getelementptr [9 x i10]* @weightsbuf_2_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_2_2_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:53  %weightsbuf_20_0_addr = getelementptr [9 x i10]* @weightsbuf_20_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_20_0_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:54  %weightsbuf_20_1_addr = getelementptr [9 x i10]* @weightsbuf_20_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_20_1_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:55  %weightsbuf_20_2_addr = getelementptr [9 x i10]* @weightsbuf_20_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_20_2_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:56  %weightsbuf_21_0_addr = getelementptr [9 x i10]* @weightsbuf_21_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_21_0_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:57  %weightsbuf_21_1_addr = getelementptr [9 x i10]* @weightsbuf_21_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_21_1_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:58  %weightsbuf_21_2_addr = getelementptr [9 x i10]* @weightsbuf_21_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_21_2_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:59  %weightsbuf_22_0_addr = getelementptr [9 x i10]* @weightsbuf_22_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_22_0_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:60  %weightsbuf_22_1_addr = getelementptr [9 x i10]* @weightsbuf_22_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_22_1_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:61  %weightsbuf_22_2_addr = getelementptr [9 x i10]* @weightsbuf_22_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_22_2_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:62  %weightsbuf_23_0_addr = getelementptr [9 x i10]* @weightsbuf_23_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_23_0_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:63  %weightsbuf_23_1_addr = getelementptr [9 x i10]* @weightsbuf_23_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_23_1_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:64  %weightsbuf_23_2_addr = getelementptr [9 x i10]* @weightsbuf_23_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_23_2_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:65  %weightsbuf_24_0_addr = getelementptr [9 x i10]* @weightsbuf_24_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_24_0_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:66  %weightsbuf_24_1_addr = getelementptr [9 x i10]* @weightsbuf_24_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_24_1_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:67  %weightsbuf_24_2_addr = getelementptr [9 x i10]* @weightsbuf_24_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_24_2_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:68  %weightsbuf_25_0_addr = getelementptr [9 x i10]* @weightsbuf_25_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_25_0_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:69  %weightsbuf_25_1_addr = getelementptr [9 x i10]* @weightsbuf_25_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_25_1_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:70  %weightsbuf_25_2_addr = getelementptr [9 x i10]* @weightsbuf_25_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_25_2_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:71  %weightsbuf_26_0_addr = getelementptr [9 x i10]* @weightsbuf_26_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_26_0_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:72  %weightsbuf_26_1_addr = getelementptr [9 x i10]* @weightsbuf_26_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_26_1_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:73  %weightsbuf_26_2_addr = getelementptr [9 x i10]* @weightsbuf_26_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_26_2_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:74  %weightsbuf_27_0_addr = getelementptr [9 x i10]* @weightsbuf_27_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_27_0_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:75  %weightsbuf_27_1_addr = getelementptr [9 x i10]* @weightsbuf_27_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_27_1_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:76  %weightsbuf_27_2_addr = getelementptr [9 x i10]* @weightsbuf_27_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_27_2_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:77  %weightsbuf_3_0_addr = getelementptr [9 x i10]* @weightsbuf_3_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_3_0_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:78  %weightsbuf_3_1_addr = getelementptr [9 x i10]* @weightsbuf_3_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_3_1_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:79  %weightsbuf_3_2_addr = getelementptr [9 x i10]* @weightsbuf_3_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_3_2_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:80  %weightsbuf_4_0_addr = getelementptr [9 x i10]* @weightsbuf_4_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_4_0_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:81  %weightsbuf_4_1_addr = getelementptr [9 x i10]* @weightsbuf_4_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_4_1_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:82  %weightsbuf_4_2_addr = getelementptr [9 x i10]* @weightsbuf_4_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_4_2_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:83  %weightsbuf_5_0_addr = getelementptr [9 x i10]* @weightsbuf_5_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_5_0_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:84  %weightsbuf_5_1_addr = getelementptr [9 x i10]* @weightsbuf_5_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_5_1_addr"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:85  %weightsbuf_5_2_addr = getelementptr [9 x i10]* @weightsbuf_5_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_5_2_addr"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:86  %weightsbuf_6_0_addr = getelementptr [9 x i10]* @weightsbuf_6_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_6_0_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:87  %weightsbuf_6_1_addr = getelementptr [9 x i10]* @weightsbuf_6_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_6_1_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:88  %weightsbuf_6_2_addr = getelementptr [9 x i10]* @weightsbuf_6_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_6_2_addr"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:89  %weightsbuf_7_0_addr = getelementptr [9 x i10]* @weightsbuf_7_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_7_0_addr"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:90  %weightsbuf_7_1_addr = getelementptr [9 x i10]* @weightsbuf_7_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_7_1_addr"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:91  %weightsbuf_7_2_addr = getelementptr [9 x i10]* @weightsbuf_7_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_7_2_addr"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:92  %weightsbuf_8_0_addr = getelementptr [9 x i10]* @weightsbuf_8_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_8_0_addr"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:93  %weightsbuf_8_1_addr = getelementptr [9 x i10]* @weightsbuf_8_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_8_1_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:94  %weightsbuf_8_2_addr = getelementptr [9 x i10]* @weightsbuf_8_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_8_2_addr"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:95  %weightsbuf_9_0_addr = getelementptr [9 x i10]* @weightsbuf_9_0, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_9_0_addr"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:96  %weightsbuf_9_1_addr = getelementptr [9 x i10]* @weightsbuf_9_1, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_9_1_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i.i.i:97  %weightsbuf_9_2_addr = getelementptr [9 x i10]* @weightsbuf_9_2, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_9_2_addr"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:98  store i10 0, i10* %weightsbuf_0_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:99  store i10 0, i10* %weightsbuf_0_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:100  store i10 0, i10* %weightsbuf_0_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:101  store i10 0, i10* %weightsbuf_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:102  store i10 0, i10* %weightsbuf_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:103  store i10 0, i10* %weightsbuf_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:104  store i10 0, i10* %weightsbuf_2_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:105  store i10 0, i10* %weightsbuf_2_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:106  store i10 0, i10* %weightsbuf_2_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:107  store i10 0, i10* %weightsbuf_3_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:108  store i10 0, i10* %weightsbuf_3_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:109  store i10 0, i10* %weightsbuf_3_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:110  store i10 0, i10* %weightsbuf_4_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:111  store i10 0, i10* %weightsbuf_4_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:112  store i10 0, i10* %weightsbuf_4_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:113  store i10 0, i10* %weightsbuf_5_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:114  store i10 0, i10* %weightsbuf_5_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:115  store i10 0, i10* %weightsbuf_5_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:116  store i10 0, i10* %weightsbuf_6_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:117  store i10 0, i10* %weightsbuf_6_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:118  store i10 0, i10* %weightsbuf_6_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:119  store i10 0, i10* %weightsbuf_7_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:120  store i10 0, i10* %weightsbuf_7_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:121  store i10 0, i10* %weightsbuf_7_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:122  store i10 0, i10* %weightsbuf_8_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:123  store i10 0, i10* %weightsbuf_8_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:124  store i10 0, i10* %weightsbuf_8_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:125  store i10 0, i10* %weightsbuf_9_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:126  store i10 0, i10* %weightsbuf_9_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:127  store i10 0, i10* %weightsbuf_9_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:128  store i10 0, i10* %weightsbuf_10_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:129  store i10 0, i10* %weightsbuf_10_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:130  store i10 0, i10* %weightsbuf_10_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:131  store i10 0, i10* %weightsbuf_11_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:132  store i10 0, i10* %weightsbuf_11_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:133  store i10 0, i10* %weightsbuf_11_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:134  store i10 0, i10* %weightsbuf_12_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:135  store i10 0, i10* %weightsbuf_12_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:136  store i10 0, i10* %weightsbuf_12_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:137  store i10 0, i10* %weightsbuf_13_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:138  store i10 0, i10* %weightsbuf_13_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:139  store i10 0, i10* %weightsbuf_13_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:140  store i10 0, i10* %weightsbuf_14_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:141  store i10 0, i10* %weightsbuf_14_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:142  store i10 0, i10* %weightsbuf_14_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:143  store i10 0, i10* %weightsbuf_15_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:144  store i10 0, i10* %weightsbuf_15_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:145  store i10 0, i10* %weightsbuf_15_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:146  store i10 0, i10* %weightsbuf_16_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:147  store i10 0, i10* %weightsbuf_16_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:148  store i10 0, i10* %weightsbuf_16_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:149  store i10 0, i10* %weightsbuf_17_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:150  store i10 0, i10* %weightsbuf_17_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:151  store i10 0, i10* %weightsbuf_17_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:152  store i10 0, i10* %weightsbuf_18_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:153  store i10 0, i10* %weightsbuf_18_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:154  store i10 0, i10* %weightsbuf_18_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:155  store i10 0, i10* %weightsbuf_19_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:156  store i10 0, i10* %weightsbuf_19_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:157  store i10 0, i10* %weightsbuf_19_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:158  store i10 0, i10* %weightsbuf_20_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:159  store i10 0, i10* %weightsbuf_20_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:160  store i10 0, i10* %weightsbuf_20_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:161  store i10 0, i10* %weightsbuf_21_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:162  store i10 0, i10* %weightsbuf_21_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:163  store i10 0, i10* %weightsbuf_21_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:164  store i10 0, i10* %weightsbuf_22_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:165  store i10 0, i10* %weightsbuf_22_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:166  store i10 0, i10* %weightsbuf_22_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:167  store i10 0, i10* %weightsbuf_23_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:168  store i10 0, i10* %weightsbuf_23_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:169  store i10 0, i10* %weightsbuf_23_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:170  store i10 0, i10* %weightsbuf_24_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:171  store i10 0, i10* %weightsbuf_24_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:172  store i10 0, i10* %weightsbuf_24_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:173  store i10 0, i10* %weightsbuf_25_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:174  store i10 0, i10* %weightsbuf_25_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:175  store i10 0, i10* %weightsbuf_25_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:176  store i10 0, i10* %weightsbuf_26_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:177  store i10 0, i10* %weightsbuf_26_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:178  store i10 0, i10* %weightsbuf_26_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:179  store i10 0, i10* %weightsbuf_27_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:180  store i10 0, i10* %weightsbuf_27_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.preheader8.preheader.i.i.i:181  store i10 0, i10* %weightsbuf_27_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader8.preheader.i.i.i:182  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_51_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.preheader.i.i.i:183  %kw = add i2 %kw_0_i_i_i_mid2, 1

]]></Node>
<StgValue><ssdm name="kw"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader.i.i.i:184  br label %.preheader8.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.i.preheader:0  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader.i.i.i:0  %indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %.preheader7.i.i.i ], [ 0, %.preheader.i.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i.i.i:1  %r_0_i_i_i = phi i6 [ %tmp_i_i_mid2_v_21, %.preheader7.i.i.i ], [ 0, %.preheader.i.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="r_0_i_i_i"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i.i.i:2  %c_0_i_i_i = phi i5 [ %c, %.preheader7.i.i.i ], [ 0, %.preheader.i.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="c_0_i_i_i"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i.i.i:3  %exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -917

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i.i.i:4  %indvar_flatten_next7 = add i11 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.i:5  br i1 %exitcond_flatten8, label %.exit, label %.preheader7.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.i.i.i:0  %r = add i6 %r_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7.i.i.i:2  %exitcond1_i_i_i = icmp eq i5 %c_0_i_i_i, -3

]]></Node>
<StgValue><ssdm name="exitcond1_i_i_i"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader7.i.i.i:3  %c_0_i_i_i_mid2 = select i1 %exitcond1_i_i_i, i5 0, i5 %c_0_i_i_i

]]></Node>
<StgValue><ssdm name="c_0_i_i_i_mid2"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7.i.i.i:4  %tmp_i_i_mid2_v_21 = select i1 %exitcond1_i_i_i, i6 %r, i6 %r_0_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_i_i_mid2_v_21"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7.i.i.i:19  %c = add i5 %c_0_i_i_i_mid2, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.i.i.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1131, i64 1131, i64 1131)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="6">
<![CDATA[
.preheader7.i.i.i:5  %tmp_i_i_mid2_cast_22 = zext i6 %tmp_i_i_mid2_v_21 to i11

]]></Node>
<StgValue><ssdm name="tmp_i_i_mid2_cast_22"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.i.i.i:6  %tmp_53 = mul i11 %tmp_i_i_mid2_cast_22, 29

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i.i.i:7  %tmp_52_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_52_i_i"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7.i.i.i:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="5">
<![CDATA[
.preheader7.i.i.i:9  %tmp_106_i_i_cast = zext i5 %c_0_i_i_i_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_106_i_i_cast"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.i.i.i:10  %tmp_54 = add i11 %tmp_53, %tmp_106_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="11">
<![CDATA[
.preheader7.i.i.i:11  %tmp_64_cast = zext i11 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i.i.i:12  %inputfm_0_addr = getelementptr [1131 x i10]* @inputfm_0, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="inputfm_0_addr"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i.i.i:13  %inputfm_1_addr = getelementptr [1131 x i10]* @inputfm_1, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="inputfm_1_addr"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i.i.i:14  %inputfm_2_addr = getelementptr [1131 x i10]* @inputfm_2, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="inputfm_2_addr"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
.preheader7.i.i.i:15  store i10 0, i10* %inputfm_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
.preheader7.i.i.i:16  store i10 0, i10* %inputfm_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
.preheader7.i.i.i:17  store i10 0, i10* %inputfm_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.i.i.i:18  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_52_i_i)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.i.i.i:20  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="272" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="32">
<![CDATA[
.exit:0  call fastcc void @read_input(i8* %weights, i32 %image_offset_read, i32 %curr_layer_in_w_read, i32 %curr_layer_in_h_read, i32 %curr_layer_in_ch_rea, i32 %curr_layer_ker_w_rea, i32 %curr_layer_ker_h_rea, i32 %curr_layer_str_w_rea, i32 %curr_layer_str_h_rea, i32 %ti_read, i32 %row_read, i32 %col_read, [1131 x i10]* nocapture @inputfm_0, [1131 x i10]* nocapture @inputfm_1, [1131 x i10]* nocapture @inputfm_2, i32 %input_offset_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="273" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="32">
<![CDATA[
.exit:0  call fastcc void @read_input(i8* %weights, i32 %image_offset_read, i32 %curr_layer_in_w_read, i32 %curr_layer_in_h_read, i32 %curr_layer_in_ch_rea, i32 %curr_layer_ker_w_rea, i32 %curr_layer_ker_h_rea, i32 %curr_layer_str_w_rea, i32 %curr_layer_str_h_rea, i32 %ti_read, i32 %row_read, i32 %col_read, [1131 x i10]* nocapture @inputfm_0, [1131 x i10]* nocapture @inputfm_1, [1131 x i10]* nocapture @inputfm_2, i32 %input_offset_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="274" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="10" op_20_bw="10" op_21_bw="10" op_22_bw="10" op_23_bw="10" op_24_bw="10" op_25_bw="10" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="10" op_31_bw="10" op_32_bw="10" op_33_bw="10" op_34_bw="10" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10" op_39_bw="10" op_40_bw="10" op_41_bw="10" op_42_bw="10" op_43_bw="10" op_44_bw="10" op_45_bw="10" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="10" op_50_bw="10" op_51_bw="10" op_52_bw="10" op_53_bw="10" op_54_bw="10" op_55_bw="10" op_56_bw="10" op_57_bw="10" op_58_bw="10" op_59_bw="10" op_60_bw="10" op_61_bw="10" op_62_bw="10" op_63_bw="10" op_64_bw="10" op_65_bw="10" op_66_bw="10" op_67_bw="10" op_68_bw="10" op_69_bw="10" op_70_bw="10" op_71_bw="10" op_72_bw="10" op_73_bw="10" op_74_bw="10" op_75_bw="10" op_76_bw="10" op_77_bw="10" op_78_bw="10" op_79_bw="10" op_80_bw="10" op_81_bw="10" op_82_bw="10" op_83_bw="10" op_84_bw="10" op_85_bw="10" op_86_bw="10" op_87_bw="10" op_88_bw="10" op_89_bw="10" op_90_bw="10" op_91_bw="10" op_92_bw="10" op_93_bw="32">
<![CDATA[
.exit:1  call fastcc void @read_weights(i8* %weights, i32 %weights_offset_read_20, i32 %curr_layer_in_ch_rea, i32 %curr_layer_out_ch_re, i32 %curr_layer_ker_w_rea, i32 %curr_layer_ker_h_rea, i32 %to_read, i32 %ti_read, [9 x i10]* nocapture @weightsbuf_0_0, [9 x i10]* nocapture @weightsbuf_0_1, [9 x i10]* nocapture @weightsbuf_0_2, [9 x i10]* nocapture @weightsbuf_1_0, [9 x i10]* nocapture @weightsbuf_1_1, [9 x i10]* nocapture @weightsbuf_1_2, [9 x i10]* nocapture @weightsbuf_2_0, [9 x i10]* nocapture @weightsbuf_2_1, [9 x i10]* nocapture @weightsbuf_2_2, [9 x i10]* nocapture @weightsbuf_3_0, [9 x i10]* nocapture @weightsbuf_3_1, [9 x i10]* nocapture @weightsbuf_3_2, [9 x i10]* nocapture @weightsbuf_4_0, [9 x i10]* nocapture @weightsbuf_4_1, [9 x i10]* nocapture @weightsbuf_4_2, [9 x i10]* nocapture @weightsbuf_5_0, [9 x i10]* nocapture @weightsbuf_5_1, [9 x i10]* nocapture @weightsbuf_5_2, [9 x i10]* nocapture @weightsbuf_6_0, [9 x i10]* nocapture @weightsbuf_6_1, [9 x i10]* nocapture @weightsbuf_6_2, [9 x i10]* nocapture @weightsbuf_7_0, [9 x i10]* nocapture @weightsbuf_7_1, [9 x i10]* nocapture @weightsbuf_7_2, [9 x i10]* nocapture @weightsbuf_8_0, [9 x i10]* nocapture @weightsbuf_8_1, [9 x i10]* nocapture @weightsbuf_8_2, [9 x i10]* nocapture @weightsbuf_9_0, [9 x i10]* nocapture @weightsbuf_9_1, [9 x i10]* nocapture @weightsbuf_9_2, [9 x i10]* nocapture @weightsbuf_10_0, [9 x i10]* nocapture @weightsbuf_10_1, [9 x i10]* nocapture @weightsbuf_10_2, [9 x i10]* nocapture @weightsbuf_11_0, [9 x i10]* nocapture @weightsbuf_11_1, [9 x i10]* nocapture @weightsbuf_11_2, [9 x i10]* nocapture @weightsbuf_12_0, [9 x i10]* nocapture @weightsbuf_12_1, [9 x i10]* nocapture @weightsbuf_12_2, [9 x i10]* nocapture @weightsbuf_13_0, [9 x i10]* nocapture @weightsbuf_13_1, [9 x i10]* nocapture @weightsbuf_13_2, [9 x i10]* nocapture @weightsbuf_14_0, [9 x i10]* nocapture @weightsbuf_14_1, [9 x i10]* nocapture @weightsbuf_14_2, [9 x i10]* nocapture @weightsbuf_15_0, [9 x i10]* nocapture @weightsbuf_15_1, [9 x i10]* nocapture @weightsbuf_15_2, [9 x i10]* nocapture @weightsbuf_16_0, [9 x i10]* nocapture @weightsbuf_16_1, [9 x i10]* nocapture @weightsbuf_16_2, [9 x i10]* nocapture @weightsbuf_17_0, [9 x i10]* nocapture @weightsbuf_17_1, [9 x i10]* nocapture @weightsbuf_17_2, [9 x i10]* nocapture @weightsbuf_18_0, [9 x i10]* nocapture @weightsbuf_18_1, [9 x i10]* nocapture @weightsbuf_18_2, [9 x i10]* nocapture @weightsbuf_19_0, [9 x i10]* nocapture @weightsbuf_19_1, [9 x i10]* nocapture @weightsbuf_19_2, [9 x i10]* nocapture @weightsbuf_20_0, [9 x i10]* nocapture @weightsbuf_20_1, [9 x i10]* nocapture @weightsbuf_20_2, [9 x i10]* nocapture @weightsbuf_21_0, [9 x i10]* nocapture @weightsbuf_21_1, [9 x i10]* nocapture @weightsbuf_21_2, [9 x i10]* nocapture @weightsbuf_22_0, [9 x i10]* nocapture @weightsbuf_22_1, [9 x i10]* nocapture @weightsbuf_22_2, [9 x i10]* nocapture @weightsbuf_23_0, [9 x i10]* nocapture @weightsbuf_23_1, [9 x i10]* nocapture @weightsbuf_23_2, [9 x i10]* nocapture @weightsbuf_24_0, [9 x i10]* nocapture @weightsbuf_24_1, [9 x i10]* nocapture @weightsbuf_24_2, [9 x i10]* nocapture @weightsbuf_25_0, [9 x i10]* nocapture @weightsbuf_25_1, [9 x i10]* nocapture @weightsbuf_25_2, [9 x i10]* nocapture @weightsbuf_26_0, [9 x i10]* nocapture @weightsbuf_26_1, [9 x i10]* nocapture @weightsbuf_26_2, [9 x i10]* nocapture @weightsbuf_27_0, [9 x i10]* nocapture @weightsbuf_27_1, [9 x i10]* nocapture @weightsbuf_27_2, i32 %weights_offset_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="275" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="10" op_20_bw="10" op_21_bw="10" op_22_bw="10" op_23_bw="10" op_24_bw="10" op_25_bw="10" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="10" op_31_bw="10" op_32_bw="10" op_33_bw="10" op_34_bw="10" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10" op_39_bw="10" op_40_bw="10" op_41_bw="10" op_42_bw="10" op_43_bw="10" op_44_bw="10" op_45_bw="10" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="10" op_50_bw="10" op_51_bw="10" op_52_bw="10" op_53_bw="10" op_54_bw="10" op_55_bw="10" op_56_bw="10" op_57_bw="10" op_58_bw="10" op_59_bw="10" op_60_bw="10" op_61_bw="10" op_62_bw="10" op_63_bw="10" op_64_bw="10" op_65_bw="10" op_66_bw="10" op_67_bw="10" op_68_bw="10" op_69_bw="10" op_70_bw="10" op_71_bw="10" op_72_bw="10" op_73_bw="10" op_74_bw="10" op_75_bw="10" op_76_bw="10" op_77_bw="10" op_78_bw="10" op_79_bw="10" op_80_bw="10" op_81_bw="10" op_82_bw="10" op_83_bw="10" op_84_bw="10" op_85_bw="10" op_86_bw="10" op_87_bw="10" op_88_bw="10" op_89_bw="10" op_90_bw="10" op_91_bw="10" op_92_bw="10" op_93_bw="32">
<![CDATA[
.exit:1  call fastcc void @read_weights(i8* %weights, i32 %weights_offset_read_20, i32 %curr_layer_in_ch_rea, i32 %curr_layer_out_ch_re, i32 %curr_layer_ker_w_rea, i32 %curr_layer_ker_h_rea, i32 %to_read, i32 %ti_read, [9 x i10]* nocapture @weightsbuf_0_0, [9 x i10]* nocapture @weightsbuf_0_1, [9 x i10]* nocapture @weightsbuf_0_2, [9 x i10]* nocapture @weightsbuf_1_0, [9 x i10]* nocapture @weightsbuf_1_1, [9 x i10]* nocapture @weightsbuf_1_2, [9 x i10]* nocapture @weightsbuf_2_0, [9 x i10]* nocapture @weightsbuf_2_1, [9 x i10]* nocapture @weightsbuf_2_2, [9 x i10]* nocapture @weightsbuf_3_0, [9 x i10]* nocapture @weightsbuf_3_1, [9 x i10]* nocapture @weightsbuf_3_2, [9 x i10]* nocapture @weightsbuf_4_0, [9 x i10]* nocapture @weightsbuf_4_1, [9 x i10]* nocapture @weightsbuf_4_2, [9 x i10]* nocapture @weightsbuf_5_0, [9 x i10]* nocapture @weightsbuf_5_1, [9 x i10]* nocapture @weightsbuf_5_2, [9 x i10]* nocapture @weightsbuf_6_0, [9 x i10]* nocapture @weightsbuf_6_1, [9 x i10]* nocapture @weightsbuf_6_2, [9 x i10]* nocapture @weightsbuf_7_0, [9 x i10]* nocapture @weightsbuf_7_1, [9 x i10]* nocapture @weightsbuf_7_2, [9 x i10]* nocapture @weightsbuf_8_0, [9 x i10]* nocapture @weightsbuf_8_1, [9 x i10]* nocapture @weightsbuf_8_2, [9 x i10]* nocapture @weightsbuf_9_0, [9 x i10]* nocapture @weightsbuf_9_1, [9 x i10]* nocapture @weightsbuf_9_2, [9 x i10]* nocapture @weightsbuf_10_0, [9 x i10]* nocapture @weightsbuf_10_1, [9 x i10]* nocapture @weightsbuf_10_2, [9 x i10]* nocapture @weightsbuf_11_0, [9 x i10]* nocapture @weightsbuf_11_1, [9 x i10]* nocapture @weightsbuf_11_2, [9 x i10]* nocapture @weightsbuf_12_0, [9 x i10]* nocapture @weightsbuf_12_1, [9 x i10]* nocapture @weightsbuf_12_2, [9 x i10]* nocapture @weightsbuf_13_0, [9 x i10]* nocapture @weightsbuf_13_1, [9 x i10]* nocapture @weightsbuf_13_2, [9 x i10]* nocapture @weightsbuf_14_0, [9 x i10]* nocapture @weightsbuf_14_1, [9 x i10]* nocapture @weightsbuf_14_2, [9 x i10]* nocapture @weightsbuf_15_0, [9 x i10]* nocapture @weightsbuf_15_1, [9 x i10]* nocapture @weightsbuf_15_2, [9 x i10]* nocapture @weightsbuf_16_0, [9 x i10]* nocapture @weightsbuf_16_1, [9 x i10]* nocapture @weightsbuf_16_2, [9 x i10]* nocapture @weightsbuf_17_0, [9 x i10]* nocapture @weightsbuf_17_1, [9 x i10]* nocapture @weightsbuf_17_2, [9 x i10]* nocapture @weightsbuf_18_0, [9 x i10]* nocapture @weightsbuf_18_1, [9 x i10]* nocapture @weightsbuf_18_2, [9 x i10]* nocapture @weightsbuf_19_0, [9 x i10]* nocapture @weightsbuf_19_1, [9 x i10]* nocapture @weightsbuf_19_2, [9 x i10]* nocapture @weightsbuf_20_0, [9 x i10]* nocapture @weightsbuf_20_1, [9 x i10]* nocapture @weightsbuf_20_2, [9 x i10]* nocapture @weightsbuf_21_0, [9 x i10]* nocapture @weightsbuf_21_1, [9 x i10]* nocapture @weightsbuf_21_2, [9 x i10]* nocapture @weightsbuf_22_0, [9 x i10]* nocapture @weightsbuf_22_1, [9 x i10]* nocapture @weightsbuf_22_2, [9 x i10]* nocapture @weightsbuf_23_0, [9 x i10]* nocapture @weightsbuf_23_1, [9 x i10]* nocapture @weightsbuf_23_2, [9 x i10]* nocapture @weightsbuf_24_0, [9 x i10]* nocapture @weightsbuf_24_1, [9 x i10]* nocapture @weightsbuf_24_2, [9 x i10]* nocapture @weightsbuf_25_0, [9 x i10]* nocapture @weightsbuf_25_1, [9 x i10]* nocapture @weightsbuf_25_2, [9 x i10]* nocapture @weightsbuf_26_0, [9 x i10]* nocapture @weightsbuf_26_1, [9 x i10]* nocapture @weightsbuf_26_2, [9 x i10]* nocapture @weightsbuf_27_0, [9 x i10]* nocapture @weightsbuf_27_1, [9 x i10]* nocapture @weightsbuf_27_2, i32 %weights_offset_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0">
<![CDATA[
.exit:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
