// Seed: 810877545
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  logic   id_6;
  logic   id_7;
  logic   id_8;
  logic   id_9;
  supply1 id_10;
  assign #id_11 id_2 = 1 * id_10[1*1];
endmodule
