#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 29 16:35:16 2020
# Process ID: 18688
# Current directory: D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10080 D:\MTM\semestr8\SDUP_BWT\BWT_2\BWT\BWT_TEST\bwt_test.xpr
# Log file: D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/vivado.log
# Journal file: D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
ipx::edit_ip_in_project -upgrade true -name bwt_ip_v1_0_project -directory D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.tmp/bwt_ip_v1_0_project d:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/ip/bwt_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/ip/bwt_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:bwt_ip:1.0 [get_ips  mb_design_bwt_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_bwt_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd]
export_ip_user_files -of_objects [get_files D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files/sim_scripts -ip_user_files_dir D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files -ipstatic_source_dir D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/modelsim} {questa=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/questa} {riviera=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/riviera} {activehdl=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/output_string_char_tri_io}} 
save_wave_config {D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
run all
run all
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
ipx::edit_ip_in_project -upgrade true -name bwt_ip_v1_0_project -directory D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.tmp/bwt_ip_v1_0_project d:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/ip/bwt_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/ip/bwt_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:bwt_ip:1.0 [get_ips  mb_design_bwt_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_bwt_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd]
export_ip_user_files -of_objects [get_files D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files/sim_scripts -ip_user_files_dir D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files -ipstatic_source_dir D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/modelsim} {questa=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/questa} {riviera=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/riviera} {activehdl=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
ipx::edit_ip_in_project -upgrade true -name bwt_ip_v1_0_project -directory D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.tmp/bwt_ip_v1_0_project d:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/ip/bwt_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/ip/bwt_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:bwt_ip:1.0 [get_ips  mb_design_bwt_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_bwt_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd]
export_ip_user_files -of_objects [get_files D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files/sim_scripts -ip_user_files_dir D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files -ipstatic_source_dir D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/modelsim} {questa=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/questa} {riviera=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/riviera} {activehdl=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_WDATA}} {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_RDATA}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_RVALID}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_RREADY}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_RRESP}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_ARREADY}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_ARVALID}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_ARADDR}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/axi_rdata}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/reg_data_out}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_RDATA}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_ARREADY}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_ARVALID}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_RRESP}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_RVALID}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/S_AXI_RREADY}} 
restart
run all
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/ADDR_LSB}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/OPT_MEM_ADDR_BITS}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/ADDR_LSB}} 
save_wave_config {D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/bwt_ip_0/inst/bwt_ip_v1_0_S00_AXI_inst/axi_araddr}} 
restart
run all
ipx::edit_ip_in_project -upgrade true -name bwt_ip_v1_0_project -directory D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.tmp/bwt_ip_v1_0_project d:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/ip/bwt_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/ip/bwt_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:bwt_ip:1.0 [get_ips  mb_design_bwt_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_bwt_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd]
export_ip_user_files -of_objects [get_files D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files/sim_scripts -ip_user_files_dir D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files -ipstatic_source_dir D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/modelsim} {questa=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/questa} {riviera=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/riviera} {activehdl=D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/bwt_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg}
report_ip_status -name ip_status 
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
run all
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
run all
close_sim
launch_simulation
open_wave_config D:/MTM/semestr8/SDUP_BWT/BWT_2/BWT/BWT_TEST/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
run all
