## Bicantor Core

### In Progress
7-stage, dual-issue pipeline with branch prediction implementing RV32I

### Planned
- Synthesis on ECP5 FPGA
- M and A extensions
- Instruction and data cache
- MMU
