.model test_1122_SR16_xcos2
.inputs net4_1 net5_1 net6_1 net2_1
.outputs net3_1 net7_1 net8_1 net9_1 net10_1 net11_1 net12_1
  
# Shift register 1input 16outputs
.subckt in2in_x1 in[0]=net2_fbout in[1]=net2_1 in[2]=net2_internal out[0]=net2_fbout
  
.subckt sftreg2 in[0]=net4_1 in[1]=net5_1 in[2]=net6_1 out[0]=net2_internal out[1]=net7_1 out[2]=net8_1 out[3]=net9_1 out[4]=net1_1 out[5]=net1_2 out[6]=net1_3 out[7]=net1_4 out[8]=net1_5 out[9]=net1_6 out[10]=net1_7 out[11]=net1_8 out[12]=net1_9 out[13]=net1_10 out[14]=net1_11 out[15]=net1_12 out[16]=net1_13 out[17]=net1_14 out[18]=net1_15 out[19]=net1_16 #sftreg2_fg =0
  
# Shift register 16inputs 1output
.subckt sftreg in[0]=net1_1 in[1]=net1_2 in[2]=net1_3 in[3]=net1_4 in[4]=net1_5 in[5]=net1_6 in[6]=net1_7 in[7]=net1_8 in[8]=net1_9 in[9]=net1_10 in[10]=net1_11 in[11]=net1_12 in[12]=net1_13 in[13]=net1_14 in[14]=net1_15 in[15]=net1_16 in[16]=net4_1 in[17]=net5_1 in[18]=net6_1 out[0]=net3_1 out[1]=net10_1 out[2]=net11_1 out[3]=net12_1 #sftreg_fg =0
  
.end
