$comment
	File created using the following command:
		vcd file Question2.msim.vcd -direction
$end
$date
	Sun Mar 20 16:43:23 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Question2_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " reset $end
$var reg 1 # S $end
$var reg 1 $ Sin $end
$var wire 1 % A [7] $end
$var wire 1 & A [6] $end
$var wire 1 ' A [5] $end
$var wire 1 ( A [4] $end
$var wire 1 ) A [3] $end
$var wire 1 * A [2] $end
$var wire 1 + A [1] $end
$var wire 1 , A [0] $end
$var wire 1 - B [7] $end
$var wire 1 . B [6] $end
$var wire 1 / B [5] $end
$var wire 1 0 B [4] $end
$var wire 1 1 B [3] $end
$var wire 1 2 B [2] $end
$var wire 1 3 B [1] $end
$var wire 1 4 B [0] $end
$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; CLK~combout $end
$var wire 1 < CLK~clkctrl_outclk $end
$var wire 1 = S~combout $end
$var wire 1 > SLB|m7|5~0_combout $end
$var wire 1 ? reset~combout $end
$var wire 1 @ reset~clkctrl_outclk $end
$var wire 1 A SLB|d7~regout $end
$var wire 1 B inst|inst6|inst1~0_combout $end
$var wire 1 C inst|inst|inst~combout $end
$var wire 1 D Sin~combout $end
$var wire 1 E SLA|d0~regout $end
$var wire 1 F SLB|m0|5~0_combout $end
$var wire 1 G SLB|d0~regout $end
$var wire 1 H inst|inst2|inst1~0_combout $end
$var wire 1 I SLA|d1~regout $end
$var wire 1 J SLB|m1|5~0_combout $end
$var wire 1 K SLB|d1~regout $end
$var wire 1 L inst|inst2|inst6~0_combout $end
$var wire 1 M inst|inst3|inst1~0_combout $end
$var wire 1 N SLA|d2~regout $end
$var wire 1 O SLB|m2|5~0_combout $end
$var wire 1 P SLB|d2~regout $end
$var wire 1 Q SLB|m3|5~0_combout $end
$var wire 1 R SLB|d3~regout $end
$var wire 1 S inst|inst4|inst1~combout $end
$var wire 1 T SLA|d3~regout $end
$var wire 1 U inst|inst3|inst6~0_combout $end
$var wire 1 V inst|inst6|inst6~1_combout $end
$var wire 1 W inst|inst5|inst1~combout $end
$var wire 1 X SLA|d4~regout $end
$var wire 1 Y inst|inst6|inst1~combout $end
$var wire 1 Z SLA|d5~regout $end
$var wire 1 [ SLB|m5|5~0_combout $end
$var wire 1 \ SLB|d5~regout $end
$var wire 1 ] inst|inst6|inst6~0_combout $end
$var wire 1 ^ SLB|m6|5~0_combout $end
$var wire 1 _ SLB|d6~regout $end
$var wire 1 ` SLB|m4|5~0_combout $end
$var wire 1 a SLB|d4~regout $end
$var wire 1 b inst|inst6|inst6~2_combout $end
$var wire 1 c inst|inst6|inst6~3_combout $end
$var wire 1 d inst|inst7|inst6~0_combout $end
$var wire 1 e inst|inst8|inst1~0_combout $end
$var wire 1 f inst|inst7|inst1~combout $end
$var wire 1 g SLA|d6~regout $end
$var wire 1 h SLA|d7~regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
0,
0+
0*
0)
0(
0'
0&
0%
04
03
02
01
00
0/
0.
0-
05
16
x7
18
19
1:
0;
0<
1=
0>
1?
1@
0A
0B
0C
1D
0E
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
$end
#10000
0"
1!
0?
1;
1<
0@
1G
1E
1J
1H
14
1,
#20000
0#
0$
0!
0=
0D
0;
0<
0J
#30000
1!
1;
1<
1I
0E
1J
0F
1C
1+
0,
#40000
0!
0;
0<
#50000
1!
1;
1<
1K
0G
1E
1L
0H
1F
13
04
1,
1M
#60000
0!
0;
0<
#70000
1!
1;
1<
1N
0I
1G
1U
1O
0M
0J
0C
1*
0+
14
1S
#80000
0!
0;
0<
#90000
1!
1;
1<
1T
1P
0N
0K
0E
1V
0S
1Q
0O
0L
0F
1C
1)
12
0*
03
0,
1W
0U
1M
0V
1S
0W
#100000
0!
0;
0<
#110000
1!
1;
1<
1R
0P
1N
0G
1E
1V
0S
1O
1F
11
02
1*
04
1,
1W
#120000
0!
0;
0<
#130000
1!
1;
1<
1X
0T
1P
1G
1b
1`
1Y
0W
0V
1S
0Q
1U
0M
1H
0C
1(
0)
12
14
0b
0Y
1W
1V
0S
1b
1Y
0W
#140000
0!
0;
0<
#150000
1!
1;
1<
1a
1Z
0X
0R
0N
1I
0E
1[
1c
1B
0`
0V
1S
0U
0O
1M
1J
0F
1C
10
1'
0(
01
0*
1+
0,
1f
0b
1W
0S
0c
0f
#160000
