// Seed: 1220907946
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output tri id_2,
    input tri id_3,
    output tri id_4,
    input wor id_5
);
  assign id_4 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output logic id_2,
    output uwire id_3
);
  initial begin : LABEL_0
    id_2 = #id_5 1;
  end
  assign id_2 = id_0 + 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_0
  );
endmodule
module module_2 (
    input  tri  id_0,
    output tri0 id_1
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.type_9 = 0;
endmodule
