{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573042613410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573042613412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 09:16:53 2019 " "Processing started: Wed Nov  6 09:16:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573042613412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573042613412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sinaleira -c sinaleira " "Command: quartus_map --read_settings_files=on --write_settings_files=off sinaleira -c sinaleira" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573042613413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1573042613615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinaleira.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinaleira.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinaleira-ifsc_v1 " "Found design unit 1: sinaleira-ifsc_v1" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573042614062 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinaleira " "Found entity 1: sinaleira" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573042614062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573042614062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sinaleira " "Elaborating entity \"sinaleira\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573042614144 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD1 sinaleira.vhd(7) " "VHDL Signal Declaration warning at sinaleira.vhd(7): used implicit default value for signal \"RD1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573042614156 "|sinaleira"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "YD1 sinaleira.vhd(7) " "VHDL Signal Declaration warning at sinaleira.vhd(7): used implicit default value for signal \"YD1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573042614156 "|sinaleira"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GD1 sinaleira.vhd(7) " "VHDL Signal Declaration warning at sinaleira.vhd(7): used implicit default value for signal \"GD1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573042614156 "|sinaleira"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD2 sinaleira.vhd(7) " "VHDL Signal Declaration warning at sinaleira.vhd(7): used implicit default value for signal \"RD2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573042614156 "|sinaleira"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "YD2 sinaleira.vhd(7) " "VHDL Signal Declaration warning at sinaleira.vhd(7): used implicit default value for signal \"YD2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573042614156 "|sinaleira"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GD2 sinaleira.vhd(7) " "VHDL Signal Declaration warning at sinaleira.vhd(7): used implicit default value for signal \"GD2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573042614157 "|sinaleira"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr_state sinaleira.vhd(13) " "Verilog HDL or VHDL warning at sinaleira.vhd(13): object \"pr_state\" assigned a value but never read" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573042614157 "|sinaleira"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nx_state sinaleira.vhd(13) " "VHDL Signal Declaration warning at sinaleira.vhd(13): used implicit default value for signal \"nx_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573042614157 "|sinaleira"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RD1 GND " "Pin \"RD1\" is stuck at GND" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573042614532 "|sinaleira|RD1"} { "Warning" "WMLS_MLS_STUCK_PIN" "YD1 GND " "Pin \"YD1\" is stuck at GND" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573042614532 "|sinaleira|YD1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD1 GND " "Pin \"GD1\" is stuck at GND" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573042614532 "|sinaleira|GD1"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2 GND " "Pin \"RD2\" is stuck at GND" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573042614532 "|sinaleira|RD2"} { "Warning" "WMLS_MLS_STUCK_PIN" "YD2 GND " "Pin \"YD2\" is stuck at GND" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573042614532 "|sinaleira|YD2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD2 GND " "Pin \"GD2\" is stuck at GND" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573042614532 "|sinaleira|GD2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573042614532 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1573042614566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573042614800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573042614800 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573042615201 "|sinaleira|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573042615201 "|sinaleira|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1573042615201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573042615201 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573042615201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573042615201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573042615210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 09:16:55 2019 " "Processing ended: Wed Nov  6 09:16:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573042615210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573042615210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573042615210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573042615210 ""}
