//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_52
.address_size 64

	// .globl	StretchPV_IP
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9all_hostsE = 1;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_35_bitE = 2;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_37_bitE = 4;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_50_bitE = 8;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_52_bitE = 16;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_53_bitE = 32;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_60_bitE = 64;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_61_bitE = 128;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_62_bitE = 256;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_70_bitE = 512;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_72_bitE = 1024;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_75_bitE = 2048;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_80_bitE = 4096;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_86_bitE = 8192;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_87_bitE = 16384;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_89_bitE = 32768;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail9sm_90_bitE = 65536;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target6detail11all_devicesE = 131070;
.global .align 8 .b8 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target7is_hostE[8] = {1, 0, 0, 0, 0, 0, 0, 0};
.global .align 8 .b8 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target9is_deviceE[8] = {254, 255, 1, 0, 0, 0, 0, 0};
.global .align 8 .b8 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target10any_targetE[8] = {255, 255, 1, 0, 0, 0, 0, 0};
.global .align 8 .b8 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target9no_targetE[8];
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_35E = 35;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_37E = 37;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_50E = 50;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_52E = 52;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_53E = 53;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_60E = 60;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_61E = 61;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_62E = 62;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_70E = 70;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_72E = 72;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_75E = 75;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_80E = 80;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_86E = 86;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_87E = 87;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_89E = 89;
.global .align 8 .u64 _ZN43_INTERNAL_00000000_12_StretchPV_IP_1725e9092nv6target5sm_90E = 90;
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry StretchPV_IP(
	.param .u32 StretchPV_IP_param_0,
	.param .u64 StretchPV_IP_param_1,
	.param .f32 StretchPV_IP_param_2,
	.param .u64 StretchPV_IP_param_3
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<58>;
	.reg .f32 	%f<215>;
	.reg .b32 	%r<170>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<55>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u32 	%r38, [StretchPV_IP_param_0];
	ld.param.u64 	%rd19, [StretchPV_IP_param_1];
	ld.param.f32 	%f53, [StretchPV_IP_param_2];
	ld.param.u64 	%rd18, [StretchPV_IP_param_3];
	cvta.to.global.u64 	%rd1, %rd19;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r39, %ntid.x;
	mov.u32 	%r40, %ctaid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r1, %r40, %r39, %r41;
	setp.ge.s32 	%p1, %r1, %r38;
	@%p1 bra 	$L__BB0_41;

	cvt.rn.f32.s32 	%f54, %r1;
	div.rn.f32 	%f55, %f54, %f53;
	cvt.rmi.f32.f32 	%f56, %f55;
	cvt.rzi.s32.f32 	%r42, %f56;
	add.s32 	%r43, %r42, 1;
	add.s32 	%r44, %r38, -1;
	min.s32 	%r45, %r43, %r44;
	cvt.rn.f32.s32 	%f57, %r42;
	sub.f32 	%f1, %f55, %f57;
	mov.f32 	%f58, 0f3F800000;
	sub.f32 	%f59, %f58, %f1;
	mul.wide.s32 	%rd21, %r42, 8;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.v2.f32 	{%f60, %f61}, [%rd22];
	mul.f32 	%f62, %f60, %f59;
	mul.wide.s32 	%rd23, %r45, 8;
	add.s64 	%rd24, %rd1, %rd23;
	ld.global.v2.f32 	{%f63, %f64}, [%rd24];
	fma.rn.f32 	%f6, %f1, %f63, %f62;
	mul.f32 	%f65, %f1, %f64;
	fma.rn.f32 	%f7, %f59, %f61, %f65;
	abs.f32 	%f8, %f60;
	abs.f32 	%f9, %f61;
	setp.eq.f32 	%p2, %f8, 0f00000000;
	setp.eq.f32 	%p3, %f9, 0f00000000;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_2;

$L__BB0_5:
	mov.b32 	%r56, %f60;
	shr.s32 	%r57, %r56, 31;
	and.b32  	%r58, %r57, 1078530011;
	mov.b32 	%r59, %f61;
	and.b32  	%r60, %r59, -2147483648;
	or.b32  	%r61, %r58, %r60;
	mov.b32 	%f206, %r61;
	bra.uni 	$L__BB0_6;

$L__BB0_2:
	setp.eq.f32 	%p5, %f8, 0f7F800000;
	setp.eq.f32 	%p6, %f9, 0f7F800000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;

$L__BB0_4:
	mov.b32 	%r51, %f60;
	setp.lt.s32 	%p11, %r51, 0;
	selp.b32 	%r52, 1075235812, 1061752795, %p11;
	mov.b32 	%r53, %f61;
	and.b32  	%r54, %r53, -2147483648;
	or.b32  	%r55, %r52, %r54;
	mov.b32 	%f206, %r55;
	bra.uni 	$L__BB0_6;

$L__BB0_3:
	max.f32 	%f66, %f9, %f8;
	min.f32 	%f67, %f9, %f8;
	div.rn.f32 	%f68, %f67, %f66;
	mul.rn.f32 	%f69, %f68, %f68;
	mov.f32 	%f70, 0fC0B59883;
	mov.f32 	%f71, 0fBF52C7EA;
	fma.rn.f32 	%f72, %f69, %f71, %f70;
	mov.f32 	%f73, 0fC0D21907;
	fma.rn.f32 	%f74, %f72, %f69, %f73;
	mul.f32 	%f75, %f69, %f74;
	mul.f32 	%f76, %f68, %f75;
	add.f32 	%f77, %f69, 0f41355DC0;
	mov.f32 	%f78, 0f41E6BD60;
	fma.rn.f32 	%f79, %f77, %f69, %f78;
	mov.f32 	%f80, 0f419D92C8;
	fma.rn.f32 	%f81, %f79, %f69, %f80;
	rcp.rn.f32 	%f82, %f81;
	fma.rn.f32 	%f83, %f76, %f82, %f68;
	mov.f32 	%f84, 0f3FC90FDB;
	sub.f32 	%f85, %f84, %f83;
	setp.gt.f32 	%p8, %f9, %f8;
	selp.f32 	%f86, %f85, %f83, %p8;
	mov.b32 	%r46, %f60;
	setp.lt.s32 	%p9, %r46, 0;
	mov.f32 	%f87, 0f40490FDB;
	sub.f32 	%f88, %f87, %f86;
	selp.f32 	%f89, %f88, %f86, %p9;
	mov.b32 	%r47, %f89;
	mov.b32 	%r48, %f61;
	and.b32  	%r49, %r48, -2147483648;
	or.b32  	%r50, %r49, %r47;
	mov.b32 	%f90, %r50;
	add.f32 	%f91, %f8, %f9;
	setp.le.f32 	%p10, %f91, 0f7F800000;
	selp.f32 	%f206, %f90, %f91, %p10;

$L__BB0_6:
	abs.f32 	%f14, %f63;
	setp.eq.f32 	%p12, %f14, 0f00000000;
	abs.f32 	%f15, %f64;
	setp.eq.f32 	%p13, %f15, 0f00000000;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_7;

$L__BB0_10:
	mov.b32 	%r72, %f63;
	shr.s32 	%r73, %r72, 31;
	and.b32  	%r74, %r73, 1078530011;
	mov.b32 	%r75, %f64;
	and.b32  	%r76, %r75, -2147483648;
	or.b32  	%r77, %r74, %r76;
	mov.b32 	%f207, %r77;
	bra.uni 	$L__BB0_11;

$L__BB0_7:
	setp.eq.f32 	%p15, %f14, 0f7F800000;
	setp.eq.f32 	%p16, %f15, 0f7F800000;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_8;

$L__BB0_9:
	mov.b32 	%r67, %f63;
	setp.lt.s32 	%p21, %r67, 0;
	selp.b32 	%r68, 1075235812, 1061752795, %p21;
	mov.b32 	%r69, %f64;
	and.b32  	%r70, %r69, -2147483648;
	or.b32  	%r71, %r68, %r70;
	mov.b32 	%f207, %r71;
	bra.uni 	$L__BB0_11;

$L__BB0_8:
	max.f32 	%f92, %f15, %f14;
	min.f32 	%f93, %f15, %f14;
	div.rn.f32 	%f94, %f93, %f92;
	mul.rn.f32 	%f95, %f94, %f94;
	mov.f32 	%f96, 0fC0B59883;
	mov.f32 	%f97, 0fBF52C7EA;
	fma.rn.f32 	%f98, %f95, %f97, %f96;
	mov.f32 	%f99, 0fC0D21907;
	fma.rn.f32 	%f100, %f98, %f95, %f99;
	mul.f32 	%f101, %f95, %f100;
	mul.f32 	%f102, %f94, %f101;
	add.f32 	%f103, %f95, 0f41355DC0;
	mov.f32 	%f104, 0f41E6BD60;
	fma.rn.f32 	%f105, %f103, %f95, %f104;
	mov.f32 	%f106, 0f419D92C8;
	fma.rn.f32 	%f107, %f105, %f95, %f106;
	rcp.rn.f32 	%f108, %f107;
	fma.rn.f32 	%f109, %f102, %f108, %f94;
	mov.f32 	%f110, 0f3FC90FDB;
	sub.f32 	%f111, %f110, %f109;
	setp.gt.f32 	%p18, %f15, %f14;
	selp.f32 	%f112, %f111, %f109, %p18;
	mov.b32 	%r62, %f63;
	setp.lt.s32 	%p19, %r62, 0;
	mov.f32 	%f113, 0f40490FDB;
	sub.f32 	%f114, %f113, %f112;
	selp.f32 	%f115, %f114, %f112, %p19;
	mov.b32 	%r63, %f115;
	mov.b32 	%r64, %f64;
	and.b32  	%r65, %r64, -2147483648;
	or.b32  	%r66, %r65, %r63;
	mov.b32 	%f116, %r66;
	add.f32 	%f117, %f14, %f15;
	setp.le.f32 	%p20, %f117, 0f7F800000;
	selp.f32 	%f207, %f116, %f117, %p20;

$L__BB0_11:
	sub.f32 	%f118, %f207, %f206;
	setp.gt.f32 	%p22, %f118, 0f40490FDB;
	add.f32 	%f119, %f118, 0fC0C90FDB;
	selp.f32 	%f120, %f119, %f118, %p22;
	setp.lt.f32 	%p23, %f120, 0fC0490FDB;
	add.f32 	%f121, %f120, 0f40C90FDB;
	selp.f32 	%f122, %f121, %f120, %p23;
	fma.rn.f32 	%f20, %f1, %f122, %f206;
	cvt.s64.s32 	%rd3, %r1;
	cvta.to.global.u64 	%rd25, %rd18;
	mul.wide.s32 	%rd26, %r1, 8;
	add.s64 	%rd4, %rd25, %rd26;
	ld.global.v2.f32 	{%f123, %f124}, [%rd4];
	abs.f32 	%f23, %f123;
	abs.f32 	%f24, %f124;
	setp.eq.f32 	%p24, %f23, 0f00000000;
	setp.eq.f32 	%p25, %f24, 0f00000000;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_12;

$L__BB0_15:
	mov.b32 	%r88, %f123;
	shr.s32 	%r89, %r88, 31;
	and.b32  	%r90, %r89, 1078530011;
	mov.b32 	%r91, %f124;
	and.b32  	%r92, %r91, -2147483648;
	or.b32  	%r93, %r90, %r92;
	mov.b32 	%f208, %r93;
	bra.uni 	$L__BB0_16;

$L__BB0_12:
	setp.eq.f32 	%p27, %f23, 0f7F800000;
	setp.eq.f32 	%p28, %f24, 0f7F800000;
	and.pred  	%p29, %p27, %p28;
	@%p29 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_13;

$L__BB0_14:
	mov.b32 	%r83, %f123;
	setp.lt.s32 	%p33, %r83, 0;
	selp.b32 	%r84, 1075235812, 1061752795, %p33;
	mov.b32 	%r85, %f124;
	and.b32  	%r86, %r85, -2147483648;
	or.b32  	%r87, %r84, %r86;
	mov.b32 	%f208, %r87;
	bra.uni 	$L__BB0_16;

$L__BB0_13:
	max.f32 	%f125, %f24, %f23;
	min.f32 	%f126, %f24, %f23;
	div.rn.f32 	%f127, %f126, %f125;
	mul.rn.f32 	%f128, %f127, %f127;
	mov.f32 	%f129, 0fC0B59883;
	mov.f32 	%f130, 0fBF52C7EA;
	fma.rn.f32 	%f131, %f128, %f130, %f129;
	mov.f32 	%f132, 0fC0D21907;
	fma.rn.f32 	%f133, %f131, %f128, %f132;
	mul.f32 	%f134, %f128, %f133;
	mul.f32 	%f135, %f127, %f134;
	add.f32 	%f136, %f128, 0f41355DC0;
	mov.f32 	%f137, 0f41E6BD60;
	fma.rn.f32 	%f138, %f136, %f128, %f137;
	mov.f32 	%f139, 0f419D92C8;
	fma.rn.f32 	%f140, %f138, %f128, %f139;
	rcp.rn.f32 	%f141, %f140;
	fma.rn.f32 	%f142, %f135, %f141, %f127;
	mov.f32 	%f143, 0f3FC90FDB;
	sub.f32 	%f144, %f143, %f142;
	setp.gt.f32 	%p30, %f24, %f23;
	selp.f32 	%f145, %f144, %f142, %p30;
	mov.b32 	%r78, %f123;
	setp.lt.s32 	%p31, %r78, 0;
	mov.f32 	%f146, 0f40490FDB;
	sub.f32 	%f147, %f146, %f145;
	selp.f32 	%f148, %f147, %f145, %p31;
	mov.b32 	%r79, %f148;
	mov.b32 	%r80, %f124;
	and.b32  	%r81, %r80, -2147483648;
	or.b32  	%r82, %r81, %r79;
	mov.b32 	%f149, %r82;
	add.f32 	%f150, %f23, %f24;
	setp.le.f32 	%p32, %f150, 0f7F800000;
	selp.f32 	%f208, %f149, %f150, %p32;

$L__BB0_16:
	sub.f32 	%f151, %f20, %f208;
	setp.gt.f32 	%p34, %f151, 0f40490FDB;
	add.f32 	%f152, %f151, 0fC0C90FDB;
	selp.f32 	%f153, %f152, %f151, %p34;
	setp.lt.f32 	%p35, %f153, 0fC0490FDB;
	add.f32 	%f154, %f153, 0f40C90FDB;
	selp.f32 	%f155, %f154, %f153, %p35;
	add.f32 	%f29, %f208, %f155;
	abs.f32 	%f156, %f7;
	mov.b32 	%r94, %f156;
	abs.f32 	%f157, %f6;
	mov.b32 	%r95, %f157;
	min.s32 	%r96, %r94, %r95;
	mov.b32 	%f158, %r96;
	max.s32 	%r97, %r94, %r95;
	mov.b32 	%f159, %r97;
	and.b32  	%r98, %r97, -33554432;
	mov.u32 	%r99, 2122317824;
	sub.s32 	%r100, %r99, %r98;
	mov.b32 	%f160, %r100;
	mul.f32 	%f161, %f158, %f160;
	mul.f32 	%f162, %f159, %f160;
	mul.f32 	%f163, %f161, %f161;
	fma.rn.f32 	%f164, %f162, %f162, %f163;
	sqrt.rn.f32 	%f165, %f164;
	or.b32  	%r101, %r98, 8388608;
	mov.b32 	%f166, %r101;
	mul.f32 	%f167, %f165, %f166;
	setp.eq.f32 	%p36, %f158, 0f00000000;
	selp.f32 	%f168, %f159, %f167, %p36;
	setp.eq.f32 	%p37, %f158, 0f7F800000;
	selp.f32 	%f30, 0f7F800000, %f168, %p37;
	mul.f32 	%f169, %f29, 0f3F22F983;
	cvt.rni.s32.f32 	%r169, %f169;
	cvt.rn.f32.s32 	%f170, %r169;
	mov.f32 	%f171, 0fBFC90FDA;
	fma.rn.f32 	%f172, %f170, %f171, %f29;
	mov.f32 	%f173, 0fB3A22168;
	fma.rn.f32 	%f174, %f170, %f173, %f172;
	mov.f32 	%f175, 0fA7C234C5;
	fma.rn.f32 	%f212, %f170, %f175, %f174;
	abs.f32 	%f32, %f29;
	setp.ltu.f32 	%p38, %f32, 0f47CE4780;
	add.s64 	%rd5, %rd2, 24;
	mov.u32 	%r165, %r169;
	mov.f32 	%f209, %f212;
	@%p38 bra 	$L__BB0_24;

	setp.eq.f32 	%p39, %f32, 0f7F800000;
	@%p39 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_18;

$L__BB0_23:
	mov.f32 	%f178, 0f00000000;
	mul.rn.f32 	%f209, %f29, %f178;
	mov.u32 	%r165, 0;
	bra.uni 	$L__BB0_24;

$L__BB0_18:
	mov.b32 	%r3, %f29;
	bfe.u32 	%r103, %r3, 23, 8;
	add.s32 	%r4, %r103, -128;
	shl.b32 	%r104, %r3, 8;
	or.b32  	%r5, %r104, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd51, 0;
	mov.u32 	%r162, 0;
	mov.u64 	%rd50, __cudart_i2opi_f;
	mov.u64 	%rd49, %rd2;

$L__BB0_19:
	.pragma "nounroll";
	ld.global.nc.u32 	%r105, [%rd50];
	mad.wide.u32 	%rd29, %r105, %r5, %rd51;
	shr.u64 	%rd51, %rd29, 32;
	st.local.u32 	[%rd49], %rd29;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r162, %r162, 1;
	setp.ne.s32 	%p40, %r162, 6;
	@%p40 bra 	$L__BB0_19;

	st.local.u32 	[%rd5], %rd51;
	mov.u32 	%r106, 4;
	sub.s32 	%r9, %r106, %r6;
	mov.u32 	%r107, 6;
	sub.s32 	%r108, %r107, %r6;
	mul.wide.s32 	%rd30, %r108, 4;
	add.s64 	%rd31, %rd2, %rd30;
	ld.local.u32 	%r163, [%rd31];
	ld.local.u32 	%r164, [%rd31+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p41, %r12, 0;
	@%p41 bra 	$L__BB0_22;

	mov.u32 	%r109, 32;
	sub.s32 	%r110, %r109, %r12;
	shr.u32 	%r111, %r164, %r110;
	shl.b32 	%r112, %r163, %r12;
	add.s32 	%r163, %r111, %r112;
	mul.wide.s32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.local.u32 	%r113, [%rd33];
	shr.u32 	%r114, %r113, %r110;
	shl.b32 	%r115, %r164, %r12;
	add.s32 	%r164, %r114, %r115;

$L__BB0_22:
	and.b32  	%r116, %r3, -2147483648;
	shr.u32 	%r117, %r164, 30;
	shl.b32 	%r118, %r163, 2;
	or.b32  	%r119, %r117, %r118;
	shr.u32 	%r120, %r119, 31;
	shr.u32 	%r121, %r163, 30;
	add.s32 	%r122, %r120, %r121;
	neg.s32 	%r123, %r122;
	setp.eq.s32 	%p42, %r116, 0;
	selp.b32 	%r165, %r122, %r123, %p42;
	setp.ne.s32 	%p43, %r120, 0;
	xor.b32  	%r124, %r116, -2147483648;
	selp.b32 	%r125, %r124, %r116, %p43;
	selp.b32 	%r126, -1, 0, %p43;
	xor.b32  	%r127, %r119, %r126;
	shl.b32 	%r128, %r164, 2;
	xor.b32  	%r129, %r128, %r126;
	cvt.u64.u32 	%rd34, %r127;
	cvt.u64.u32 	%rd35, %r129;
	bfi.b64 	%rd36, %rd34, %rd35, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd36;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f176, %fd2;
	setp.eq.s32 	%p44, %r125, 0;
	neg.f32 	%f177, %f176;
	selp.f32 	%f209, %f176, %f177, %p44;

$L__BB0_24:
	add.s32 	%r19, %r165, 1;
	and.b32  	%r20, %r19, 1;
	setp.eq.s32 	%p45, %r20, 0;
	selp.f32 	%f36, %f209, 0f3F800000, %p45;
	mul.rn.f32 	%f37, %f209, %f209;
	mov.f32 	%f210, 0fB94D4153;
	@%p45 bra 	$L__BB0_26;

	mov.f32 	%f180, 0fBAB607ED;
	mov.f32 	%f181, 0f37CBAC00;
	fma.rn.f32 	%f210, %f181, %f37, %f180;

$L__BB0_26:
	selp.f32 	%f182, 0f3C0885E4, 0f3D2AAABB, %p45;
	fma.rn.f32 	%f183, %f210, %f37, %f182;
	selp.f32 	%f184, 0fBE2AAAA8, 0fBEFFFFFF, %p45;
	fma.rn.f32 	%f185, %f183, %f37, %f184;
	mov.f32 	%f186, 0f00000000;
	fma.rn.f32 	%f187, %f37, %f36, %f186;
	fma.rn.f32 	%f211, %f185, %f187, %f36;
	and.b32  	%r131, %r19, 2;
	setp.eq.s32 	%p47, %r131, 0;
	@%p47 bra 	$L__BB0_28;

	mov.f32 	%f189, 0fBF800000;
	fma.rn.f32 	%f211, %f211, %f189, %f186;

$L__BB0_28:
	@%p38 bra 	$L__BB0_36;

	setp.eq.f32 	%p49, %f32, 0f7F800000;
	@%p49 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_30;

$L__BB0_35:
	mov.f32 	%f192, 0f00000000;
	mul.rn.f32 	%f212, %f29, %f192;
	mov.u32 	%r169, 0;
	bra.uni 	$L__BB0_36;

$L__BB0_30:
	mov.b32 	%r21, %f29;
	bfe.u32 	%r133, %r21, 23, 8;
	add.s32 	%r22, %r133, -128;
	shl.b32 	%r134, %r21, 8;
	or.b32  	%r23, %r134, -2147483648;
	shr.u32 	%r24, %r22, 5;
	mov.u64 	%rd54, 0;
	mov.u32 	%r166, 0;
	mov.u64 	%rd53, __cudart_i2opi_f;
	mov.u64 	%rd52, %rd2;

$L__BB0_31:
	.pragma "nounroll";
	ld.global.nc.u32 	%r135, [%rd53];
	mad.wide.u32 	%rd39, %r135, %r23, %rd54;
	shr.u64 	%rd54, %rd39, 32;
	st.local.u32 	[%rd52], %rd39;
	add.s64 	%rd53, %rd53, 4;
	add.s64 	%rd52, %rd52, 4;
	add.s32 	%r166, %r166, 1;
	setp.ne.s32 	%p50, %r166, 6;
	@%p50 bra 	$L__BB0_31;

	st.local.u32 	[%rd5], %rd54;
	mov.u32 	%r136, 4;
	sub.s32 	%r27, %r136, %r24;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r24;
	mul.wide.s32 	%rd40, %r138, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.local.u32 	%r167, [%rd41];
	ld.local.u32 	%r168, [%rd41+-4];
	and.b32  	%r30, %r22, 31;
	setp.eq.s32 	%p51, %r30, 0;
	@%p51 bra 	$L__BB0_34;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r30;
	shr.u32 	%r141, %r168, %r140;
	shl.b32 	%r142, %r167, %r30;
	add.s32 	%r167, %r141, %r142;
	mul.wide.s32 	%rd42, %r27, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.local.u32 	%r143, [%rd43];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r168, %r30;
	add.s32 	%r168, %r144, %r145;

$L__BB0_34:
	and.b32  	%r146, %r21, -2147483648;
	shr.u32 	%r147, %r168, 30;
	shl.b32 	%r148, %r167, 2;
	or.b32  	%r149, %r147, %r148;
	shr.u32 	%r150, %r149, 31;
	shr.u32 	%r151, %r167, 30;
	add.s32 	%r152, %r150, %r151;
	neg.s32 	%r153, %r152;
	setp.eq.s32 	%p52, %r146, 0;
	selp.b32 	%r169, %r152, %r153, %p52;
	setp.ne.s32 	%p53, %r150, 0;
	xor.b32  	%r154, %r146, -2147483648;
	selp.b32 	%r155, %r154, %r146, %p53;
	selp.b32 	%r156, -1, 0, %p53;
	xor.b32  	%r157, %r149, %r156;
	shl.b32 	%r158, %r168, 2;
	xor.b32  	%r159, %r158, %r156;
	cvt.u64.u32 	%rd44, %r157;
	cvt.u64.u32 	%rd45, %r159;
	bfi.b64 	%rd46, %rd44, %rd45, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd46;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f190, %fd4;
	setp.eq.s32 	%p54, %r155, 0;
	neg.f32 	%f191, %f190;
	selp.f32 	%f212, %f190, %f191, %p54;

$L__BB0_36:
	and.b32  	%r37, %r169, 1;
	setp.eq.s32 	%p55, %r37, 0;
	selp.f32 	%f46, %f212, 0f3F800000, %p55;
	mul.rn.f32 	%f47, %f212, %f212;
	mov.f32 	%f213, 0fB94D4153;
	@%p55 bra 	$L__BB0_38;

	mov.f32 	%f194, 0fBAB607ED;
	mov.f32 	%f195, 0f37CBAC00;
	fma.rn.f32 	%f213, %f195, %f47, %f194;

$L__BB0_38:
	selp.f32 	%f196, 0f3C0885E4, 0f3D2AAABB, %p55;
	fma.rn.f32 	%f197, %f213, %f47, %f196;
	selp.f32 	%f198, 0fBE2AAAA8, 0fBEFFFFFF, %p55;
	fma.rn.f32 	%f199, %f197, %f47, %f198;
	mov.f32 	%f200, 0f00000000;
	fma.rn.f32 	%f201, %f47, %f46, %f200;
	fma.rn.f32 	%f214, %f199, %f201, %f46;
	and.b32  	%r161, %r169, 2;
	setp.eq.s32 	%p57, %r161, 0;
	@%p57 bra 	$L__BB0_40;

	mov.f32 	%f203, 0fBF800000;
	fma.rn.f32 	%f214, %f214, %f203, %f200;

$L__BB0_40:
	bar.sync 	0;
	mul.f32 	%f204, %f30, %f214;
	mul.f32 	%f205, %f30, %f211;
	shl.b64 	%rd47, %rd3, 3;
	add.s64 	%rd48, %rd1, %rd47;
	st.global.v2.f32 	[%rd48], {%f205, %f204};
	st.global.v2.f32 	[%rd4], {%f205, %f204};

$L__BB0_41:
	ret;

}

 