http://dl.acm.org/citation.cfm?id=3021736 || Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks. || ['Yufei Ma', 'Yu Cao', 'Sarma B. K. Vrudhula', 'Jae-sun Seo']
http://dx.doi.org/10.1109/TVLSI.2016.2527783 || Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops. || ['Niranjan Kulkarni', 'Jinghua Yang', 'Jae-sun Seo', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/2847263.2847276 || Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks. || ['Naveen Suda', 'Vikas Chandra', 'Ganesh Dasika', 'Abinash Mohanty', 'Yufei Ma', 'Sarma B. K. Vrudhula', 'Jae-sun Seo', 'Yu Cao']
http://dx.doi.org/10.1109/FPL.2016.7577356 || Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA. || ['Yufei Ma', 'Naveen Suda', 'Yu Cao', 'Jae-sun Seo', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/HPCA.2016.7446053 || Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee. || ['Benjamin Gaudette', 'Carole-Jean Wu', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ISCAS.2016.7527184 || High-performance face detection with CPU-FPGA acceleration. || ['Abinash Mohanty', 'Naveen Suda', 'Minkyu Kim', 'Sarma B. K. Vrudhula', 'Jae-sun Seo', 'Yu Cao']
http://dx.doi.org/10.1109/ISCAS.2016.7539047 || Demonstration of spike timing dependent plasticity in CBRAM devices with silicon neurons. || ['Debayan Mahalanabis', 'M. Sivaraj', 'W. Chen', 'S. Shah', 'Hugh J. Barnaby', 'Michael N. Kozicki', 'Jennifer Blain Christen', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ISQED.2016.7479225 || Digital IP protection using threshold voltage control. || ['Joseph Davis', 'Niranjan Kulkarni', 'Jinghua Yang', 'Aykut Dengi', 'Sarma B. K. Vrudhula']
http://arxiv.org/abs/1603.07370 || Digital IP Protection Using Threshold Voltage Control. || ['Joseph Davis', 'Niranjan Kulkarni', 'Jinghua Yang', 'Aykut Dengi', 'Sarma B. K. Vrudhula']
http://arxiv.org/abs/1603.07371 || Efficient Enumeration of Unidirectional Cuts for Technology Mapping of Boolean Networks. || ['Niranjan Kulkarni', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/JETCAS.2015.2426495 || Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration. || ['Deepak Kadetotad', 'Zihan Xu', 'Abinash Mohanty', 'Pai-Yu Chen', 'Binbin Lin', 'Jieping Ye', 'Sarma B. K. Vrudhula', 'Shimeng Yu', 'Yu Cao', 'Jae-sun Seo']
http://dx.doi.org/10.1109/JETCAS.2015.2433571 || A Nonvolatile Sense Amplifier Flip-Flop Using Programmable Metallization Cells. || ['Debayan Mahalanabis', 'Vineeth Bharadwaj', 'Hugh J. Barnaby', 'Sarma B. K. Vrudhula', 'Michael N. Kozicki']
http://dx.doi.org/10.1016/j.micpro.2015.09.013 || Thermal aware floorplanning incorporating temperature dependent wire delay estimation. || ['Andreas Thor Winther', 'Wei Liu 0016', 'Alberto Nannarelli', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/CICC.2015.7338369 || Dynamic and leakage power reduction of ASICs using configurable threshold logic gates. || ['Jinghua Yang', 'Joseph Davis', 'Niranjan Kulkarni', 'Jae-sun Seo', 'Sarma B. K. Vrudhula']
http://dl.acm.org/citation.cfm?id=2755947 || Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip. || ['Pai-Yu Chen', 'Deepak Kadetotad', 'Zihan Xu', 'Abinash Mohanty', 'Binbin Lin', 'Jieping Ye', 'Sarma B. K. Vrudhula', 'Jae-sun Seo', 'Yu Cao', 'Shimeng Yu']
http://dx.doi.org/10.1109/ICCAD.2015.7372570 || Mitigating Effects of Non-ideal Synaptic Device Characteristics for On-chip Learning. || ['Pai-Yu Chen', 'Binbin Lin', 'I-Ting Wang', 'Tuo-Hung Hou', 'Jieping Ye', 'Sarma B. K. Vrudhula', 'Jae-sun Seo', 'Yu Cao', 'Shimeng Yu']
http://dx.doi.org/10.1109/ICCD.2015.7357144 || Energy-efficient reconstruction of compressively sensed bioelectrical signals with stochastic computing circuits. || ['Yufei Ma', 'Minkyu Kim', 'Yu Cao', 'Jae-sun Seo', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ISCAS.2015.7168648 || Design of threshold logic gates using emerging devices. || ['Sarma B. K. Vrudhula', 'Niranjan Kulkami', 'Jinghua Yang']
http://dx.doi.org/10.1109/ISCAS.2015.7168760 || Fast and robust differential flipflops and their extension to multi-input threshold gates. || ['Jinghua Yang', 'Niranjan Kulkarni', 'Joseph Davis', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.3233/FI-2014-1098 || The Stochastic Loss of Spikes in Spiking Neural P Systems: Design and Implementation of Reliable Arithmetic Circuits. || ['Zihan Xu', 'Matteo Cavaliere', 'Pei An', 'Sarma B. K. Vrudhula', 'Yu Cao']
http://dx.doi.org/10.1016/j.jpdc.2013.09.013 || Spintronic Threshold Logic Array (STLA) - A compact, low leakage, non-volatile gate array architecture. || ['Nishant Nukala', 'Niranjan Kulkarni', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TC.2012.213 || Energy-Efficient Operation of Multicore Processors by DVFS, Task Migration, and Active Cooling. || ['Vinay Hanumaiah', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/2661430 || STEAM: A Smart Temperature and Energy Aware Multicore Controller. || ['Vinay Hanumaiah', 'Digant Desai', 'Benjamin Gaudette', 'Carole-Jean Wu', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/2594792 || Maximizing Quality of Coverage under Connectivity Constraints in Solar-Powered Active Wireless Sensor Networks. || ['Benjamin Gaudette', 'Vinay Hanumaiah', 'Marwan Krunz', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1016/j.procs.2014.11.094 || Parallel Programming of Resistive Cross-point Array for Synaptic Plasticity. || ['Zihan Xu', 'Abinash Mohanty', 'Pai-Yu Chen', 'Deepak Kadetotad', 'Binbin Lin', 'Jieping Ye', 'Sarma B. K. Vrudhula', 'Shimeng Yu', 'Jae-sun Seo', 'Yu Cao']
http://doi.acm.org/10.1145/2593069.2593100 || Branch-Aware Loop Mapping on CGRAs. || ['Mahdi Hamzeh', 'Aviral Shrivastava', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/FPT.2014.7082804 || A fast, energy efficient, field programmable threshold-logic array. || ['Niranjan Kulkarni', 'Jinghua Yang', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/NANOARCH.2014.6880500 || Integration of threshold logic gates with RRAM devices for energy efficient and robust operation. || ['Jinghua Yang', 'Niranjan Kulkarni', 'Shimeng Yu', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/2463209.2488756 || REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs). || ['Mahdi Hamzeh', 'Aviral Shrivastava', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TC.2011.156 || Temperature-Aware DVFS for Hard Real-Time Applications on Multicore Processors. || ['Vinay Hanumaiah', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/2228360.2228600 || EPIMap: using epimorphism to map applications on CGRAs. || ['Mahdi Hamzeh', 'Aviral Shrivastava', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/2429384.2429514 || Minimizing area and power of sequential CMOS circuits using threshold decomposition. || ['Niranjan Kulkarni', 'Nishant Nukala', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/INFCOM.2012.6195623 || Optimal range assignment in solar powered active wireless sensor networks. || ['Benjamin Gaudette', 'Vinay Hanumaiah', 'Sarma B. K. Vrudhula', 'Marwan Krunz']
http://doi.acm.org/10.1145/2765491.2765525 || Spintronic threshold logic array (STLA) - a compact, low leakage, non-volatile gate array architecture. || ['Nishant Nukala', 'Niranjan Kulkarni', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TCAD.2010.2100232 || Identification of Threshold Functions and Synthesis of Threshold Networks. || ['Tejaswi Gowda', 'Sarma B. K. Vrudhula', 'Niranjan Kulkarni', 'Krzysztof S. Berezowski']
http://dx.doi.org/10.1109/TCAD.2011.2161308 || Performance Optimal Online DVFS and Task Migration Techniques for Thermally Constrained Multi-Core Processors. || ['Vinay Hanumaiah', 'Sarma B. K. Vrudhula', 'Karam S. Chatha']
http://dx.doi.org/10.1109/DATE.2011.5763032 || Reliability-aware thermal management for hard real-time applications on multi-core processors. || ['Vinay Hanumaiah', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1973009.1973038 || A new balanced 4-moduli set {2 || ['Gayathri Chalivendra', 'Vinay Hanumaiah', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICPP.2011.77 || Enabling Multithreading on CGRAs. || ['Aviral Shrivastava', 'Jared Pager', 'Reiley Jeyapaul', 'Mahdi Hamzeh', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/NORCHP.2011.6126741 || Temperature dependent wire delay estimation in floorplanning. || ['Andreas Thor Winther', 'Wei Liu 0016', 'Alberto Nannarelli', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TVLSI.2008.2008810 || The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis. || ['Wenping Wang', 'Shengqi Yang', 'Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula', 'Frank Liu', 'Yu Cao']
http://dx.doi.org/10.1109/TVLSI.2009.2019082 || Reducing Functional Unit Power Consumption and its Variation Using Leakage Sensors. || ['Aviral Shrivastava', 'Deepa Kannan', 'Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ISVLSI.2010.32 || A Low Power, High Performance Threshold Logic-Based Standard Cell Multiplier in 65 nm CMOS. || ['Samuel Leshner', 'Krzysztof S. Berezowski', 'Xiaoyin Yao', 'Gayathri Chalivendra', 'Saurabh Patel', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TCAD.2009.2026361 || Fast and Accurate Prediction of the Steady-State Throughput of Multicore Processors Under Thermal Constraints. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TVLSI.2008.2008432 || Maximizing the Lifetime of Embedded Systems Powered by Fuel Cell-Battery Hybrids. || ['Jianli Zhuo', 'Chaitali Chakrabarti', 'Kyungsoo Lee', 'Naehyuck Chang', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1629435.1629484 || A scalable parallel H.264 decoder on the cell broadband engine architecture. || ['Michael A. Baker', 'Pravin Dalale', 'Karam S. Chatha', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1629911.1630112 || Throughput optimal task allocation under thermal constraints for multi-core processors. || ['Vinay Hanumaiah', 'Ravishankar Rao', 'Sarma B. K. Vrudhula', 'Karam S. Chatha']
http://dx.doi.org/10.1109/DATE.2009.5090908 || Performance optimal speed control of multi-core processors under thermal constraints. || ['Vinay Hanumaiah', 'Sarma B. K. Vrudhula', 'Karam S. Chatha']
http://doi.acm.org/10.1145/1687399.1687458 || Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control. || ['Vinay Hanumaiah', 'Sarma B. K. Vrudhula', 'Karam S. Chatha']
http://dx.doi.org/10.1049/iet-cds:20070225 || Scalable model for predicting the effect of negative bias temperature instability for reliable design. || ['Sarvesh Bhardwaj', 'Wenping Wang', 'Rakesh Vattikonda', 'Yu Cao', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1166/jolpe.2008.147 || Multi-Attribute Optimization with Application to Leakage-Delay Trade-Offs Using Utility Theory. || ['Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TCAD.2008.916341 || Leakage Minimization of Digital Circuits Using Gate Sizing in the Presence of Process Variations. || ['Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TCAD.2008.927671 || A Unified Approach for Full Chip Statistical Timing and Leakage Analysis of Nanoscale Circuits Considering Intradie Process Variations. || ['Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula', 'Amit Goel']
http://doi.acm.org/10.1145/1297666.1297685 || A fuel-cell-battery hybrid for portable embedded systems. || ['Kyungsoo Lee', 'Naehyuck Chang', 'Jianli Zhuo', 'Chaitali Chakrabarti', 'Sudheendra Kadri', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ASPDAC.2008.4483925 || Decomposition based approach for synthesis of multi-level threshold logic circuits. || ['Tejaswi Gowda', 'Sarma B. K. Vrudhula']
None || Threshold Logic Gene Regulatory Model - Prediction of Dorsal-ventral Patterning and Hardware-based Simulation of Drosophila. || ['Tejaswi Gowda', 'Samuel Leshner', 'Sarma B. K. Vrudhula', 'Seungchan Kim']
http://doi.acm.org/10.1145/1391469.1391526 || Statistical waveform and current source based standard cell models for accurate timing analysis. || ['Amit Goel', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/DATE.2008.4484738 || Current source based standard cell model for accurate signal integrity and timing analysis. || ['Amit Goel', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICCAD.2008.4681627 || Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1393921.1393981 || Analytical results for design space exploration of multi-core processors employing thread migration. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula', 'Krzysztof S. Berezowski']
https://doi.org/10.1109/ISQED.2008.4479711 || A Low-Power Double-Edge-Triggered Address Pointer Circuit for FIFO Memory Design. || ['Saravanan Ramamoorthy', 'Haibo Wang', 'Sarma B. K. Vrudhula']
https://doi.org/10.1109/ISQED.2008.4479726 || A Methodology for Characterization of Large Macro Cells and IP Blocks Considering Process Variations. || ['Amit Goel', 'Sarma B. K. Vrudhula', 'Feroze Taraporevala', 'Praveen Ghanta']
http://dx.doi.org/10.1109/VLSI.2008.83 || Temperature and Process Variations Aware Power Gating of Functional Units. || ['Deepa Kannan', 'Aviral Shrivastava', 'Vipin Mohan', 'Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/VLSI.2008.81 || Power Reduction of Functional Units Considering Temperature and Process Variations. || ['Deepa Kannan', 'Aviral Shrivastava', 'Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/MDT.2007.61 || Analysis of Power Supply Noise in the Presence of Process Variations. || ['Praveen Ghanta', 'Sarma B. K. Vrudhula']
http://www.oldcitypublishing.com/MVLSC/MVLSCabstracts/MVLSC13.4-6abstracts/MVLSCv13n4-6p447-466Berezowski.html || Multiple-Valued Logic Circuits Design Using Negative Differential Resistance Devices. || ['Krzysztof S. Berezowski', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1274858.1274868 || Energy optimal speed control of a producer-consumer device pair. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1289881.1289925 || Performance optimal processor throttling under thermal constraints. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1278480.1278573 || The Impact of NBTI on the Performance of Combinational and Sequential Circuits. || ['Wenping Wang', 'Shengqi Yang', 'Sarvesh Bhardwaj', 'Rakesh Vattikonda', 'Sarma B. K. Vrudhula', 'Frank Liu', 'Yu Cao']
http://doi.acm.org/10.1145/1228784.1228813 || Combinational equivalence checking for threshold logic circuits. || ['Tejaswi Gowda', 'Sarma B. K. Vrudhula', 'Goran Konjevod']
http://doi.acm.org/10.1145/1283780.1283824 || Throughput of multi-core processors under thermal constraints. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula', 'Chaitali Chakrabarti']
http://dx.doi.org/10.1109/ISMVL.2007.36 || Multiple-Valued Logic Circuits Design Using Negative Differential Resistance Devices. || ['Krzysztof S. Berezowski', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1007/978-3-540-74442-9_13 || Computation of Joint Timing Yield of Sequential Networks Considering Process Variations. || ['Amit Goel', 'Sarvesh Bhardwaj', 'Praveen Ghanta', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/VLSID.2007.170 || Tutorial T6: Robust Design of Nanoscale Circuits in the Presence of Process Variations. || ['Sarma B. K. Vrudhula', 'Sarvesh Bhardwaj']
http://dx.doi.org/10.1109/VLSID.2007.11 || A Fast and Accurate approach for Full Chip Leakage Analysis of Nano-scale circuits considering Intra-die Correlations. || ['Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://arxiv.org/abs/0710.4649 || Stochastic Power Grid Analysis Considering Process Variations || ['Praveen Ghanta', 'Sarma B. K. Vrudhula', 'Rajendran Panda', 'Janet Meiling Wang']
http://dx.doi.org/10.1166/jolpe.2006.065 || Statistical Leakage Minimization of Digital Circuits Using Gate Sizing, Gate Length Biasing, Threshold Voltage Selection. || ['Sarvesh Bhardwaj', 'Yu Cao', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TCAD.2005.862734 || Hermite Polynomial Based Interconnect Analysis in the Presence of Process Variations. || ['Sarma B. K. Vrudhula', 'Janet Meiling Wang', 'Praveen Ghanta']
http://dx.doi.org/10.1109/TCAD.2006.882598 || Energy-Optimal Speed Control of a Generic Device. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TCAD.2006.882603 || Efficient Symbolic Algorithms for Computing the Minimum and Bounded Leakage States. || ['Kaviraj Chopra', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TWC.2006.04738 || Joint Optimization of Transmit Power-Time and Bit Energy Efficiency in CDMA Wireless Sensor Networks. || ['Tao Shu', 'Marwan Krunz', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ASPDAC.2006.1594809 || Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage. || ['Sarvesh Bhardwaj', 'Yu Cao', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/CICC.2006.320885 || Predictive Modeling of the NBTI Effect for Reliable Design. || ['Sarvesh Bhardwaj', 'Wenping Wang', 'Rakesh Vattikonda', 'Yu Cao', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1146909.1146966 || Stochastic variational analysis of large power grids considering intra-die correlations. || ['Praveen Ghanta', 'Sarma B. K. Vrudhula', 'Sarvesh Bhardwaj', 'Rajendran Panda']
http://doi.acm.org/10.1145/1146909.1147056 || Extending the lifetime of fuel cell based hybrid systems. || ['Jianli Zhuo', 'Chaitali Chakrabarti', 'Naehyuck Chang', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1146909.1147057 || High-level power management of embedded systems with application-specific energy cost functions. || ['Youngjin Cho', 'Naehyuck Chang', 'Chaitali Chakrabarti', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1146909.1147109 || Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits. || ['Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula', 'Praveen Ghanta', 'Yu Cao']
http://doi.acm.org/10.1145/1233501.1233546 || A framework for statistical timing analysis using non-linear delay and slew models. || ['Sarvesh Bhardwaj', 'Praveen Ghanta', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1165573.1165643 || An optimal analytical solution for processor speed control with thermal constraints. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula', 'Chaitali Chakrabarti', 'Naehyuck Chang']
http://doi.acm.org/10.1145/1165573.1165676 || Maximizing the lifetime of embedded systems powered by fuel cell-battery hybrids. || ['Jianli Zhuo', 'Chaitali Chakrabarti', 'Naehyuck Chang', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ISQED.2006.143 || Variational Interconnect Delay Metrics for Statistical Timing Analysis. || ['Praveen Ghanta', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ISQED.2006.83 || LOTUS: Leakage Optimization under Timing Uncertainty for Standard-cell designs. || ['Sarvesh Bhardwaj', 'Yu Cao', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TCAD.2005.852436 || Probability distribution of signal arrival times using Bayesian networks. || ['Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula', 'David Blaauw']
http://doi.acm.org/10.1145/1065579.1065719 || Leakage minimization of nano-scale circuits in the presence of systematic and random variations. || ['Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1065579.1065815 || Energy optimal speed control of devices with discrete speed sets. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/DATE.2005.282 || Stochastic Power Grid Analysis Considering Process Variations. || ['Praveen Ghanta', 'Sarma B. K. Vrudhula', 'Rajendran Panda', 'Janet Meiling Wang']
http://dx.doi.org/10.1109/DSD.2005.21 || Automatic Design of Binary and Multiple-Valued Logic Gates on RTD Series. || ['Krzysztof S. Berezowski', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICCAD.2005.1560108 || Battery optimization vs energy optimization: which to choose and when? || ['Ravishankar Rao', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICCAD.2005.1560158 || Formalizing designer's preferences for multiattribute optimization with application to leakage-delay tradeoffs. || ['Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1062689.1062705 || Power balanced coverage-time optimization for clustered wireless sensor networks. || ['Tao Shu', 'Marwan Krunz', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/1023833.1023848 || Disk drive energy optimization for audio-video applications. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula', 'Musaravakkam S. Krishnan']
http://doi.acm.org/10.1145/996566.996675 || Variational delay metrics for interconnect timing analysis. || ['Kanak Agarwal', 'Dennis Sylvester', 'David Blaauw', 'Frank Liu', 'Sani R. Nassif', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/996566.996694 || A methodology to improve timing yield in the presence of process variations. || ['Sreeja Raj', 'Sarma B. K. Vrudhula', 'Janet Meiling Wang']
http://doi.acm.org/10.1145/996566.996774 || Implicit pseudo boolean enumeration algorithms for input vector control. || ['Kaviraj Chopra', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/DATE.2004.1269017 || A Framework for Battery-Aware Sensor Management. || ['Sridhar Dasika', 'Sarma B. K. Vrudhula', 'Kaviraj Chopra', 'R. Srinivasan']
http://dx.doi.org/10.1109/ICCAD.2004.1382585 || Energy optimization for a two-device data flow chain. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICCAD.2004.1382698 || Stochastic analysis of interconnect performance in the presence of process variations. || ['Janet Meiling Wang', 'Praveen Ghanta', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICVD.2004.1260931 || Efficient Algorithms for Identifying the Minimum Leakage States in CMOS Combinational Logic. || ['Kaviraj Chopra', 'Sarma B. K. Vrudhula', 'Sarvesh Bhardwaj']
http://dx.doi.org/10.1109/ICVD.2004.1260945 || Energy Profiler for Hardware/Software Co-Design. || ['Raghukiran Sreeramaneni', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/MC.2003.1250886 || Battery Modeling for Energy-Aware System Design. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula', 'Daler N. Rakhmatov']
http://dx.doi.org/10.1109/TCAD.2003.816212 || Probabilistic analysis of interconnect coupling noise. || ['Sarma B. K. Vrudhula', 'David T. Blaauw', 'Supamas Sirichotiyakul']
http://doi.acm.org/10.1145/860176.860179 || Energy management for battery-powered embedded systems. || ['Daler N. Rakhmatov', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TVLSI.2003.819320 || A model for battery lifetime analysis for organizing applications on a pocket computer. || ['Daler N. Rakhmatov', 'Sarma B. K. Vrudhula', 'Deborah A. Wallach']
http://doi.acm.org/10.1145/775832.775922 || Computation and Refinement of Statistical Bounds on Circuit Delay. || ['Aseem Agarwal', 'David Blaauw', 'Vladimir Zolotov', 'Sarma B. K. Vrudhula']
http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10196 || Statistical Timing Analysis Using Bounds. || ['Aseem Agarwal', 'David Blaauw', 'Vladimir Zolotov', 'Sarma B. K. Vrudhula']
http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257874 || AU: Timing Analysis Under Uncertainty. || ['Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula', 'David Blaauw']
http://doi.acm.org/10.1145/871506.871521 || Analysis of discharge techniques for multiple battery systems. || ['Ravishankar Rao', 'Sarma B. K. Vrudhula', 'Daler N. Rakhmatov']
http://dx.doi.org/10.1109/43.986424 || Algorithms for minimizing standby power in deep submicrometer, dual-V || ['Qi Wang', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/605440.605445 || Behavioral synthesis of field programmable analog array circuits. || ['Haibo Wang', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/774789.774819 || Hardware-software bipartitioning for dynamically reconfigurable systems. || ['Daler N. Rakhmatov', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/513918.513967 || Battery-conscious task sequencing for portable devices including voltage/clock scaling. || ['Daler N. Rakhmatov', 'Sarma B. K. Vrudhula', 'Chaitali Chakrabarti']
http://doi.acm.org/10.1145/513918.514085 || Estimation of the likelihood of capacitive coupling noise. || ['Sarma B. K. Vrudhula', 'David Blaauw', 'Supamas Sirichotiyakul']
http://doi.acm.org/10.1145/774572.774634 || Estimation of signal arrival times in the presence of delay noise. || ['Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula', 'David Blaauw']
http://doi.acm.org/10.1145/566408.566449 || Battery lifetime prediction for energy-aware computing. || ['Daler N. Rakhmatov', 'Sarma B. K. Vrudhula', 'Deborah A. Wallach']
http://doi.acm.org/10.1145/589411.589415 || Statistical timing analysis using bounds and selective enumeration. || ['Aseem Agarwal', 'David Blaauw', 'Vladimir Zolotov', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/589411.589417 || Statistical timing analysis using bounds and selective enumeration. || ['Aseem Agarwal', 'David Blaauw', 'Vladimir Zolotov', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICCAD.2001.968687 || An Analytical High-Level Battery Model for Use in Energy Management of Portable Electronic Systems. || ['Daler N. Rakhmatov', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/IPDPS.2001.925132 || Minimizing routing configuration cost in dynamically reconfigurable FPGAs. || ['Daler N. Rakhmatov', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/383082.383101 || Time-to-failure estimation for batteries in portable electronic systems. || ['Daler N. Rakhmatov', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/54.825677 || Adaptive Multiuser Online Reconfigurable Engine. || ['Daler N. Rakhmatov', 'Sarma B. K. Vrudhula', 'Thomas J. Brown', 'Ajay Nagarandal']
http://doi.acm.org/10.1145/298865.298872 || Power reduction and power-delay trade-offs using logic transformations. || ['Qi Wang', 'Sarma B. K. Vrudhula', 'Gary K. H. Yeap', 'Shantanu Ganguly']
http://dx.doi.org/10.1109/ICCD.1999.808595 || An Investigation of Power Delay Tradeoffs for Dual Vt CMOS Circuits. || ['Qi Wang', 'Sarma B. K. Vrudhula']
http://content.iospress.com/articles/integrated-computer-aided-engineering/ica00013 || A Technique for Estimating Signal Activity in Logic Circuits. || ['Hong-Yu Xie', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/DATE.1998.655932 || Data Driven Power Optimization of Sequential Circuits. || ['Qi Wang', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/288548.289076 || Static power optimization of deep submicron CMOS circuits for dual VT technology. || ['Qi Wang', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICCD.1998.727025 || On short circuit power estimation of CMOS inverters. || ['Qi Wang', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/266021.266190 || An Investigation of Power Delay Trade-Offs on PowerPC Circuits. || ['Qi Wang', 'Sarma B. K. Vrudhula', 'Shantanu Ganguly']
http://dx.doi.org/10.1109/IWRSP.1997.618827 || Macro-instruction generation for dynamic logic caching. || ['K. McCarley', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/IWRSP.1997.618892 || Rapid prototyping of networks of asynchronous multiple functional units. || ['E. Tsun', 'Sarma B. K. Vrudhula']
http://doi.ieeecomputersociety.org/10.1109/12.485378 || Formal Verification Using Edge-Valued Binary Decision Diagrams. || ['Yung-Te Lai', 'Massoud Pedram', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICCAD.1996.569643 || Multi-level logic optimization for low power using local logic transformations. || ['Qi Wang', 'Sarma B. K. Vrudhula']
http://doi.ieeecomputersociety.org/10.1109/12.364535 || Fault Coverage and Test Length Estimation for Random Pattern Testing. || ['Amitava Majumdar', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1007/BF00972088 || Techniques for estimating test length under random test. || ['Amitava Majumdar', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/43.298033 || EVBDD-based algorithms for integer linear programming, spectral transformation, and function decomposition. || ['Yung-Te Lai', 'Massoud Pedram', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/43.317463 || Interval graph algorithms for two-dimensional multiple folding of array-based VLSI layouts. || ['King C. Ho', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/92.238414 || A design of a fast and area efficient multi-input Muller C-element. || ['T.-Y. Wuu', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/92.238448 || Analysis of signal probability in logic circuits using stochastic models. || ['Amitava Majumdar', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/157485.165078 || BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis. || ['Yung-Te Lai', 'Massoud Pedram', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICCAD.1993.580162 || FGILP: an integer linear program solver based on function graphs. || ['Yung-Te Lai', 'Massoud Pedram', 'Sarma B. K. Vrudhula']
