"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[546],{9018:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>a,contentTitle:()=>c,default:()=>d,frontMatter:()=>o,metadata:()=>s,toc:()=>l});const s=JSON.parse('{"id":"layout/silkscreen","title":"Silkscreen","description":"","source":"@site/docs/04_layout/07_silkscreen.md","sourceDirName":"04_layout","slug":"/layout/silkscreen","permalink":"/PCB-Design-with-KiCad/docs/layout/silkscreen","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/04_layout/07_silkscreen.md","tags":[],"version":"current","sidebarPosition":7,"frontMatter":{},"sidebar":"layoutSidebar","previous":{"title":"Refine the outline","permalink":"/PCB-Design-with-KiCad/docs/layout/refine-outline"},"next":{"title":"Design rules check","permalink":"/PCB-Design-with-KiCad/docs/layout/drc"}}');var i=n(4848),r=n(8453);const o={},c="Silkscreen",a={},l=[];function u(e){const t={h1:"h1",header:"header",...(0,r.R)(),...e.components};return(0,i.jsx)(t.header,{children:(0,i.jsx)(t.h1,{id:"silkscreen",children:"Silkscreen"})})}function d(e={}){const{wrapper:t}={...(0,r.R)(),...e.components};return t?(0,i.jsx)(t,{...e,children:(0,i.jsx)(u,{...e})}):u(e)}},8453:(e,t,n)=>{n.d(t,{R:()=>o,x:()=>c});var s=n(6540);const i={},r=s.createContext(i);function o(e){const t=s.useContext(r);return s.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function c(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:o(e.components),s.createElement(r.Provider,{value:t},e.children)}}}]);