# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RTL1.srcs/sources_1/new/rtlsab1.vhd" \
"../../../../RTL1.srcs/sim_1/new/rtlsab1_tb.vhd" \

# Do not sort compile order
nosort
