// Seed: 402784152
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  id_20;
  wire  id_21;
  logic id_22;
  ;
  wire id_23;
  logic [-1 : -1] id_24;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd52,
    parameter id_16 = 32'd65,
    parameter id_18 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    _id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  input wire _id_18;
  input wire id_17;
  output wire _id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_15,
      id_5,
      id_10,
      id_5,
      id_15,
      id_13,
      id_2,
      id_7,
      id_7,
      id_8,
      id_11,
      id_1,
      id_7,
      id_15,
      id_20,
      id_7,
      id_5
  );
  inout wire _id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_21;
  xor primCall (
      id_5, id_19, id_10, id_1, id_14, id_6, id_4, id_9, id_2, id_17, id_3, id_7, id_20, id_15
  );
  genvar id_22;
  parameter id_23 = 1;
  wire id_24;
  logic [id_16 : id_12] id_25;
  ;
  wire id_26;
  wire [-1 : -1  -  id_18] id_27;
  logic id_28 = -1;
endmodule
