# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_21/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_21/precision.log.suppressed
# Info: [9552]: Activated implementation lab3_fetch_behave_impl_21 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd" ...
# Warning: [42671]: "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd", line 52: The size of the target does not match the size of the rhs expression
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_21.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab3_fetch(behave){generic map (width => 32)}: Pre-processing...
# Error: [46928]: "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd", line 51: Array sizes do not match in assignment. LHS is ( 32 downto 0 ). RHS is ( 31 downto 0 ).
# Info: [44859]: Compilation failed...
# Info: [44856]: Total lines of RTL compiled: 68.
# Info: [44835]: Total CPU time for compilation: 0.1 secs.
# Error: [47002]: RTLCompiler error... aborting compilation.
# Info: [44859]: Compilation failed...
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Error: [679]: Unable to elaborate design CAD_lib.lab3_fetch(behave) in vhdl.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab3_fetch_behave_impl_21.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_21/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_21/precision.log.suppressed
# Info: [9552]: Activated implementation lab3_fetch_behave_impl_21 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_22.
# Info: [9557]: Created implementation lab3_fetch_behave_impl_22 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave.psp.
