// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _rc_receiver_HH_
#define _rc_receiver_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "rc_receiver_udiv_bkb.h"
#include "rc_receiver_in_s_axi.h"
#include "rc_receiver_mixer_out_V_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_MIXER_OUT_V_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_MIXER_OUT_V_ID_WIDTH = 1,
         unsigned int C_M_AXI_MIXER_OUT_V_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_MIXER_OUT_V_DATA_WIDTH = 32,
         unsigned int C_M_AXI_MIXER_OUT_V_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_MIXER_OUT_V_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_MIXER_OUT_V_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_MIXER_OUT_V_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_IN_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_IN_DATA_WIDTH = 32>
struct rc_receiver : public sc_module {
    // Port declarations 66
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_mixer_out_V_AWVALID;
    sc_in< sc_logic > m_axi_mixer_out_V_AWREADY;
    sc_out< sc_uint<C_M_AXI_MIXER_OUT_V_ADDR_WIDTH> > m_axi_mixer_out_V_AWADDR;
    sc_out< sc_uint<C_M_AXI_MIXER_OUT_V_ID_WIDTH> > m_axi_mixer_out_V_AWID;
    sc_out< sc_lv<8> > m_axi_mixer_out_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_mixer_out_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_mixer_out_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_mixer_out_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_mixer_out_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_mixer_out_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_mixer_out_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_mixer_out_V_AWREGION;
    sc_out< sc_uint<C_M_AXI_MIXER_OUT_V_AWUSER_WIDTH> > m_axi_mixer_out_V_AWUSER;
    sc_out< sc_logic > m_axi_mixer_out_V_WVALID;
    sc_in< sc_logic > m_axi_mixer_out_V_WREADY;
    sc_out< sc_uint<C_M_AXI_MIXER_OUT_V_DATA_WIDTH> > m_axi_mixer_out_V_WDATA;
    sc_out< sc_uint<C_M_AXI_MIXER_OUT_V_DATA_WIDTH/8> > m_axi_mixer_out_V_WSTRB;
    sc_out< sc_logic > m_axi_mixer_out_V_WLAST;
    sc_out< sc_uint<C_M_AXI_MIXER_OUT_V_ID_WIDTH> > m_axi_mixer_out_V_WID;
    sc_out< sc_uint<C_M_AXI_MIXER_OUT_V_WUSER_WIDTH> > m_axi_mixer_out_V_WUSER;
    sc_out< sc_logic > m_axi_mixer_out_V_ARVALID;
    sc_in< sc_logic > m_axi_mixer_out_V_ARREADY;
    sc_out< sc_uint<C_M_AXI_MIXER_OUT_V_ADDR_WIDTH> > m_axi_mixer_out_V_ARADDR;
    sc_out< sc_uint<C_M_AXI_MIXER_OUT_V_ID_WIDTH> > m_axi_mixer_out_V_ARID;
    sc_out< sc_lv<8> > m_axi_mixer_out_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_mixer_out_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_mixer_out_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_mixer_out_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_mixer_out_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_mixer_out_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_mixer_out_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_mixer_out_V_ARREGION;
    sc_out< sc_uint<C_M_AXI_MIXER_OUT_V_ARUSER_WIDTH> > m_axi_mixer_out_V_ARUSER;
    sc_in< sc_logic > m_axi_mixer_out_V_RVALID;
    sc_out< sc_logic > m_axi_mixer_out_V_RREADY;
    sc_in< sc_uint<C_M_AXI_MIXER_OUT_V_DATA_WIDTH> > m_axi_mixer_out_V_RDATA;
    sc_in< sc_logic > m_axi_mixer_out_V_RLAST;
    sc_in< sc_uint<C_M_AXI_MIXER_OUT_V_ID_WIDTH> > m_axi_mixer_out_V_RID;
    sc_in< sc_uint<C_M_AXI_MIXER_OUT_V_RUSER_WIDTH> > m_axi_mixer_out_V_RUSER;
    sc_in< sc_lv<2> > m_axi_mixer_out_V_RRESP;
    sc_in< sc_logic > m_axi_mixer_out_V_BVALID;
    sc_out< sc_logic > m_axi_mixer_out_V_BREADY;
    sc_in< sc_lv<2> > m_axi_mixer_out_V_BRESP;
    sc_in< sc_uint<C_M_AXI_MIXER_OUT_V_ID_WIDTH> > m_axi_mixer_out_V_BID;
    sc_in< sc_uint<C_M_AXI_MIXER_OUT_V_BUSER_WIDTH> > m_axi_mixer_out_V_BUSER;
    sc_in< sc_lv<5> > channels_V;
    sc_in< sc_logic > s_axi_in_AWVALID;
    sc_out< sc_logic > s_axi_in_AWREADY;
    sc_in< sc_uint<C_S_AXI_IN_ADDR_WIDTH> > s_axi_in_AWADDR;
    sc_in< sc_logic > s_axi_in_WVALID;
    sc_out< sc_logic > s_axi_in_WREADY;
    sc_in< sc_uint<C_S_AXI_IN_DATA_WIDTH> > s_axi_in_WDATA;
    sc_in< sc_uint<C_S_AXI_IN_DATA_WIDTH/8> > s_axi_in_WSTRB;
    sc_in< sc_logic > s_axi_in_ARVALID;
    sc_out< sc_logic > s_axi_in_ARREADY;
    sc_in< sc_uint<C_S_AXI_IN_ADDR_WIDTH> > s_axi_in_ARADDR;
    sc_out< sc_logic > s_axi_in_RVALID;
    sc_in< sc_logic > s_axi_in_RREADY;
    sc_out< sc_uint<C_S_AXI_IN_DATA_WIDTH> > s_axi_in_RDATA;
    sc_out< sc_lv<2> > s_axi_in_RRESP;
    sc_out< sc_logic > s_axi_in_BVALID;
    sc_in< sc_logic > s_axi_in_BREADY;
    sc_out< sc_lv<2> > s_axi_in_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<2> > ap_var_for_const8;


    // Module declarations
    rc_receiver(sc_module_name name);
    SC_HAS_PROCESS(rc_receiver);

    ~rc_receiver();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    rc_receiver_in_s_axi<C_S_AXI_IN_ADDR_WIDTH,C_S_AXI_IN_DATA_WIDTH>* rc_receiver_in_s_axi_U;
    rc_receiver_mixer_out_V_m_axi<16,32,5,16,16,16,16,C_M_AXI_MIXER_OUT_V_ID_WIDTH,C_M_AXI_MIXER_OUT_V_ADDR_WIDTH,C_M_AXI_MIXER_OUT_V_DATA_WIDTH,C_M_AXI_MIXER_OUT_V_AWUSER_WIDTH,C_M_AXI_MIXER_OUT_V_ARUSER_WIDTH,C_M_AXI_MIXER_OUT_V_WUSER_WIDTH,C_M_AXI_MIXER_OUT_V_RUSER_WIDTH,C_M_AXI_MIXER_OUT_V_BUSER_WIDTH,C_M_AXI_MIXER_OUT_V_TARGET_ADDR,C_M_AXI_MIXER_OUT_V_USER_VALUE,C_M_AXI_MIXER_OUT_V_PROT_VALUE,C_M_AXI_MIXER_OUT_V_CACHE_VALUE>* rc_receiver_mixer_out_V_m_axi_U;
    rc_receiver_udiv_bkb<1,67,63,48,16>* rc_receiver_udiv_bkb_U1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter53;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter54;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter55;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter56;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter57;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter58;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter59;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter60;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter61;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter62;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter63;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter64;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter65;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter66;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter67;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter68;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter69;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter70;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter71;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter72;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter73;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter74;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter75;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_ready;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter36;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter37;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter38;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter39;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter40;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter41;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter42;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter43;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter44;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter45;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter46;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter47;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter48;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter49;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter50;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter51;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter52;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter53;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter54;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter55;
    sc_signal< bool > ap_block_state57_pp0_stage0_iter56;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter57;
    sc_signal< bool > ap_block_state59_pp0_stage0_iter58;
    sc_signal< bool > ap_block_state60_pp0_stage0_iter59;
    sc_signal< bool > ap_block_state61_pp0_stage0_iter60;
    sc_signal< bool > ap_block_state62_pp0_stage0_iter61;
    sc_signal< bool > ap_block_state63_pp0_stage0_iter62;
    sc_signal< bool > ap_block_state64_pp0_stage0_iter63;
    sc_signal< bool > ap_block_state65_pp0_stage0_iter64;
    sc_signal< bool > ap_block_state66_pp0_stage0_iter65;
    sc_signal< bool > ap_block_state67_pp0_stage0_iter66;
    sc_signal< bool > ap_block_state68_pp0_stage0_iter67;
    sc_signal< bool > ap_block_state69_pp0_stage0_iter68;
    sc_signal< sc_logic > mixer_out_V_AWVALID;
    sc_signal< sc_logic > mixer_out_V_AWREADY;
    sc_signal< sc_lv<32> > mixer_out_V_AWADDR;
    sc_signal< sc_logic > mixer_out_V_WVALID;
    sc_signal< sc_logic > mixer_out_V_WREADY;
    sc_signal< sc_lv<16> > mixer_out_V_WDATA;
    sc_signal< sc_logic > mixer_out_V_ARREADY;
    sc_signal< sc_logic > mixer_out_V_RVALID;
    sc_signal< sc_lv<16> > mixer_out_V_RDATA;
    sc_signal< sc_logic > mixer_out_V_RLAST;
    sc_signal< sc_lv<1> > mixer_out_V_RID;
    sc_signal< sc_lv<1> > mixer_out_V_RUSER;
    sc_signal< sc_lv<2> > mixer_out_V_RRESP;
    sc_signal< sc_logic > mixer_out_V_BVALID;
    sc_signal< sc_logic > mixer_out_V_BREADY;
    sc_signal< sc_lv<2> > mixer_out_V_BRESP;
    sc_signal< sc_lv<1> > mixer_out_V_BID;
    sc_signal< sc_lv<1> > mixer_out_V_BUSER;
    sc_signal< bool > ap_block_state70_pp0_stage0_iter69;
    sc_signal< sc_logic > ap_sig_ioackin_mixer_out_V_AWREADY;
    sc_signal< sc_lv<1> > p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter68_p_should_write_1_3_reg_692;
    sc_signal< bool > ap_block_state70_io;
    sc_signal< bool > ap_block_state71_pp0_stage0_iter70;
    sc_signal< sc_logic > ap_sig_ioackin_mixer_out_V_WREADY;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter69_p_should_write_1_3_reg_692;
    sc_signal< bool > ap_block_state71_io;
    sc_signal< bool > ap_block_state72_pp0_stage0_iter71;
    sc_signal< bool > ap_block_state73_pp0_stage0_iter72;
    sc_signal< bool > ap_block_state74_pp0_stage0_iter73;
    sc_signal< bool > ap_block_state75_pp0_stage0_iter74;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter74_p_should_write_1_3_reg_692;
    sc_signal< bool > ap_block_state76_pp0_stage0_iter75;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > min_high;
    sc_signal< sc_lv<32> > max_high;
    sc_signal< sc_lv<5> > last_on_V;
    sc_signal< sc_lv<32> > acc;
    sc_signal< sc_logic > mixer_out_V_blk_n_AW;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > mixer_out_V_blk_n_W;
    sc_signal< sc_logic > mixer_out_V_blk_n_B;
    sc_signal< sc_lv<32> > acc_loc_fu_132_p3;
    sc_signal< sc_lv<32> > acc_loc_reg_614;
    sc_signal< sc_lv<1> > or_cond_fu_162_p2;
    sc_signal< sc_lv<1> > or_cond_reg_619;
    sc_signal< sc_lv<32> > acc_new_1_fu_190_p3;
    sc_signal< sc_lv<32> > acc_new_1_reg_625;
    sc_signal< sc_lv<1> > or_cond_1_fu_224_p2;
    sc_signal< sc_lv<1> > or_cond_1_reg_630;
    sc_signal< sc_lv<32> > acc_new_3_fu_252_p3;
    sc_signal< sc_lv<32> > acc_new_3_reg_637;
    sc_signal< sc_lv<1> > or_cond_2_fu_286_p2;
    sc_signal< sc_lv<1> > or_cond_2_reg_642;
    sc_signal< sc_lv<32> > acc_new_5_fu_314_p3;
    sc_signal< sc_lv<32> > acc_new_5_reg_649;
    sc_signal< sc_lv<1> > or_cond_3_fu_348_p2;
    sc_signal< sc_lv<1> > or_cond_3_reg_654;
    sc_signal< sc_lv<32> > acc_new_7_fu_376_p3;
    sc_signal< sc_lv<32> > acc_new_7_reg_660;
    sc_signal< sc_lv<1> > or_cond_4_fu_410_p2;
    sc_signal< sc_lv<1> > or_cond_4_reg_665;
    sc_signal< sc_lv<1> > p_acc_flag_7_fu_464_p2;
    sc_signal< sc_lv<32> > max_high_read_reg_676;
    sc_signal< sc_lv<32> > min_high_read_reg_681;
    sc_signal< sc_lv<3> > p_write_to_1_3_fu_539_p3;
    sc_signal< sc_lv<3> > p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter2_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter3_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter4_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter5_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter6_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter7_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter8_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter9_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter10_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter11_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter12_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter13_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter14_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter15_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter16_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter17_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter18_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter19_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter20_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter21_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter22_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter23_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter24_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter25_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter26_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter27_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter28_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter29_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter30_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter31_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter32_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter33_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter34_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter35_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter36_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter37_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter38_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter39_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter40_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter41_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter42_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter43_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter44_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter45_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter46_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter47_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter48_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter49_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter50_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter51_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter52_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter53_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter54_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter55_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter56_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter57_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter58_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter59_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter60_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter61_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter62_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter63_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter64_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter65_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter66_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter67_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter68_p_write_to_1_3_reg_687;
    sc_signal< sc_lv<1> > p_should_write_1_3_fu_556_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter20_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter21_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter22_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter23_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter24_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter25_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter26_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter27_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter28_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter29_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter30_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter31_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter32_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter33_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter34_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter35_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter36_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter37_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter38_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter39_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter40_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter41_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter42_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter43_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter44_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter45_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter46_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter47_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter48_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter49_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter50_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter51_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter52_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter53_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter54_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter55_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter56_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter57_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter58_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter59_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter60_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter61_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter62_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter63_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter64_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter65_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter66_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter67_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter70_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter71_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter72_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter73_p_should_write_1_3_reg_692;
    sc_signal< sc_lv<32> > write_val_2_4_write_s_fu_562_p3;
    sc_signal< sc_lv<32> > write_val_2_4_write_s_reg_696;
    sc_signal< sc_lv<32> > p_Val2_1_fu_568_p2;
    sc_signal< sc_lv<32> > p_Val2_1_reg_701;
    sc_signal< sc_lv<32> > p_Val2_2_fu_572_p2;
    sc_signal< sc_lv<32> > p_Val2_2_reg_706;
    sc_signal< sc_lv<16> > grp_fu_594_p2;
    sc_signal< sc_lv<16> > tmp_s_reg_721;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > tmp_2_fu_600_p1;
    sc_signal< sc_logic > ap_reg_ioackin_mixer_out_V_AWREADY;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_logic > ap_reg_ioackin_mixer_out_V_WREADY;
    sc_signal< sc_lv<32> > p_acc_new_7_fu_470_p3;
    sc_signal< sc_lv<1> > tmp_4_fu_118_p1;
    sc_signal< sc_lv<32> > tmp_1_fu_126_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_140_p1;
    sc_signal< sc_lv<1> > tmp_7_fu_144_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_150_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_156_p2;
    sc_signal< sc_lv<32> > p_acc_loc_fu_168_p3;
    sc_signal< sc_lv<1> > tmp_10_fu_176_p3;
    sc_signal< sc_lv<32> > tmp_10_1_fu_184_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_198_p3;
    sc_signal< sc_lv<1> > tmp_11_1_fu_206_p2;
    sc_signal< sc_lv<1> > tmp_12_1_fu_212_p2;
    sc_signal< sc_lv<1> > tmp_14_1_fu_218_p2;
    sc_signal< sc_lv<32> > p_acc_new_1_fu_230_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_238_p3;
    sc_signal< sc_lv<32> > tmp_10_2_fu_246_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_260_p3;
    sc_signal< sc_lv<1> > tmp_11_2_fu_268_p2;
    sc_signal< sc_lv<1> > tmp_12_2_fu_274_p2;
    sc_signal< sc_lv<1> > tmp_14_2_fu_280_p2;
    sc_signal< sc_lv<32> > p_acc_new_3_fu_292_p3;
    sc_signal< sc_lv<1> > tmp_14_fu_300_p3;
    sc_signal< sc_lv<32> > tmp_10_3_fu_308_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_322_p3;
    sc_signal< sc_lv<1> > tmp_11_3_fu_330_p2;
    sc_signal< sc_lv<1> > tmp_12_3_fu_336_p2;
    sc_signal< sc_lv<1> > tmp_14_3_fu_342_p2;
    sc_signal< sc_lv<32> > p_acc_new_5_fu_354_p3;
    sc_signal< sc_lv<1> > tmp_16_fu_362_p3;
    sc_signal< sc_lv<32> > tmp_10_4_fu_370_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_384_p3;
    sc_signal< sc_lv<1> > tmp_11_4_fu_392_p2;
    sc_signal< sc_lv<1> > tmp_12_4_fu_398_p2;
    sc_signal< sc_lv<1> > tmp_14_4_fu_404_p2;
    sc_signal< sc_lv<1> > tmp4_fu_422_p2;
    sc_signal< sc_lv<1> > tmp3_fu_428_p2;
    sc_signal< sc_lv<1> > tmp2_fu_416_p2;
    sc_signal< sc_lv<1> > tmp8_fu_446_p2;
    sc_signal< sc_lv<1> > tmp7_fu_452_p2;
    sc_signal< sc_lv<1> > tmp6_fu_440_p2;
    sc_signal< sc_lv<1> > tmp5_fu_458_p2;
    sc_signal< sc_lv<1> > tmp1_fu_434_p2;
    sc_signal< sc_lv<32> > acc_loc_s_fu_490_p3;
    sc_signal< sc_lv<2> > p_cast_fu_496_p1;
    sc_signal< sc_lv<2> > p_write_to_1_1_fu_505_p3;
    sc_signal< sc_lv<32> > write_val_2_1_write_s_fu_499_p3;
    sc_signal< sc_lv<32> > write_val_2_2_write_s_fu_516_p3;
    sc_signal< sc_lv<1> > tmp_fu_535_p2;
    sc_signal< sc_lv<3> > p_write_to_1_2_fu_528_p3;
    sc_signal< sc_lv<3> > p_write_to_1_1_cast_fu_512_p1;
    sc_signal< sc_lv<1> > tmp10_fu_551_p2;
    sc_signal< sc_lv<1> > tmp9_fu_547_p2;
    sc_signal< sc_lv<32> > write_val_2_3_write_s_fu_522_p3;
    sc_signal< sc_lv<48> > tmp_6_fu_576_p3;
    sc_signal< sc_lv<63> > grp_fu_594_p0;
    sc_signal< sc_lv<48> > grp_fu_594_p1;
    sc_signal< sc_logic > grp_fu_594_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to74;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<63> > grp_fu_594_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_MIXER_OUT_V_TARGET_ADDR;
    static const int C_M_AXI_MIXER_OUT_V_USER_VALUE;
    static const int C_M_AXI_MIXER_OUT_V_PROT_VALUE;
    static const int C_M_AXI_MIXER_OUT_V_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<31> ap_const_lv31_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_acc_loc_fu_132_p3();
    void thread_acc_loc_s_fu_490_p3();
    void thread_acc_new_1_fu_190_p3();
    void thread_acc_new_3_fu_252_p3();
    void thread_acc_new_5_fu_314_p3();
    void thread_acc_new_7_fu_376_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state24_pp0_stage0_iter23();
    void thread_ap_block_state25_pp0_stage0_iter24();
    void thread_ap_block_state26_pp0_stage0_iter25();
    void thread_ap_block_state27_pp0_stage0_iter26();
    void thread_ap_block_state28_pp0_stage0_iter27();
    void thread_ap_block_state29_pp0_stage0_iter28();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state30_pp0_stage0_iter29();
    void thread_ap_block_state31_pp0_stage0_iter30();
    void thread_ap_block_state32_pp0_stage0_iter31();
    void thread_ap_block_state33_pp0_stage0_iter32();
    void thread_ap_block_state34_pp0_stage0_iter33();
    void thread_ap_block_state35_pp0_stage0_iter34();
    void thread_ap_block_state36_pp0_stage0_iter35();
    void thread_ap_block_state37_pp0_stage0_iter36();
    void thread_ap_block_state38_pp0_stage0_iter37();
    void thread_ap_block_state39_pp0_stage0_iter38();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state40_pp0_stage0_iter39();
    void thread_ap_block_state41_pp0_stage0_iter40();
    void thread_ap_block_state42_pp0_stage0_iter41();
    void thread_ap_block_state43_pp0_stage0_iter42();
    void thread_ap_block_state44_pp0_stage0_iter43();
    void thread_ap_block_state45_pp0_stage0_iter44();
    void thread_ap_block_state46_pp0_stage0_iter45();
    void thread_ap_block_state47_pp0_stage0_iter46();
    void thread_ap_block_state48_pp0_stage0_iter47();
    void thread_ap_block_state49_pp0_stage0_iter48();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state50_pp0_stage0_iter49();
    void thread_ap_block_state51_pp0_stage0_iter50();
    void thread_ap_block_state52_pp0_stage0_iter51();
    void thread_ap_block_state53_pp0_stage0_iter52();
    void thread_ap_block_state54_pp0_stage0_iter53();
    void thread_ap_block_state55_pp0_stage0_iter54();
    void thread_ap_block_state56_pp0_stage0_iter55();
    void thread_ap_block_state57_pp0_stage0_iter56();
    void thread_ap_block_state58_pp0_stage0_iter57();
    void thread_ap_block_state59_pp0_stage0_iter58();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state60_pp0_stage0_iter59();
    void thread_ap_block_state61_pp0_stage0_iter60();
    void thread_ap_block_state62_pp0_stage0_iter61();
    void thread_ap_block_state63_pp0_stage0_iter62();
    void thread_ap_block_state64_pp0_stage0_iter63();
    void thread_ap_block_state65_pp0_stage0_iter64();
    void thread_ap_block_state66_pp0_stage0_iter65();
    void thread_ap_block_state67_pp0_stage0_iter66();
    void thread_ap_block_state68_pp0_stage0_iter67();
    void thread_ap_block_state69_pp0_stage0_iter68();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state70_io();
    void thread_ap_block_state70_pp0_stage0_iter69();
    void thread_ap_block_state71_io();
    void thread_ap_block_state71_pp0_stage0_iter70();
    void thread_ap_block_state72_pp0_stage0_iter71();
    void thread_ap_block_state73_pp0_stage0_iter72();
    void thread_ap_block_state74_pp0_stage0_iter73();
    void thread_ap_block_state75_pp0_stage0_iter74();
    void thread_ap_block_state76_pp0_stage0_iter75();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to74();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_mixer_out_V_AWREADY();
    void thread_ap_sig_ioackin_mixer_out_V_WREADY();
    void thread_grp_fu_594_ce();
    void thread_grp_fu_594_p0();
    void thread_grp_fu_594_p1();
    void thread_grp_fu_594_p10();
    void thread_mixer_out_V_AWADDR();
    void thread_mixer_out_V_AWVALID();
    void thread_mixer_out_V_BREADY();
    void thread_mixer_out_V_WDATA();
    void thread_mixer_out_V_WVALID();
    void thread_mixer_out_V_blk_n_AW();
    void thread_mixer_out_V_blk_n_B();
    void thread_mixer_out_V_blk_n_W();
    void thread_or_cond_1_fu_224_p2();
    void thread_or_cond_2_fu_286_p2();
    void thread_or_cond_3_fu_348_p2();
    void thread_or_cond_4_fu_410_p2();
    void thread_or_cond_fu_162_p2();
    void thread_p_Val2_1_fu_568_p2();
    void thread_p_Val2_2_fu_572_p2();
    void thread_p_acc_flag_7_fu_464_p2();
    void thread_p_acc_loc_fu_168_p3();
    void thread_p_acc_new_1_fu_230_p3();
    void thread_p_acc_new_3_fu_292_p3();
    void thread_p_acc_new_5_fu_354_p3();
    void thread_p_acc_new_7_fu_470_p3();
    void thread_p_cast_fu_496_p1();
    void thread_p_should_write_1_3_fu_556_p2();
    void thread_p_write_to_1_1_cast_fu_512_p1();
    void thread_p_write_to_1_1_fu_505_p3();
    void thread_p_write_to_1_2_fu_528_p3();
    void thread_p_write_to_1_3_fu_539_p3();
    void thread_tmp10_fu_551_p2();
    void thread_tmp1_fu_434_p2();
    void thread_tmp2_fu_416_p2();
    void thread_tmp3_fu_428_p2();
    void thread_tmp4_fu_422_p2();
    void thread_tmp5_fu_458_p2();
    void thread_tmp6_fu_440_p2();
    void thread_tmp7_fu_452_p2();
    void thread_tmp8_fu_446_p2();
    void thread_tmp9_fu_547_p2();
    void thread_tmp_10_1_fu_184_p2();
    void thread_tmp_10_2_fu_246_p2();
    void thread_tmp_10_3_fu_308_p2();
    void thread_tmp_10_4_fu_370_p2();
    void thread_tmp_10_fu_176_p3();
    void thread_tmp_11_1_fu_206_p2();
    void thread_tmp_11_2_fu_268_p2();
    void thread_tmp_11_3_fu_330_p2();
    void thread_tmp_11_4_fu_392_p2();
    void thread_tmp_11_fu_198_p3();
    void thread_tmp_12_1_fu_212_p2();
    void thread_tmp_12_2_fu_274_p2();
    void thread_tmp_12_3_fu_336_p2();
    void thread_tmp_12_4_fu_398_p2();
    void thread_tmp_12_fu_238_p3();
    void thread_tmp_13_fu_260_p3();
    void thread_tmp_14_1_fu_218_p2();
    void thread_tmp_14_2_fu_280_p2();
    void thread_tmp_14_3_fu_342_p2();
    void thread_tmp_14_4_fu_404_p2();
    void thread_tmp_14_fu_300_p3();
    void thread_tmp_15_fu_322_p3();
    void thread_tmp_16_fu_362_p3();
    void thread_tmp_17_fu_384_p3();
    void thread_tmp_1_fu_126_p2();
    void thread_tmp_2_fu_600_p1();
    void thread_tmp_3_fu_156_p2();
    void thread_tmp_4_fu_118_p1();
    void thread_tmp_5_fu_140_p1();
    void thread_tmp_6_fu_576_p3();
    void thread_tmp_7_fu_144_p2();
    void thread_tmp_9_fu_150_p2();
    void thread_tmp_fu_535_p2();
    void thread_write_val_2_1_write_s_fu_499_p3();
    void thread_write_val_2_2_write_s_fu_516_p3();
    void thread_write_val_2_3_write_s_fu_522_p3();
    void thread_write_val_2_4_write_s_fu_562_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
