{"Source Block": ["oh/common/hdl/oh_regfile.v@32:45@HdlStmFor", "   //TODO: Make an array of cells\n   \n   //#########################################\n   // write ports\n   //#########################################\t\n   for (i=0;i<WP;i=i+1)\n     always @ (posedge clk)\n       if (wr_valid[i])\n         mem[wr_addr[(i+1)*RAW-1:i*RAW]] <= wr_data[(i+1)*RW-1:i*RW];\n   \n   //#########################################\n   // read ports\n   //#########################################\t\n   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[37, "   for (i=0;i<WP;i=i+1)\n"], [38, "     always @ (posedge clk)\n"], [39, "       if (wr_valid[i])\n"], [40, "         mem[wr_addr[(i+1)*RAW-1:i*RAW]] <= wr_data[(i+1)*RW-1:i*RW];\n"]], "Add": [[40, "   for(i=0;i<REGS;i=i+1)\n"], [40, "     for(j=0;j<WP;j=j+1)\n"], [40, "       assign write_en[i][j] = wr_valid[j] & (wr_addr[j*RAW+:RAW] == i);\n"], [40, "   for(i=0;i<REGS;i=i+1)\n"], [40, "     for(j=0;j<WP;j=j+1)\n"], [40, "       always @ (posedge clk)\n"], [40, "\t if (write_en[i][j])\n"], [40, "\t   mem[i] <= wr_data[j*RW+:RW];\n"]]}}