#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Sep  4 17:36:01 2022
# Process ID: 4788
# Current directory: D:/dataD files/FPGA Lab/Lab6/ila
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15520 D:\dataD files\FPGA Lab\Lab6\ila\ila.xpr
# Log file: D:/dataD files/FPGA Lab/Lab6/ila/vivado.log
# Journal file: D:/dataD files/FPGA Lab/Lab6/ila\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/dataD files/FPGA Lab/Lab6/ila/ila.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/VIVADO/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'vio_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.488 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [Vivado 12-4144] IP run ila_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_0.xci

Top: main_ila
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1424.219 ; gain = 230.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_ila' [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:28]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/dataD files/FPGA Lab/Lab6/ila/.Xil/Vivado-4788-karthikteja/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [D:/dataD files/FPGA Lab/Lab6/ila/.Xil/Vivado-4788-karthikteja/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/dataD files/FPGA Lab/Lab6/ila/.Xil/Vivado-4788-karthikteja/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (2#1) [D:/dataD files/FPGA Lab/Lab6/ila/.Xil/Vivado-4788-karthikteja/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'updowncounter' [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/updowncounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'updowncounter' (3#1) [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/updowncounter.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vi'. This will prevent further optimization [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'counter'. This will prevent further optimization [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:30]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'il'. This will prevent further optimization [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:28]
INFO: [Synth 8-6155] done synthesizing module 'main_ila' (4#1) [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1477.859 ; gain = 283.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1477.859 ; gain = 283.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1477.859 ; gain = 283.809
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'il'
INFO: [Project 1-454] Reading design checkpoint 'd:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vi'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1477.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vi'
Finished Parsing XDC File [d:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vi'
Parsing XDC File [d:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'il/inst'
Finished Parsing XDC File [d:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'il/inst'
Parsing XDC File [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/constrs_1/new/ila_constraints.xdc]
Finished Parsing XDC File [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/constrs_1/new/ila_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1629.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 40 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1644.422 ; gain = 450.371
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1644.422 ; gain = 619.934
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  4 20:13:38 2022...
