

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Sun May  8 16:11:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_38_1                  |        5|        ?|     5 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_39_2                 |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_45_3                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + LOOP2                           |        ?|        ?|         5|          1|          1|      ?|       yes|
        |- VITIS_LOOP_61_4_VITIS_LOOP_62_5  |        ?|        ?|         8|          1|          1|      ?|       yes|
        |- VITIS_LOOP_69_6                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    919|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    0|    1561|   1253|    -|
|Memory           |     4100|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    448|    -|
|Register         |        -|    -|    1806|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     4102|    3|    3367|   2748|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |     1465|    1|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |CRTL_BUS_s_axi_U         |CRTL_BUS_s_axi        |        0|   0|  271|  426|    0|
    |gmem_m_axi_U             |gmem_m_axi            |        2|   0|  512|  580|    0|
    |mul_30s_30s_30_2_1_U1    |mul_30s_30s_30_2_1    |        0|   0|  118|   47|    0|
    |mul_31ns_32ns_63_2_1_U2  |mul_31ns_32ns_63_2_1  |        0|   0|  165|   50|    0|
    |mul_32s_32s_55_2_1_U3    |mul_32s_32s_55_2_1    |        0|   0|  165|   50|    0|
    |mul_32s_32s_55_2_1_U4    |mul_32s_32s_55_2_1    |        0|   0|  165|   50|    0|
    |mul_32s_32s_55_2_1_U5    |mul_32s_32s_55_2_1    |        0|   0|  165|   50|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        2|   0| 1561| 1253|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_11ns_20ns_20_4_1_U7  |mac_muladd_10ns_11ns_20ns_20_4_1  |  i0 * i1 + i2|
    |mul_mul_10ns_11ns_20_4_1_U6          |mul_mul_10ns_11ns_20_4_1          |       i0 * i1|
    |mul_mul_10ns_11ns_20_4_1_U8          |mul_mul_10ns_11ns_20_4_1          |       i0 * i1|
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+
    |bbuf_V_U   |bbuf_V   |        2|  0|   0|    0|     1000|   32|     1|        32000|
    |dbbuf_V_U  |dbbuf_V  |        2|  0|   0|    0|     1000|   32|     1|        32000|
    |dwbuf_V_U  |dwbuf_V  |     2048|  0|   0|    0|  1000000|   32|     1|     32000000|
    |wbuf_V_U   |wbuf_V   |     2048|  0|   0|    0|  1000000|   32|     1|     32000000|
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+
    |Total      |         |     4100|  0|   0|    0|  2002000|  128|     4|     64064000|
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1116_fu_843_p2               |         +|   0|  0|  27|          20|          20|
    |add_ln38_fu_491_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln39_fu_560_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln40_fu_579_p2                 |         +|   0|  0|  27|          20|          20|
    |add_ln45_fu_598_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln50_fu_799_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln54_fu_823_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln61_1_fu_636_p2               |         +|   0|  0|  70|          63|           1|
    |add_ln61_fu_647_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln62_fu_698_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln69_fu_772_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln703_fu_793_p2                |         +|   0|  0|  39|          32|          32|
    |empty_35_fu_535_p2                 |         +|   0|  0|  39|          32|          32|
    |ret_V_1_fu_746_p2                  |         +|   0|  0|  62|          55|          55|
    |ret_V_fu_875_p2                    |         +|   0|  0|  62|          55|          55|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                 |       and|   0|  0|   2|           1|           1|
    |cmp28236_fu_477_p2                 |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln38_1_fu_497_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln38_fu_471_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln39_fu_570_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln45_fu_604_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln50_fu_805_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln54_fu_829_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln61_fu_642_p2                |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln62_fu_653_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln69_fu_778_p2                |      icmp|   0|  0|  17|          31|          31|
    |select_ln61_2_fu_674_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln61_3_fu_686_p3            |    select|   0|  0|  31|           1|          31|
    |select_ln61_fu_658_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 919|         895|         569|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  151|         34|    1|         34|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter4  |    9|          2|    1|          2|
    |bbuf_V_address0          |   14|          3|   10|         30|
    |dx_WEN_A                 |    9|          2|    4|          8|
    |dy_Addr_A_orig           |   14|          3|   32|         96|
    |gmem_ARADDR              |   14|          3|   32|         96|
    |gmem_ARLEN               |   14|          3|   32|         96|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |i_1_reg_376              |    9|          2|   31|         62|
    |i_2_reg_431              |    9|          2|   31|         62|
    |i_3_reg_398              |    9|          2|   31|         62|
    |i_4_reg_420              |    9|          2|   31|         62|
    |i_reg_354                |    9|          2|   31|         62|
    |indvar_flatten_reg_387   |    9|          2|   63|        126|
    |j_1_reg_442              |    9|          2|   32|         64|
    |j_2_reg_409              |    9|          2|   32|         64|
    |j_reg_365                |    9|          2|   31|         62|
    |rhs_reg_453              |    9|          2|   32|         64|
    |wbuf_V_address0          |   20|          4|   20|         80|
    |x_Addr_A_orig            |   14|          3|   32|         96|
    |y_WEN_A                  |    9|          2|    4|          8|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  448|         99|  523|       1256|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln38_reg_959                     |  31|   0|   31|          0|
    |add_ln40_reg_1012                    |  20|   0|   20|          0|
    |add_ln40_reg_1012_pp0_iter1_reg      |  20|   0|   20|          0|
    |add_ln50_reg_1194                    |  31|   0|   31|          0|
    |add_ln703_reg_1189                   |  32|   0|   32|          0|
    |ap_CS_fsm                            |  33|   0|   33|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4              |   1|   0|    1|          0|
    |b_read_reg_930                       |  32|   0|   32|          0|
    |cmp28236_reg_944                     |   1|   0|    1|          0|
    |dbbuf_V_addr_reg_1178                |  10|   0|   10|          0|
    |dbbuf_V_addr_reg_1178_pp3_iter1_reg  |  10|   0|   10|          0|
    |dwbuf_V_addr_reg_1138                |  20|   0|   20|          0|
    |dwbuf_V_addr_reg_1138_pp2_iter4_reg  |  20|   0|   20|          0|
    |dy_load_reg_1122                     |  32|   0|   32|          0|
    |empty_30_reg_954                     |  30|   0|   30|          0|
    |empty_34_reg_982                     |  30|   0|   30|          0|
    |empty_35_reg_987                     |  32|   0|   32|          0|
    |empty_reg_948                        |  31|   0|   31|          0|
    |fwprop_read_reg_910                  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_1017            |  32|   0|   32|          0|
    |gmem_addr_read_reg_1042              |  32|   0|   32|          0|
    |i_1_reg_376                          |  31|   0|   31|          0|
    |i_2_reg_431                          |  31|   0|   31|          0|
    |i_3_reg_398                          |  31|   0|   31|          0|
    |i_4_reg_420                          |  31|   0|   31|          0|
    |i_reg_354                            |  31|   0|   31|          0|
    |icmp_ln38_reg_940                    |   1|   0|    1|          0|
    |icmp_ln39_reg_1008                   |   1|   0|    1|          0|
    |icmp_ln39_reg_1008_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln45_reg_1033                   |   1|   0|    1|          0|
    |icmp_ln45_reg_1033_pp1_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln54_reg_1237                   |   1|   0|    1|          0|
    |icmp_ln61_reg_1077                   |   1|   0|    1|          0|
    |icmp_ln69_reg_1174                   |   1|   0|    1|          0|
    |icmp_ln69_reg_1174_pp3_iter1_reg     |   1|   0|    1|          0|
    |indvar_flatten_reg_387               |  63|   0|   63|          0|
    |j_1_reg_442                          |  32|   0|   32|          0|
    |j_2_reg_409                          |  32|   0|   32|          0|
    |j_reg_365                            |  31|   0|   31|          0|
    |lhs_reg_1154                         |  32|   0|   32|          0|
    |mul_ln1116_reg_1222                  |  20|   0|   20|          0|
    |mul_ln40_reg_992                     |  20|   0|   20|          0|
    |mul_ln61_reg_1067                    |  63|   0|   63|          0|
    |r_V_2_reg_1149                       |  55|   0|   55|          0|
    |r_V_3_reg_1261                       |  55|   0|   55|          0|
    |reg_463                              |  32|   0|   32|          0|
    |reg_467                              |  32|   0|   32|          0|
    |rhs_reg_453                          |  32|   0|   32|          0|
    |select_ln61_2_reg_1081               |  10|   0|   10|          0|
    |sext_ln61_reg_1127                   |  55|   0|   55|          0|
    |trunc_ln1118_reg_1096                |  20|   0|   20|          0|
    |trunc_ln1118_reg_1096_pp2_iter1_reg  |  20|   0|   20|          0|
    |trunc_ln46_reg_1037                  |  10|   0|   10|          0|
    |trunc_ln46_reg_1037_pp1_iter1_reg    |  10|   0|   10|          0|
    |trunc_ln50_reg_1062                  |  31|   0|   31|          0|
    |trunc_ln52_reg_1202                  |  10|   0|   10|          0|
    |trunc_ln61_reg_1047                  |  31|   0|   31|          0|
    |trunc_ln708_1_reg_1164               |  32|   0|   32|          0|
    |trunc_ln_reg_977                     |  30|   0|   30|          0|
    |w_read_reg_935                       |  32|   0|   32|          0|
    |xdim_read_reg_921                    |  32|   0|   32|          0|
    |y_addr_reg_1217                      |  10|   0|   10|          0|
    |ydim_read_reg_914                    |  32|   0|   32|          0|
    |zext_ln1118_reg_1112                 |  20|   0|   32|         12|
    |icmp_ln54_reg_1237                   |  64|  32|    1|          0|
    |icmp_ln61_reg_1077                   |  64|  32|    1|          0|
    |sext_ln61_reg_1127                   |  64|  32|   55|          0|
    |zext_ln1118_reg_1112                 |  64|  32|   32|         12|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1806| 128| 1651|         24|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWREADY  |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWADDR   |   in|    7|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WVALID   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WREADY   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WDATA    |   in|   32|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WSTRB    |   in|    4|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARVALID  |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARREADY  |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARADDR   |   in|    7|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RVALID   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RREADY   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RDATA    |  out|   32|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RRESP    |  out|    2|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BVALID   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BREADY   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BRESP    |  out|    2|       s_axi|      CRTL_BUS|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA        |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA        |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|          gmem|       pointer|
|x_Addr_A                |  out|   32|        bram|             x|         array|
|x_EN_A                  |  out|    1|        bram|             x|         array|
|x_WEN_A                 |  out|    4|        bram|             x|         array|
|x_Din_A                 |  out|   32|        bram|             x|         array|
|x_Dout_A                |   in|   32|        bram|             x|         array|
|x_Clk_A                 |  out|    1|        bram|             x|         array|
|x_Rst_A                 |  out|    1|        bram|             x|         array|
|dx_Addr_A               |  out|   32|        bram|            dx|         array|
|dx_EN_A                 |  out|    1|        bram|            dx|         array|
|dx_WEN_A                |  out|    4|        bram|            dx|         array|
|dx_Din_A                |  out|   32|        bram|            dx|         array|
|dx_Dout_A               |   in|   32|        bram|            dx|         array|
|dx_Clk_A                |  out|    1|        bram|            dx|         array|
|dx_Rst_A                |  out|    1|        bram|            dx|         array|
|y_Addr_A                |  out|   32|        bram|             y|         array|
|y_EN_A                  |  out|    1|        bram|             y|         array|
|y_WEN_A                 |  out|    4|        bram|             y|         array|
|y_Din_A                 |  out|   32|        bram|             y|         array|
|y_Dout_A                |   in|   32|        bram|             y|         array|
|y_Clk_A                 |  out|    1|        bram|             y|         array|
|y_Rst_A                 |  out|    1|        bram|             y|         array|
|dy_Addr_A               |  out|   32|        bram|            dy|         array|
|dy_EN_A                 |  out|    1|        bram|            dy|         array|
|dy_WEN_A                |  out|    4|        bram|            dy|         array|
|dy_Din_A                |  out|   32|        bram|            dy|         array|
|dy_Dout_A               |   in|   32|        bram|            dy|         array|
|dy_Clk_A                |  out|    1|        bram|            dy|         array|
|dy_Rst_A                |  out|    1|        bram|            dy|         array|
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 23 24 25 }
  Pipeline-2 : II = 1, D = 8, States = { 28 29 30 31 32 33 34 35 }
  Pipeline-3 : II = 1, D = 3, States = { 37 38 39 }
  Pipeline-4 : II = 1, D = 5, States = { 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 26 2 
2 --> 3 16 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 40 41 
27 --> 28 
28 --> 36 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 28 
36 --> 37 
37 --> 40 38 
38 --> 39 
39 --> 37 
40 --> 
41 --> 42 40 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 45 
50 --> 41 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 51 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 200, void @empty_16, void @empty_12, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dx"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_10, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dy"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_11, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_1, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_0, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 80 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 81 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 82 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 83 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 84 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (3.25ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:31]   --->   Operation 85 'alloca' 'wbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_1 : Operation 86 [1/1] (3.25ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:32]   --->   Operation 86 'alloca' 'bbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 87 [1/1] (3.25ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:34]   --->   Operation 87 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_1 : Operation 88 [1/1] (3.25ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 88 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:38]   --->   Operation 89 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %._crit_edge235, void %.lr.ph244" [fcc_combined/main.cpp:38]   --->   Operation 90 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.47ns)   --->   "%cmp28236 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 91 'icmp' 'cmp28236' <Predicate = (icmp_ln38)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ydim_read"   --->   Operation 92 'trunc' 'empty' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_30 = trunc i32 %xdim_read"   --->   Operation 93 'trunc' 'empty_30' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln38 = br void" [fcc_combined/main.cpp:38]   --->   Operation 94 'br' 'br_ln38' <Predicate = (icmp_ln38)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln38, void %._crit_edge240, i31 0, void %.lr.ph244" [fcc_combined/main.cpp:38]   --->   Operation 95 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (2.52ns)   --->   "%add_ln38 = add i31 %i, i31 1" [fcc_combined/main.cpp:38]   --->   Operation 96 'add' 'add_ln38' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.47ns)   --->   "%icmp_ln38_1 = icmp_eq  i31 %i, i31 %empty" [fcc_combined/main.cpp:38]   --->   Operation 97 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 98 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_1, void %.split13, void %.lr.ph234" [fcc_combined/main.cpp:38]   --->   Operation 99 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%empty_32 = trunc i31 %i" [fcc_combined/main.cpp:38]   --->   Operation 100 'trunc' 'empty_32' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i10 %empty_32" [fcc_combined/main.cpp:40]   --->   Operation 101 'zext' 'zext_ln40' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_2 : Operation 102 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln40 = mul i20 %zext_ln40, i20 1000" [fcc_combined/main.cpp:40]   --->   Operation 102 'mul' 'mul_ln40' <Predicate = (!icmp_ln38_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%empty_33 = trunc i31 %i" [fcc_combined/main.cpp:38]   --->   Operation 103 'trunc' 'empty_33' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (6.91ns)   --->   "%empty_34 = mul i30 %empty_33, i30 %empty_30" [fcc_combined/main.cpp:38]   --->   Operation 104 'mul' 'empty_34' <Predicate = (!icmp_ln38_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31" [fcc_combined/main.cpp:45]   --->   Operation 105 'partselect' 'trunc_ln' <Predicate = (icmp_ln38_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 106 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln40 = mul i20 %zext_ln40, i20 1000" [fcc_combined/main.cpp:40]   --->   Operation 106 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/2] (6.91ns)   --->   "%empty_34 = mul i30 %empty_33, i30 %empty_30" [fcc_combined/main.cpp:38]   --->   Operation 107 'mul' 'empty_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 108 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln40 = mul i20 %zext_ln40, i20 1000" [fcc_combined/main.cpp:40]   --->   Operation 108 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_34, i2 0" [fcc_combined/main.cpp:38]   --->   Operation 109 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.55ns)   --->   "%empty_35 = add i32 %tmp, i32 %w_read" [fcc_combined/main.cpp:38]   --->   Operation 110 'add' 'empty_35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [fcc_combined/main.cpp:38]   --->   Operation 111 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln40 = mul i20 %zext_ln40, i20 1000" [fcc_combined/main.cpp:40]   --->   Operation 112 'mul' 'mul_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %cmp28236, void %._crit_edge240, void %.lr.ph239" [fcc_combined/main.cpp:39]   --->   Operation 113 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_35, i32 2, i32 31" [fcc_combined/main.cpp:39]   --->   Operation 114 'partselect' 'trunc_ln1' <Predicate = (cmp28236)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i30 %trunc_ln1" [fcc_combined/main.cpp:39]   --->   Operation 115 'sext' 'sext_ln39' <Predicate = (cmp28236)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln39" [fcc_combined/main.cpp:39]   --->   Operation 116 'getelementptr' 'gmem_addr_1' <Predicate = (cmp28236)> <Delay = 0.00>
ST_5 : Operation 117 [7/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 117 'readreq' 'empty_36' <Predicate = (cmp28236)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 118 [6/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 118 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 119 [5/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 119 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 120 [4/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 120 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 121 [3/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 121 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 122 [2/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 122 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 123 [1/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 123 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln39 = br void" [fcc_combined/main.cpp:39]   --->   Operation 124 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln39, void %.split11, i31 0, void %.lr.ph239" [fcc_combined/main.cpp:39]   --->   Operation 125 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %j, i31 1" [fcc_combined/main.cpp:39]   --->   Operation 126 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:39]   --->   Operation 127 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 128 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 129 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 130 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split11, void %._crit_edge240.loopexit" [fcc_combined/main.cpp:39]   --->   Operation 131 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i31 %j" [fcc_combined/main.cpp:40]   --->   Operation 132 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (2.19ns)   --->   "%add_ln40 = add i20 %mul_ln40, i20 %trunc_ln40" [fcc_combined/main.cpp:40]   --->   Operation 133 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 134 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [fcc_combined/main.cpp:40]   --->   Operation 134 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [fcc_combined/main.cpp:39]   --->   Operation 135 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i20 %add_ln40" [fcc_combined/main.cpp:40]   --->   Operation 136 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i32 %wbuf_V, i32 0, i32 %zext_ln40_1" [fcc_combined/main.cpp:40]   --->   Operation 137 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %gmem_addr_1_read, i20 %wbuf_V_addr" [fcc_combined/main.cpp:40]   --->   Operation 138 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge240"   --->   Operation 140 'br' 'br_ln0' <Predicate = (cmp28236)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 7.30>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i30 %trunc_ln" [fcc_combined/main.cpp:45]   --->   Operation 142 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %sext_ln45" [fcc_combined/main.cpp:45]   --->   Operation 143 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [7/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 144 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 145 [6/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 145 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 146 [5/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 146 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 147 [4/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 147 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 148 [3/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 148 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 149 [2/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 149 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 150 [1/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 150 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln45 = br void" [fcc_combined/main.cpp:45]   --->   Operation 151 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 23 <SV = 9> <Delay = 2.52>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln45, void %.split9, i31 0, void %.lr.ph234" [fcc_combined/main.cpp:45]   --->   Operation 152 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (2.52ns)   --->   "%add_ln45 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:45]   --->   Operation 153 'add' 'add_ln45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_eq  i31 %i_1, i31 %empty" [fcc_combined/main.cpp:45]   --->   Operation 155 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 156 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split9, void %._crit_edge235.loopexit" [fcc_combined/main.cpp:45]   --->   Operation 157 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %i_1" [fcc_combined/main.cpp:46]   --->   Operation 158 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 159 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [fcc_combined/main.cpp:46]   --->   Operation 159 'read' 'gmem_addr_read' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 3.25>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:45]   --->   Operation 160 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %trunc_ln46" [fcc_combined/main.cpp:46]   --->   Operation 161 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i32 %bbuf_V, i32 0, i32 %zext_ln46" [fcc_combined/main.cpp:46]   --->   Operation 162 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:46]   --->   Operation 163 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 26 <SV = 10> <Delay = 6.91>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge235"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:49]   --->   Operation 166 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln38, void %._crit_edge215, void %.lr.ph229" [fcc_combined/main.cpp:61]   --->   Operation 167 'br' 'br_ln61' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %ydim_read" [fcc_combined/main.cpp:61]   --->   Operation 168 'trunc' 'trunc_ln61' <Predicate = (icmp_ln38 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i31 %trunc_ln61" [fcc_combined/main.cpp:61]   --->   Operation 169 'zext' 'zext_ln61' <Predicate = (icmp_ln38 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i32 %xdim_read" [fcc_combined/main.cpp:61]   --->   Operation 170 'zext' 'zext_ln61_1' <Predicate = (icmp_ln38 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 171 [2/2] (6.91ns)   --->   "%mul_ln61 = mul i63 %zext_ln61, i63 %zext_ln61_1" [fcc_combined/main.cpp:61]   --->   Operation 171 'mul' 'mul_ln61' <Predicate = (icmp_ln38 & !fwprop_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln38, void %._crit_edge215, void %.lr.ph214" [fcc_combined/main.cpp:50]   --->   Operation 172 'br' 'br_ln50' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %ydim_read" [fcc_combined/main.cpp:50]   --->   Operation 173 'trunc' 'trunc_ln50' <Predicate = (icmp_ln38 & fwprop_read)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln50 = br void" [fcc_combined/main.cpp:50]   --->   Operation 174 'br' 'br_ln50' <Predicate = (icmp_ln38 & fwprop_read)> <Delay = 1.58>

State 27 <SV = 11> <Delay = 6.91>
ST_27 : Operation 175 [1/2] (6.91ns)   --->   "%mul_ln61 = mul i63 %zext_ln61, i63 %zext_ln61_1" [fcc_combined/main.cpp:61]   --->   Operation 175 'mul' 'mul_ln61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 176 [1/1] (1.58ns)   --->   "%br_ln61 = br void %_ZN8ap_fixedILi32ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:61]   --->   Operation 176 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>

State 28 <SV = 12> <Delay = 5.72>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph229, i63 %add_ln61_1, void %._crit_edge225.loopexit" [fcc_combined/main.cpp:61]   --->   Operation 177 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%i_3 = phi i31 0, void %.lr.ph229, i31 %select_ln61_3, void %._crit_edge225.loopexit" [fcc_combined/main.cpp:61]   --->   Operation 178 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.lr.ph229, i32 %add_ln62, void %._crit_edge225.loopexit" [fcc_combined/main.cpp:62]   --->   Operation 179 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (3.49ns)   --->   "%add_ln61_1 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:61]   --->   Operation 180 'add' 'add_ln61_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 181 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (2.78ns)   --->   "%icmp_ln61 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln61" [fcc_combined/main.cpp:61]   --->   Operation 182 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge225.loopexit, void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:61]   --->   Operation 183 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (2.52ns)   --->   "%add_ln61 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:61]   --->   Operation 184 'add' 'add_ln61' <Predicate = (!icmp_ln61)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:62]   --->   Operation 185 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln61)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.69ns)   --->   "%select_ln61 = select i1 %icmp_ln62, i32 0, i32 %j_2" [fcc_combined/main.cpp:61]   --->   Operation 186 'select' 'select_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i31 %add_ln61" [fcc_combined/main.cpp:61]   --->   Operation 187 'trunc' 'trunc_ln61_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i31 %i_3" [fcc_combined/main.cpp:61]   --->   Operation 188 'trunc' 'trunc_ln61_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 189 [1/1] (0.68ns)   --->   "%select_ln61_2 = select i1 %icmp_ln62, i10 %trunc_ln61_1, i10 %trunc_ln61_2" [fcc_combined/main.cpp:61]   --->   Operation 189 'select' 'select_ln61_2' <Predicate = (!icmp_ln61)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %select_ln61_2"   --->   Operation 190 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 191 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 191 'mul' 'mul_ln1118' <Predicate = (!icmp_ln61)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 192 [1/1] (0.73ns)   --->   "%select_ln61_3 = select i1 %icmp_ln62, i31 %add_ln61, i31 %i_3" [fcc_combined/main.cpp:61]   --->   Operation 192 'select' 'select_ln61_3' <Predicate = (!icmp_ln61)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln61"   --->   Operation 193 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 194 [1/1] (2.55ns)   --->   "%add_ln62 = add i32 %select_ln61, i32 1" [fcc_combined/main.cpp:62]   --->   Operation 194 'add' 'add_ln62' <Predicate = (!icmp_ln61)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 3.25>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i10 %select_ln61_2" [fcc_combined/main.cpp:61]   --->   Operation 195 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 196 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 196 'mul' 'mul_ln1118' <Predicate = (!icmp_ln61)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 197 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i32 %dy, i32 0, i32 %zext_ln61_2" [fcc_combined/main.cpp:61]   --->   Operation 197 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 198 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [fcc_combined/main.cpp:61]   --->   Operation 198 'load' 'dy_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_29 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i20 %trunc_ln1118"   --->   Operation 199 'zext' 'zext_ln1118' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 200 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i32 0, i32 %zext_ln1118"   --->   Operation 200 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 201 [2/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 201 'load' 'x_load_1' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 30 <SV = 14> <Delay = 3.25>
ST_30 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 202 'mul' 'mul_ln1118' <Predicate = (!icmp_ln61)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 203 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [fcc_combined/main.cpp:61]   --->   Operation 203 'load' 'dy_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_30 : Operation 204 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i20 %mul_ln1118, i20 %trunc_ln1118"   --->   Operation 204 'add' 'add_ln1118' <Predicate = (!icmp_ln61)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 205 [1/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 205 'load' 'x_load_1' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 31 <SV = 15> <Delay = 6.91>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i32 %dy_load" [fcc_combined/main.cpp:61]   --->   Operation 206 'sext' 'sext_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_31 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i20 %mul_ln1118, i20 %trunc_ln1118"   --->   Operation 207 'add' 'add_ln1118' <Predicate = (!icmp_ln61)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i20 %add_ln1118"   --->   Operation 208 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i32 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 209 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i32 %dwbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 210 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_31 : Operation 211 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i20 %wbuf_V_addr_2"   --->   Operation 211 'load' 'wbuf_V_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %x_load_1"   --->   Operation 212 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_31 : Operation 213 [2/2] (6.91ns)   --->   "%r_V_2 = mul i55 %sext_ln1118_2, i55 %sext_ln61"   --->   Operation 213 'mul' 'r_V_2' <Predicate = (!icmp_ln61)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 214 [2/2] (3.25ns)   --->   "%lhs = load i20 %dwbuf_V_addr"   --->   Operation 214 'load' 'lhs' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>

State 32 <SV = 16> <Delay = 6.91>
ST_32 : Operation 215 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i20 %wbuf_V_addr_2"   --->   Operation 215 'load' 'wbuf_V_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_32 : Operation 216 [1/2] (6.91ns)   --->   "%r_V_2 = mul i55 %sext_ln1118_2, i55 %sext_ln61"   --->   Operation 216 'mul' 'r_V_2' <Predicate = (!icmp_ln61)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 217 [1/2] (3.25ns)   --->   "%lhs = load i20 %dwbuf_V_addr"   --->   Operation 217 'load' 'lhs' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>

State 33 <SV = 17> <Delay = 6.91>
ST_33 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %wbuf_V_load"   --->   Operation 218 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_33 : Operation 219 [2/2] (6.91ns)   --->   "%r_V_1 = mul i55 %sext_ln1118_1, i55 %sext_ln61"   --->   Operation 219 'mul' 'r_V_1' <Predicate = (!icmp_ln61)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i32.i23, i32 %lhs, i23 0"   --->   Operation 220 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (3.28ns)   --->   "%ret_V_1 = add i55 %lhs_1, i55 %r_V_2"   --->   Operation 221 'add' 'ret_V_1' <Predicate = (!icmp_ln61)> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i32 @_ssdm_op_PartSelect.i32.i55.i32.i32, i55 %ret_V_1, i32 23, i32 54"   --->   Operation 222 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln708 = store i32 %trunc_ln708_2, i20 %dwbuf_V_addr"   --->   Operation 223 'store' 'store_ln708' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>

State 34 <SV = 18> <Delay = 6.91>
ST_34 : Operation 224 [1/2] (6.91ns)   --->   "%r_V_1 = mul i55 %sext_ln1118_1, i55 %sext_ln61"   --->   Operation 224 'mul' 'r_V_1' <Predicate = (!icmp_ln61)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i55.i32.i32, i55 %r_V_1, i32 23, i32 54"   --->   Operation 225 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 35 <SV = 19> <Delay = 3.25>
ST_35 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_61_4_VITIS_LOOP_62_5_str"   --->   Operation 226 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 227 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:62]   --->   Operation 228 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i32 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:63]   --->   Operation 229 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_35 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %trunc_ln708_1, i10 %dx_addr" [fcc_combined/main.cpp:63]   --->   Operation 230 'store' 'store_ln63' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_35 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 36 <SV = 13> <Delay = 1.58>
ST_36 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 232 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 37 <SV = 14> <Delay = 3.25>
ST_37 : Operation 233 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln69, void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:69]   --->   Operation 233 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 234 [1/1] (2.52ns)   --->   "%add_ln69 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:69]   --->   Operation 234 'add' 'add_ln69' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 235 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 236 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i31 %i_4, i31 %trunc_ln61" [fcc_combined/main.cpp:69]   --->   Operation 236 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 237 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 237 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge215.loopexit" [fcc_combined/main.cpp:69]   --->   Operation 238 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_4"   --->   Operation 239 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_37 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 240 'zext' 'zext_ln703' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i32 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 241 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_37 : Operation 242 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 242 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i32 %dy, i32 0, i32 %zext_ln703"   --->   Operation 243 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_37 : Operation 244 [2/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr_1"   --->   Operation 244 'load' 'dy_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 38 <SV = 15> <Delay = 5.80>
ST_38 : Operation 245 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 245 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_38 : Operation 246 [1/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr_1"   --->   Operation 246 'load' 'dy_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_38 : Operation 247 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %dy_load_1, i32 %dbbuf_V_load"   --->   Operation 247 'add' 'add_ln703' <Predicate = (!icmp_ln69)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 16> <Delay = 3.25>
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [fcc_combined/main.cpp:69]   --->   Operation 248 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_39 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln703 = store i32 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 249 'store' 'store_ln703' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_39 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 250 'br' 'br_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 40 <SV = 15> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge215"   --->   Operation 251 'br' 'br_ln0' <Predicate = (icmp_ln38 & !fwprop_read)> <Delay = 0.00>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [fcc_combined/main.cpp:75]   --->   Operation 252 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>

State 41 <SV = 11> <Delay = 2.52>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln50, void %._crit_edge.loopexit, i31 0, void %.lr.ph214" [fcc_combined/main.cpp:50]   --->   Operation 253 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 254 [1/1] (2.52ns)   --->   "%add_ln50 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:50]   --->   Operation 254 'add' 'add_ln50' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 255 [1/1] (2.47ns)   --->   "%icmp_ln50 = icmp_eq  i31 %i_2, i31 %trunc_ln50" [fcc_combined/main.cpp:50]   --->   Operation 255 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 256 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 256 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.split, void %._crit_edge215.loopexit29" [fcc_combined/main.cpp:50]   --->   Operation 257 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i31 %i_2" [fcc_combined/main.cpp:52]   --->   Operation 258 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i10 %trunc_ln52"   --->   Operation 259 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_41 : Operation 260 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 260 'mul' 'mul_ln1116' <Predicate = (!icmp_ln50)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge215"   --->   Operation 261 'br' 'br_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 42 <SV = 12> <Delay = 2.15>
ST_42 : Operation 262 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 262 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 13> <Delay = 3.25>
ST_43 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %trunc_ln52" [fcc_combined/main.cpp:52]   --->   Operation 263 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 264 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 264 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 265 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i32 %bbuf_V, i32 0, i32 %zext_ln52" [fcc_combined/main.cpp:52]   --->   Operation 265 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 266 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:52]   --->   Operation 266 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_43 : Operation 267 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i32 0, i32 %zext_ln52" [fcc_combined/main.cpp:52]   --->   Operation 267 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>

State 44 <SV = 14> <Delay = 3.25>
ST_44 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:50]   --->   Operation 268 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 269 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 269 'mul' 'mul_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 270 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:52]   --->   Operation 270 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_44 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln54 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:54]   --->   Operation 271 'br' 'br_ln54' <Predicate = true> <Delay = 1.58>

State 45 <SV = 15> <Delay = 5.44>
ST_45 : Operation 272 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.split, i32 %add_ln54, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:54]   --->   Operation 272 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 273 [1/1] (2.55ns)   --->   "%add_ln54 = add i32 %j_1, i32 1" [fcc_combined/main.cpp:54]   --->   Operation 273 'add' 'add_ln54' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 274 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_eq  i32 %j_1, i32 %xdim_read" [fcc_combined/main.cpp:54]   --->   Operation 274 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:54]   --->   Operation 275 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i32 %j_1"   --->   Operation 276 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i20 %trunc_ln1116"   --->   Operation 277 'zext' 'zext_ln1116' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 278 [1/1] (2.19ns)   --->   "%add_ln1116 = add i20 %mul_ln1116, i20 %trunc_ln1116"   --->   Operation 278 'add' 'add_ln1116' <Predicate = (!icmp_ln54)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i20 %add_ln1116"   --->   Operation 279 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 280 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i32 %wbuf_V, i32 0, i32 %zext_ln1116_2"   --->   Operation 280 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 281 [2/2] (3.25ns)   --->   "%r_V = load i20 %wbuf_V_addr_1"   --->   Operation 281 'load' 'r_V' <Predicate = (!icmp_ln54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_45 : Operation 282 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i32 0, i32 %zext_ln1116"   --->   Operation 282 'getelementptr' 'x_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 283 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 283 'load' 'x_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 46 <SV = 16> <Delay = 3.25>
ST_46 : Operation 284 [1/2] (3.25ns)   --->   "%r_V = load i20 %wbuf_V_addr_1"   --->   Operation 284 'load' 'r_V' <Predicate = (!icmp_ln54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_46 : Operation 285 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 285 'load' 'x_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 47 <SV = 17> <Delay = 6.91>
ST_47 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %r_V"   --->   Operation 286 'sext' 'sext_ln1115' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %x_load"   --->   Operation 287 'sext' 'sext_ln1118' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 288 [2/2] (6.91ns)   --->   "%r_V_3 = mul i55 %sext_ln1118, i55 %sext_ln1115"   --->   Operation 288 'mul' 'r_V_3' <Predicate = (!icmp_ln54)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 18> <Delay = 6.91>
ST_48 : Operation 289 [1/2] (6.91ns)   --->   "%r_V_3 = mul i55 %sext_ln1118, i55 %sext_ln1115"   --->   Operation 289 'mul' 'r_V_3' <Predicate = (!icmp_ln54)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 19> <Delay = 3.28>
ST_49 : Operation 290 [1/1] (0.00ns)   --->   "%rhs = phi i32 %bbuf_V_load, void %.split, i32 %trunc_ln9, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:52]   --->   Operation 290 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 291 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %rhs, i10 %y_addr" [fcc_combined/main.cpp:55]   --->   Operation 291 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_49 : Operation 292 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 292 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:54]   --->   Operation 293 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i32.i23, i32 %rhs, i23 0"   --->   Operation 294 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 295 [1/1] (3.28ns)   --->   "%ret_V = add i55 %rhs_1, i55 %r_V_3"   --->   Operation 295 'add' 'ret_V' <Predicate = (!icmp_ln54)> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i55.i32.i32, i55 %ret_V, i32 23, i32 54"   --->   Operation 296 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 297 'br' 'br_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 50 <SV = 20> <Delay = 0.00>
ST_50 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 298 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dw]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
fwprop_read       (read             ) [ 001111111111111111111111111111111111111111111111111]
ydim_read         (read             ) [ 001111111111111111111111111000000000000000000000000]
xdim_read         (read             ) [ 001111111111111111111111111111111111000001111111111]
b_read            (read             ) [ 001111111111111100000000000000000000000000000000000]
w_read            (read             ) [ 001111111111111100000000000000000000000000000000000]
wbuf_V            (alloca           ) [ 001111111111111111111111111111111111000001111111111]
bbuf_V            (alloca           ) [ 001111111111111111111111111000000000000001111111111]
dwbuf_V           (alloca           ) [ 001111111111111111111111111111111111000000000000000]
dbbuf_V           (alloca           ) [ 001111111111111111111111111111111111111100000000000]
icmp_ln38         (icmp             ) [ 011111111111111111111111111111111111111111111111111]
br_ln38           (br               ) [ 000000000000000000000000000000000000000000000000000]
cmp28236          (icmp             ) [ 001111111111111100000000000000000000000000000000000]
empty             (trunc            ) [ 001111111111111111111111110000000000000000000000000]
empty_30          (trunc            ) [ 001111111111111100000000000000000000000000000000000]
br_ln38           (br               ) [ 011111111111111100000000000000000000000000000000000]
i                 (phi              ) [ 001000000000000000000000000000000000000000000000000]
add_ln38          (add              ) [ 011111111111111100000000000000000000000000000000000]
icmp_ln38_1       (icmp             ) [ 001111111111111100000000000000000000000000000000000]
empty_31          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln38           (br               ) [ 000000000000000000000000000000000000000000000000000]
empty_32          (trunc            ) [ 000000000000000000000000000000000000000000000000000]
zext_ln40         (zext             ) [ 000111000000000000000000000000000000000000000000000]
empty_33          (trunc            ) [ 000100000000000000000000000000000000000000000000000]
trunc_ln          (partselect       ) [ 000000000000000010000000000000000000000000000000000]
empty_34          (mul              ) [ 000010000000000000000000000000000000000000000000000]
tmp               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
empty_35          (add              ) [ 000001000000000000000000000000000000000000000000000]
specloopname_ln38 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
mul_ln40          (mul              ) [ 000000111111111000000000000000000000000000000000000]
br_ln39           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln1         (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln39         (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 000000111111111000000000000000000000000000000000000]
empty_36          (readreq          ) [ 000000000000000000000000000000000000000000000000000]
br_ln39           (br               ) [ 001111111111111100000000000000000000000000000000000]
j                 (phi              ) [ 000000000000100000000000000000000000000000000000000]
add_ln39          (add              ) [ 001111111111111100000000000000000000000000000000000]
j_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln39         (icmp             ) [ 001111111111111100000000000000000000000000000000000]
empty_37          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln39           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln40        (trunc            ) [ 000000000000000000000000000000000000000000000000000]
add_ln40          (add              ) [ 000000000000111000000000000000000000000000000000000]
gmem_addr_1_read  (read             ) [ 000000000000101000000000000000000000000000000000000]
specloopname_ln39 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
zext_ln40_1       (zext             ) [ 000000000000000000000000000000000000000000000000000]
wbuf_V_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
store_ln40        (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 001111111111111100000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 011111111111111100000000000000000000000000000000000]
sext_ln45         (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 000000000000000001111111110000000000000000000000000]
empty_38          (readreq          ) [ 000000000000000000000000000000000000000000000000000]
br_ln45           (br               ) [ 000000000000000000000011110000000000000000000000000]
i_1               (phi              ) [ 000000000000000000000001000000000000000000000000000]
add_ln45          (add              ) [ 000000000000000000000011110000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln45         (icmp             ) [ 000000000000000000000001110000000000000000000000000]
empty_39          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln45           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln46        (trunc            ) [ 000000000000000000000001110000000000000000000000000]
gmem_addr_read    (read             ) [ 000000000000000000000001010000000000000000000000000]
specloopname_ln45 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
zext_ln46         (zext             ) [ 000000000000000000000000000000000000000000000000000]
bbuf_V_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
store_ln46        (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000011110000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000]
br_ln49           (br               ) [ 000000000000000000000000000000000000000000000000000]
br_ln61           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln61        (trunc            ) [ 000000000000000000000000000111111111111100000000000]
zext_ln61         (zext             ) [ 000000000000000000000000000100000000000000000000000]
zext_ln61_1       (zext             ) [ 000000000000000000000000000100000000000000000000000]
br_ln50           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln50        (trunc            ) [ 000000000000000000000000000000000000000001111111111]
br_ln50           (br               ) [ 000000000000000000000000001000000000000001111111111]
mul_ln61          (mul              ) [ 000000000000000000000000000011111111000000000000000]
br_ln61           (br               ) [ 000000000000000000000000000111111111000000000000000]
indvar_flatten    (phi              ) [ 000000000000000000000000000010000000000000000000000]
i_3               (phi              ) [ 000000000000000000000000000010000000000000000000000]
j_2               (phi              ) [ 000000000000000000000000000010000000000000000000000]
add_ln61_1        (add              ) [ 000000000000000000000000000111111111000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln61         (icmp             ) [ 000000000000000000000000000011111111000000000000000]
br_ln61           (br               ) [ 000000000000000000000000000000000000000000000000000]
add_ln61          (add              ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln62         (icmp             ) [ 000000000000000000000000000000000000000000000000000]
select_ln61       (select           ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln61_1      (trunc            ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln61_2      (trunc            ) [ 000000000000000000000000000000000000000000000000000]
select_ln61_2     (select           ) [ 000000000000000000000000000011000000000000000000000]
zext_ln1118_1     (zext             ) [ 000000000000000000000000000011100000000000000000000]
select_ln61_3     (select           ) [ 000000000000000000000000000111111111000000000000000]
trunc_ln1118      (trunc            ) [ 000000000000000000000000000011110000000000000000000]
add_ln62          (add              ) [ 000000000000000000000000000111111111000000000000000]
zext_ln61_2       (zext             ) [ 000000000000000000000000000000000000000000000000000]
dy_addr           (getelementptr    ) [ 000000000000000000000000000010100000000000000000000]
zext_ln1118       (zext             ) [ 000000000000000000000000000010111111000000000000000]
x_addr_1          (getelementptr    ) [ 000000000000000000000000000010100000000000000000000]
mul_ln1118        (mul              ) [ 000000000000000000000000000010010000000000000000000]
dy_load           (load             ) [ 000000000000000000000000000010010000000000000000000]
x_load_1          (load             ) [ 000000000000000000000000000010010000000000000000000]
sext_ln61         (sext             ) [ 000000000000000000000000000010001110000000000000000]
add_ln1118        (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln1118_2     (zext             ) [ 000000000000000000000000000000000000000000000000000]
wbuf_V_addr_2     (getelementptr    ) [ 000000000000000000000000000010001000000000000000000]
dwbuf_V_addr      (getelementptr    ) [ 000000000000000000000000000010001100000000000000000]
sext_ln1118_2     (sext             ) [ 000000000000000000000000000010001000000000000000000]
wbuf_V_load       (load             ) [ 000000000000000000000000000010000100000000000000000]
r_V_2             (mul              ) [ 000000000000000000000000000010000100000000000000000]
lhs               (load             ) [ 000000000000000000000000000010000100000000000000000]
sext_ln1118_1     (sext             ) [ 000000000000000000000000000010000010000000000000000]
lhs_1             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
ret_V_1           (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln708_2     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
store_ln708       (store            ) [ 000000000000000000000000000000000000000000000000000]
r_V_1             (mul              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln708_1     (partselect       ) [ 000000000000000000000000000010000001000000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln62 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
dx_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
store_ln63        (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000111111111000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000111100000000000]
i_4               (phi              ) [ 000000000000000000000000000000000000010000000000000]
add_ln69          (add              ) [ 000000000000000000000000000000000000111100000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln69         (icmp             ) [ 000000000000000000000000000000000000011100000000000]
empty_41          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln69           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln703       (trunc            ) [ 000000000000000000000000000000000000000000000000000]
zext_ln703        (zext             ) [ 000000000000000000000000000000000000000000000000000]
dbbuf_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000011100000000000]
dy_addr_1         (getelementptr    ) [ 000000000000000000000000000000000000011000000000000]
dbbuf_V_load      (load             ) [ 000000000000000000000000000000000000000000000000000]
dy_load_1         (load             ) [ 000000000000000000000000000000000000000000000000000]
add_ln703         (add              ) [ 000000000000000000000000000000000000010100000000000]
specloopname_ln69 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
store_ln703       (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000111100000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000]
ret_ln75          (ret              ) [ 000000000000000000000000000000000000000000000000000]
i_2               (phi              ) [ 000000000000000000000000000000000000000001000000000]
add_ln50          (add              ) [ 000000000000000000000000001000000000000001111111111]
icmp_ln50         (icmp             ) [ 000000000000000000000000000000000000000001111111111]
empty_40          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln50           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln52        (trunc            ) [ 000000000000000000000000000000000000000000110000000]
zext_ln1116_1     (zext             ) [ 000000000000000000000000000000000000000000111000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000]
zext_ln52         (zext             ) [ 000000000000000000000000000000000000000000000000000]
bbuf_V_addr_1     (getelementptr    ) [ 000000000000000000000000000000000000000000001000000]
y_addr            (getelementptr    ) [ 000000000000000000000000000000000000000000001111110]
specloopname_ln50 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
mul_ln1116        (mul              ) [ 000000000000000000000000000000000000000000000111110]
bbuf_V_load       (load             ) [ 000000000000000000000000000000000000000001111111111]
br_ln54           (br               ) [ 000000000000000000000000000000000000000001111111111]
j_1               (phi              ) [ 000000000000000000000000000000000000000000000100000]
add_ln54          (add              ) [ 000000000000000000000000000000000000000001111111111]
icmp_ln54         (icmp             ) [ 000000000000000000000000000000000000000001111111111]
br_ln54           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln1116      (trunc            ) [ 000000000000000000000000000000000000000000000000000]
zext_ln1116       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln1116        (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln1116_2     (zext             ) [ 000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1     (getelementptr    ) [ 000000000000000000000000000000000000000000000110000]
x_addr            (getelementptr    ) [ 000000000000000000000000000000000000000000000110000]
r_V               (load             ) [ 000000000000000000000000000000000000000000000101000]
x_load            (load             ) [ 000000000000000000000000000000000000000000000101000]
sext_ln1115       (sext             ) [ 000000000000000000000000000000000000000000000100100]
sext_ln1118       (sext             ) [ 000000000000000000000000000000000000000000000100100]
r_V_3             (mul              ) [ 000000000000000000000000000000000000000000000100010]
rhs               (phi              ) [ 000000000000000000000000000000000000000000000111110]
store_ln55        (store            ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln54 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
rhs_1             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
ret_V             (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln9         (partselect       ) [ 000000000000000000000000000000000000000001111111111]
br_ln0            (br               ) [ 000000000000000000000000000000000000000001111111111]
br_ln0            (br               ) [ 000000000000000000000000001000000000000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dw">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dw"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="db">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dy">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xdim">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ydim">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fwprop">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i55.i32.i23"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_61_4_VITIS_LOOP_62_5_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="wbuf_V_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bbuf_V_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bbuf_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="dwbuf_V_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="dbbuf_V_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dbbuf_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="fwprop_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ydim_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xdim_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="b_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="w_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="4"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_36/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="gmem_addr_1_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="8"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/13 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_readreq_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="2"/>
<pin id="203" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_38/16 "/>
</bind>
</comp>

<comp id="205" class="1004" name="gmem_addr_read_read_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="8"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/24 "/>
</bind>
</comp>

<comp id="210" class="1004" name="wbuf_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="20" slack="0"/>
<pin id="214" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/14 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="20" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln40/14 wbuf_V_load/31 r_V/45 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bbuf_V_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr/25 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln46/25 bbuf_V_load/43 "/>
</bind>
</comp>

<comp id="234" class="1004" name="dy_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/29 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load/29 dy_load_1/37 "/>
</bind>
</comp>

<comp id="247" class="1004" name="x_addr_1_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="20" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/29 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_1/29 x_load/45 "/>
</bind>
</comp>

<comp id="260" class="1004" name="wbuf_V_addr_2_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="20" slack="0"/>
<pin id="264" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_2/31 "/>
</bind>
</comp>

<comp id="266" class="1004" name="dwbuf_V_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="20" slack="0"/>
<pin id="270" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/31 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="20" slack="2"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="0"/>
<pin id="278" dir="0" index="4" bw="20" slack="2147483647"/>
<pin id="279" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="281" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lhs/31 store_ln708/33 "/>
</bind>
</comp>

<comp id="283" class="1004" name="dx_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="20" slack="6"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/35 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln63_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/35 "/>
</bind>
</comp>

<comp id="296" class="1004" name="dbbuf_V_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="10" slack="0"/>
<pin id="300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dbbuf_V_addr/37 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="2"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="0" index="2" bw="0" slack="0"/>
<pin id="307" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="308" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="310" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dbbuf_V_load/37 store_ln703/39 "/>
</bind>
</comp>

<comp id="312" class="1004" name="dy_addr_1_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="10" slack="0"/>
<pin id="316" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_1/37 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bbuf_V_addr_1_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="10" slack="0"/>
<pin id="324" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr_1/43 "/>
</bind>
</comp>

<comp id="327" class="1004" name="y_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/43 "/>
</bind>
</comp>

<comp id="334" class="1004" name="wbuf_V_addr_1_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="20" slack="0"/>
<pin id="338" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/45 "/>
</bind>
</comp>

<comp id="341" class="1004" name="x_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="20" slack="0"/>
<pin id="345" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/45 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln55_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="6"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/49 "/>
</bind>
</comp>

<comp id="354" class="1005" name="i_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="1"/>
<pin id="356" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="i_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="j_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="31" slack="1"/>
<pin id="367" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="j_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="376" class="1005" name="i_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="1"/>
<pin id="378" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_1_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="31" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/23 "/>
</bind>
</comp>

<comp id="387" class="1005" name="indvar_flatten_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="63" slack="1"/>
<pin id="389" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="indvar_flatten_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="63" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/28 "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_3_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="31" slack="1"/>
<pin id="400" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="i_3_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="31" slack="0"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/28 "/>
</bind>
</comp>

<comp id="409" class="1005" name="j_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="j_2_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/28 "/>
</bind>
</comp>

<comp id="420" class="1005" name="i_4_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="31" slack="1"/>
<pin id="422" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="i_4_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="1" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/37 "/>
</bind>
</comp>

<comp id="431" class="1005" name="i_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="31" slack="1"/>
<pin id="433" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="i_2_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="0"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="1" slack="1"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/41 "/>
</bind>
</comp>

<comp id="442" class="1005" name="j_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_1_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="32" slack="0"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/45 "/>
</bind>
</comp>

<comp id="453" class="1005" name="rhs_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="455" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="456" class="1004" name="rhs_phi_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="5"/>
<pin id="458" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="32" slack="0"/>
<pin id="460" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/49 "/>
</bind>
</comp>

<comp id="463" class="1005" name="reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_1 x_load "/>
</bind>
</comp>

<comp id="467" class="1005" name="reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_load r_V "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln38_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="cmp28236_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp28236/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="empty_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="empty_30_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln38_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="31" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln38_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="0"/>
<pin id="499" dir="0" index="1" bw="31" slack="1"/>
<pin id="500" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_1/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="empty_32_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="31" slack="0"/>
<pin id="504" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln40_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="empty_33_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="0"/>
<pin id="512" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="30" slack="0"/>
<pin id="516" dir="0" index="1" bw="30" slack="1"/>
<pin id="517" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_34/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="30" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="0" index="2" bw="3" slack="0"/>
<pin id="523" dir="0" index="3" bw="6" slack="0"/>
<pin id="524" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="30" slack="1"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="empty_35_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="3"/>
<pin id="538" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_35/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="30" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="1"/>
<pin id="543" dir="0" index="2" bw="3" slack="0"/>
<pin id="544" dir="0" index="3" bw="6" slack="0"/>
<pin id="545" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln39_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="30" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="gmem_addr_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln39_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="31" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="j_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="31" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/12 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln39_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="11"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/12 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln40_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="31" slack="0"/>
<pin id="577" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/12 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln40_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="20" slack="7"/>
<pin id="581" dir="0" index="1" bw="20" slack="0"/>
<pin id="582" dir="1" index="2" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln40_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="20" slack="2"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/14 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sext_ln45_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="30" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/16 "/>
</bind>
</comp>

<comp id="591" class="1004" name="gmem_addr_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/16 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln45_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="31" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/23 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln45_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="31" slack="0"/>
<pin id="606" dir="0" index="1" bw="31" slack="9"/>
<pin id="607" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/23 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln46_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="31" slack="0"/>
<pin id="611" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/23 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln46_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="2"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/25 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln61_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="10"/>
<pin id="619" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/26 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln61_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="31" slack="0"/>
<pin id="622" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/26 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln61_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="10"/>
<pin id="626" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/26 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="31" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/26 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln50_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="10"/>
<pin id="635" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/26 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln61_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="63" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/28 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln61_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="63" slack="0"/>
<pin id="644" dir="0" index="1" bw="63" slack="1"/>
<pin id="645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/28 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln61_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="31" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/28 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln62_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="12"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/28 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln61_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="32" slack="0"/>
<pin id="662" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/28 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln61_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="31" slack="0"/>
<pin id="668" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_1/28 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln61_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="31" slack="0"/>
<pin id="672" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_2/28 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln61_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="10" slack="0"/>
<pin id="677" dir="0" index="2" bw="10" slack="0"/>
<pin id="678" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_2/28 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln1118_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="0"/>
<pin id="684" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/28 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln61_3_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="31" slack="0"/>
<pin id="689" dir="0" index="2" bw="31" slack="0"/>
<pin id="690" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_3/28 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln1118_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/28 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln62_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/28 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln61_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/29 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln1118_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="20" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/29 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sext_ln61_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/31 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln1118_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="20" slack="0"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/31 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln1118_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/31 "/>
</bind>
</comp>

<comp id="724" class="1004" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/31 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sext_ln1118_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/33 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="2"/>
<pin id="737" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/33 "/>
</bind>
</comp>

<comp id="739" class="1004" name="lhs_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="55" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="1"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/33 "/>
</bind>
</comp>

<comp id="746" class="1004" name="ret_V_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="55" slack="0"/>
<pin id="748" dir="0" index="1" bw="55" slack="1"/>
<pin id="749" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/33 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln708_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="55" slack="0"/>
<pin id="754" dir="0" index="2" bw="6" slack="0"/>
<pin id="755" dir="0" index="3" bw="7" slack="0"/>
<pin id="756" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/33 "/>
</bind>
</comp>

<comp id="762" class="1004" name="trunc_ln708_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="0" index="1" bw="55" slack="0"/>
<pin id="765" dir="0" index="2" bw="6" slack="0"/>
<pin id="766" dir="0" index="3" bw="7" slack="0"/>
<pin id="767" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/34 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln69_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="31" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/37 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln69_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="31" slack="0"/>
<pin id="780" dir="0" index="1" bw="31" slack="4"/>
<pin id="781" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/37 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln703_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="31" slack="0"/>
<pin id="785" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/37 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln703_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="0"/>
<pin id="789" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/37 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln703_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/38 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln50_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="31" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/41 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln50_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="31" slack="0"/>
<pin id="807" dir="0" index="1" bw="31" slack="1"/>
<pin id="808" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/41 "/>
</bind>
</comp>

<comp id="810" class="1004" name="trunc_ln52_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="31" slack="0"/>
<pin id="812" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/41 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln1116_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="10" slack="0"/>
<pin id="816" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/41 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln52_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="10" slack="2"/>
<pin id="820" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/43 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln54_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/45 "/>
</bind>
</comp>

<comp id="829" class="1004" name="icmp_ln54_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="15"/>
<pin id="832" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/45 "/>
</bind>
</comp>

<comp id="834" class="1004" name="trunc_ln1116_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/45 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln1116_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="20" slack="0"/>
<pin id="840" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/45 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln1116_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="20" slack="1"/>
<pin id="845" dir="0" index="1" bw="20" slack="0"/>
<pin id="846" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/45 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln1116_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="20" slack="0"/>
<pin id="850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/45 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sext_ln1115_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/47 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln1118_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/47 "/>
</bind>
</comp>

<comp id="861" class="1004" name="grp_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/47 "/>
</bind>
</comp>

<comp id="867" class="1004" name="rhs_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="55" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="0" index="2" bw="1" slack="0"/>
<pin id="871" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/49 "/>
</bind>
</comp>

<comp id="875" class="1004" name="ret_V_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="55" slack="0"/>
<pin id="877" dir="0" index="1" bw="55" slack="1"/>
<pin id="878" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/49 "/>
</bind>
</comp>

<comp id="880" class="1004" name="trunc_ln9_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="0" index="1" bw="55" slack="0"/>
<pin id="883" dir="0" index="2" bw="6" slack="0"/>
<pin id="884" dir="0" index="3" bw="7" slack="0"/>
<pin id="885" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/49 "/>
</bind>
</comp>

<comp id="890" class="1007" name="grp_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="10" slack="0"/>
<pin id="892" dir="0" index="1" bw="20" slack="0"/>
<pin id="893" dir="1" index="2" bw="20" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/2 "/>
</bind>
</comp>

<comp id="896" class="1007" name="grp_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="0"/>
<pin id="898" dir="0" index="1" bw="20" slack="0"/>
<pin id="899" dir="0" index="2" bw="20" slack="2147483647"/>
<pin id="900" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/28 add_ln1118/30 "/>
</bind>
</comp>

<comp id="904" class="1007" name="grp_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="10" slack="0"/>
<pin id="906" dir="0" index="1" bw="20" slack="0"/>
<pin id="907" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1116/41 "/>
</bind>
</comp>

<comp id="910" class="1005" name="fwprop_read_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="10"/>
<pin id="912" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="914" class="1005" name="ydim_read_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="2"/>
<pin id="916" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="921" class="1005" name="xdim_read_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="4"/>
<pin id="923" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="930" class="1005" name="b_read_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="935" class="1005" name="w_read_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="3"/>
<pin id="937" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="940" class="1005" name="icmp_ln38_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="10"/>
<pin id="942" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="944" class="1005" name="cmp28236_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="4"/>
<pin id="946" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp28236 "/>
</bind>
</comp>

<comp id="948" class="1005" name="empty_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="31" slack="1"/>
<pin id="950" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="954" class="1005" name="empty_30_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="30" slack="1"/>
<pin id="956" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="959" class="1005" name="add_ln38_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="31" slack="0"/>
<pin id="961" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="967" class="1005" name="zext_ln40_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="20" slack="1"/>
<pin id="969" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="972" class="1005" name="empty_33_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="30" slack="1"/>
<pin id="974" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="977" class="1005" name="trunc_ln_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="30" slack="1"/>
<pin id="979" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="982" class="1005" name="empty_34_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="30" slack="1"/>
<pin id="984" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="987" class="1005" name="empty_35_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="992" class="1005" name="mul_ln40_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="20" slack="7"/>
<pin id="994" dir="1" index="1" bw="20" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln40 "/>
</bind>
</comp>

<comp id="997" class="1005" name="gmem_addr_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="add_ln39_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="31" slack="0"/>
<pin id="1005" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="icmp_ln39_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="add_ln40_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="20" slack="2"/>
<pin id="1014" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="gmem_addr_1_read_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1022" class="1005" name="gmem_addr_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1028" class="1005" name="add_ln45_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="31" slack="0"/>
<pin id="1030" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="icmp_ln45_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="trunc_ln46_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="2"/>
<pin id="1039" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="gmem_addr_read_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1047" class="1005" name="trunc_ln61_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="31" slack="4"/>
<pin id="1049" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln61 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="zext_ln61_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="63" slack="1"/>
<pin id="1054" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="zext_ln61_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="63" slack="1"/>
<pin id="1059" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="trunc_ln50_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="31" slack="1"/>
<pin id="1064" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln50 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="mul_ln61_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="63" slack="1"/>
<pin id="1069" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="add_ln61_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="63" slack="0"/>
<pin id="1074" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln61_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="icmp_ln61_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="select_ln61_2_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="10" slack="1"/>
<pin id="1083" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61_2 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="zext_ln1118_1_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="20" slack="1"/>
<pin id="1088" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="select_ln61_3_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="31" slack="0"/>
<pin id="1093" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln61_3 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="trunc_ln1118_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="20" slack="1"/>
<pin id="1098" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1118 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="add_ln62_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="0"/>
<pin id="1104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="dy_addr_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="10" slack="1"/>
<pin id="1109" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="1112" class="1005" name="zext_ln1118_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="6"/>
<pin id="1114" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="x_addr_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="10" slack="1"/>
<pin id="1119" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="dy_load_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="1"/>
<pin id="1124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dy_load "/>
</bind>
</comp>

<comp id="1127" class="1005" name="sext_ln61_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="55" slack="1"/>
<pin id="1129" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="wbuf_V_addr_2_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="20" slack="1"/>
<pin id="1135" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="dwbuf_V_addr_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="20" slack="1"/>
<pin id="1140" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr "/>
</bind>
</comp>

<comp id="1144" class="1005" name="sext_ln1118_2_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="55" slack="1"/>
<pin id="1146" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="r_V_2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="55" slack="1"/>
<pin id="1151" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="lhs_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="1159" class="1005" name="sext_ln1118_1_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="55" slack="1"/>
<pin id="1161" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="trunc_ln708_1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="add_ln69_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="31" slack="0"/>
<pin id="1171" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="icmp_ln69_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="1"/>
<pin id="1176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="dbbuf_V_addr_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="10" slack="1"/>
<pin id="1180" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_addr "/>
</bind>
</comp>

<comp id="1184" class="1005" name="dy_addr_1_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="10" slack="1"/>
<pin id="1186" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_1 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="add_ln703_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="add_ln50_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="31" slack="0"/>
<pin id="1196" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="trunc_ln52_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="10" slack="2"/>
<pin id="1204" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln52 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="zext_ln1116_1_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="20" slack="1"/>
<pin id="1209" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116_1 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="bbuf_V_addr_1_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="10" slack="1"/>
<pin id="1214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="y_addr_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="10" slack="6"/>
<pin id="1219" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="1222" class="1005" name="mul_ln1116_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="20" slack="1"/>
<pin id="1224" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1116 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="bbuf_V_load_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="5"/>
<pin id="1229" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="bbuf_V_load "/>
</bind>
</comp>

<comp id="1232" class="1005" name="add_ln54_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="0"/>
<pin id="1234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="icmp_ln54_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="1"/>
<pin id="1239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="wbuf_V_addr_1_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="20" slack="1"/>
<pin id="1243" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="x_addr_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="10" slack="1"/>
<pin id="1248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="1251" class="1005" name="sext_ln1115_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="55" slack="1"/>
<pin id="1253" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1115 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="sext_ln1118_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="55" slack="1"/>
<pin id="1258" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="r_V_3_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="55" slack="1"/>
<pin id="1263" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="trunc_ln9_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="0"/>
<pin id="1268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="76" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="72" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="74" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="74" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="74" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="74" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="106" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="112" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="106" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="112" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="282"><net_src comp="266" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="311"><net_src comp="296" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="346"><net_src comp="2" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="357"><net_src comp="78" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="78" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="78" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="118" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="78" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="78" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="78" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="462"><net_src comp="456" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="466"><net_src comp="254" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="216" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="164" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="32" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="170" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="32" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="164" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="170" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="358" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="80" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="358" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="358" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="358" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="525"><net_src comp="92" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="94" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="527"><net_src comp="96" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="533"><net_src comp="98" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="100" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="92" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="94" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="548"><net_src comp="96" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="552"><net_src comp="540" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="0" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="553" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="564"><net_src comp="369" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="80" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="369" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="369" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="584" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="595"><net_src comp="0" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="591" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="602"><net_src comp="380" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="80" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="380" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="380" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="613" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="631"><net_src comp="620" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="640"><net_src comp="391" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="120" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="391" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="402" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="80" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="413" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="32" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="413" pin="4"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="647" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="402" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="653" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="666" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="670" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="653" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="647" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="402" pin="4"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="658" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="658" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="76" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="718"><net_src comp="715" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="723"><net_src comp="463" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="712" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="467" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="122" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="124" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="739" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="757"><net_src comp="126" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="746" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="128" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="130" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="761"><net_src comp="751" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="768"><net_src comp="126" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="734" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="128" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="130" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="776"><net_src comp="424" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="80" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="424" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="424" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="797"><net_src comp="241" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="302" pin="7"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="435" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="80" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="435" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="435" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="810" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="818" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="827"><net_src comp="446" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="76" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="446" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="446" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="834" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="847"><net_src comp="834" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="851"><net_src comp="843" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="856"><net_src comp="467" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="463" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="853" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="122" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="456" pin="4"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="124" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="879"><net_src comp="867" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="886"><net_src comp="126" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="875" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="128" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="130" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="894"><net_src comp="506" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="90" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="682" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="90" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="896" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="908"><net_src comp="814" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="90" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="158" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="164" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="920"><net_src comp="914" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="924"><net_src comp="170" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="927"><net_src comp="921" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="928"><net_src comp="921" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="929"><net_src comp="921" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="933"><net_src comp="176" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="938"><net_src comp="182" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="943"><net_src comp="471" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="477" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="483" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="957"><net_src comp="487" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="962"><net_src comp="491" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="970"><net_src comp="506" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="975"><net_src comp="510" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="980"><net_src comp="519" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="985"><net_src comp="514" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="990"><net_src comp="535" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="995"><net_src comp="890" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1000"><net_src comp="553" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1006"><net_src comp="560" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1011"><net_src comp="570" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="579" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1020"><net_src comp="194" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1025"><net_src comp="591" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="1031"><net_src comp="598" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1036"><net_src comp="604" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="609" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1045"><net_src comp="205" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1050"><net_src comp="617" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1055"><net_src comp="620" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1060"><net_src comp="624" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1065"><net_src comp="633" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1070"><net_src comp="627" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1075"><net_src comp="636" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1080"><net_src comp="642" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="674" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1089"><net_src comp="682" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1094"><net_src comp="686" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1099"><net_src comp="694" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1105"><net_src comp="698" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1110"><net_src comp="234" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1115"><net_src comp="708" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1120"><net_src comp="247" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1125"><net_src comp="241" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1130"><net_src comp="712" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1136"><net_src comp="260" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1141"><net_src comp="266" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1147"><net_src comp="720" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1152"><net_src comp="724" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1157"><net_src comp="273" pin="7"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1162"><net_src comp="730" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1167"><net_src comp="762" pin="4"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1172"><net_src comp="772" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1177"><net_src comp="778" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="296" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1187"><net_src comp="312" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1192"><net_src comp="793" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1197"><net_src comp="799" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1205"><net_src comp="810" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1210"><net_src comp="814" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1215"><net_src comp="320" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1220"><net_src comp="327" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1225"><net_src comp="904" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1230"><net_src comp="228" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1235"><net_src comp="823" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1240"><net_src comp="829" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1244"><net_src comp="334" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1249"><net_src comp="341" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1254"><net_src comp="853" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1259"><net_src comp="857" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1264"><net_src comp="861" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1269"><net_src comp="880" pin="4"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="456" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dx | {35 }
	Port: y | {49 }
 - Input state : 
	Port: fcc_combined : gmem | {5 6 7 8 9 10 11 13 16 17 18 19 20 21 22 24 }
	Port: fcc_combined : x | {29 30 45 46 }
	Port: fcc_combined : w | {1 }
	Port: fcc_combined : b | {1 }
	Port: fcc_combined : dy | {29 30 37 38 }
	Port: fcc_combined : xdim | {1 }
	Port: fcc_combined : ydim | {1 }
	Port: fcc_combined : fwprop | {1 }
  - Chain level:
	State 1
		br_ln38 : 1
	State 2
		add_ln38 : 1
		icmp_ln38_1 : 1
		br_ln38 : 2
		empty_32 : 1
		zext_ln40 : 2
		mul_ln40 : 3
		empty_33 : 1
		empty_34 : 2
	State 3
	State 4
		empty_35 : 1
	State 5
		sext_ln39 : 1
		gmem_addr_1 : 2
		empty_36 : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln39 : 1
		j_cast : 1
		icmp_ln39 : 2
		br_ln39 : 3
		trunc_ln40 : 1
		add_ln40 : 2
	State 13
	State 14
		wbuf_V_addr : 1
		store_ln40 : 2
	State 15
	State 16
		gmem_addr : 1
		empty_38 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		add_ln45 : 1
		icmp_ln45 : 1
		br_ln45 : 2
		trunc_ln46 : 1
	State 24
	State 25
		bbuf_V_addr : 1
		store_ln46 : 2
	State 26
		zext_ln61 : 1
		mul_ln61 : 2
	State 27
	State 28
		add_ln61_1 : 1
		icmp_ln61 : 1
		br_ln61 : 2
		add_ln61 : 1
		icmp_ln62 : 1
		select_ln61 : 2
		trunc_ln61_1 : 2
		trunc_ln61_2 : 1
		select_ln61_2 : 3
		zext_ln1118_1 : 4
		mul_ln1118 : 5
		select_ln61_3 : 2
		trunc_ln1118 : 3
		add_ln62 : 3
	State 29
		dy_addr : 1
		dy_load : 2
		x_addr_1 : 1
		x_load_1 : 2
	State 30
		add_ln1118 : 1
	State 31
		zext_ln1118_2 : 1
		wbuf_V_addr_2 : 2
		dwbuf_V_addr : 2
		wbuf_V_load : 3
		r_V_2 : 1
		lhs : 3
	State 32
	State 33
		r_V_1 : 1
		ret_V_1 : 1
		trunc_ln708_2 : 2
		store_ln708 : 3
	State 34
		trunc_ln708_1 : 1
	State 35
		store_ln63 : 1
	State 36
	State 37
		add_ln69 : 1
		icmp_ln69 : 1
		br_ln69 : 2
		trunc_ln703 : 1
		zext_ln703 : 2
		dbbuf_V_addr : 3
		dbbuf_V_load : 4
		dy_addr_1 : 3
		dy_load_1 : 4
	State 38
		add_ln703 : 1
	State 39
	State 40
	State 41
		add_ln50 : 1
		icmp_ln50 : 1
		br_ln50 : 2
		trunc_ln52 : 1
		zext_ln1116_1 : 2
		mul_ln1116 : 3
	State 42
	State 43
		bbuf_V_addr_1 : 1
		bbuf_V_load : 2
		y_addr : 1
	State 44
	State 45
		add_ln54 : 1
		icmp_ln54 : 1
		br_ln54 : 2
		trunc_ln1116 : 1
		zext_ln1116 : 2
		add_ln1116 : 2
		zext_ln1116_2 : 3
		wbuf_V_addr_1 : 4
		r_V : 5
		x_addr : 3
		x_load : 4
	State 46
	State 47
		r_V_3 : 1
	State 48
	State 49
		store_ln55 : 1
		rhs_1 : 1
		ret_V : 2
		trunc_ln9 : 3
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_514          |    0    |   118   |    47   |
|          |          grp_fu_627          |    0    |   165   |    50   |
|          |          grp_fu_724          |    0    |   165   |    50   |
|    mul   |          grp_fu_734          |    0    |   165   |    50   |
|          |          grp_fu_861          |    0    |   165   |    50   |
|          |          grp_fu_890          |    1    |    0    |    0    |
|          |          grp_fu_904          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln38_fu_491       |    0    |    0    |    38   |
|          |        empty_35_fu_535       |    0    |    0    |    39   |
|          |        add_ln39_fu_560       |    0    |    0    |    38   |
|          |        add_ln40_fu_579       |    0    |    0    |    27   |
|          |        add_ln45_fu_598       |    0    |    0    |    38   |
|          |       add_ln61_1_fu_636      |    0    |    0    |    70   |
|          |        add_ln61_fu_647       |    0    |    0    |    38   |
|    add   |        add_ln62_fu_698       |    0    |    0    |    39   |
|          |        ret_V_1_fu_746        |    0    |    0    |    62   |
|          |        add_ln69_fu_772       |    0    |    0    |    38   |
|          |       add_ln703_fu_793       |    0    |    0    |    39   |
|          |        add_ln50_fu_799       |    0    |    0    |    38   |
|          |        add_ln54_fu_823       |    0    |    0    |    39   |
|          |       add_ln1116_fu_843      |    0    |    0    |    27   |
|          |         ret_V_fu_875         |    0    |    0    |    62   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln38_fu_471       |    0    |    0    |    18   |
|          |        cmp28236_fu_477       |    0    |    0    |    18   |
|          |      icmp_ln38_1_fu_497      |    0    |    0    |    17   |
|          |       icmp_ln39_fu_570       |    0    |    0    |    18   |
|   icmp   |       icmp_ln45_fu_604       |    0    |    0    |    17   |
|          |       icmp_ln61_fu_642       |    0    |    0    |    28   |
|          |       icmp_ln62_fu_653       |    0    |    0    |    18   |
|          |       icmp_ln69_fu_778       |    0    |    0    |    17   |
|          |       icmp_ln50_fu_805       |    0    |    0    |    17   |
|          |       icmp_ln54_fu_829       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln61_fu_658      |    0    |    0    |    32   |
|  select  |     select_ln61_2_fu_674     |    0    |    0    |    10   |
|          |     select_ln61_3_fu_686     |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_896          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    fwprop_read_read_fu_158   |    0    |    0    |    0    |
|          |     ydim_read_read_fu_164    |    0    |    0    |    0    |
|          |     xdim_read_read_fu_170    |    0    |    0    |    0    |
|   read   |      b_read_read_fu_176      |    0    |    0    |    0    |
|          |      w_read_read_fu_182      |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_194 |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_205  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_188      |    0    |    0    |    0    |
|          |      grp_readreq_fu_199      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         empty_fu_483         |    0    |    0    |    0    |
|          |        empty_30_fu_487       |    0    |    0    |    0    |
|          |        empty_32_fu_502       |    0    |    0    |    0    |
|          |        empty_33_fu_510       |    0    |    0    |    0    |
|          |       trunc_ln40_fu_575      |    0    |    0    |    0    |
|          |       trunc_ln46_fu_609      |    0    |    0    |    0    |
|   trunc  |       trunc_ln61_fu_617      |    0    |    0    |    0    |
|          |       trunc_ln50_fu_633      |    0    |    0    |    0    |
|          |      trunc_ln61_1_fu_666     |    0    |    0    |    0    |
|          |      trunc_ln61_2_fu_670     |    0    |    0    |    0    |
|          |      trunc_ln1118_fu_694     |    0    |    0    |    0    |
|          |      trunc_ln703_fu_783      |    0    |    0    |    0    |
|          |       trunc_ln52_fu_810      |    0    |    0    |    0    |
|          |      trunc_ln1116_fu_834     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln40_fu_506       |    0    |    0    |    0    |
|          |         j_cast_fu_566        |    0    |    0    |    0    |
|          |      zext_ln40_1_fu_584      |    0    |    0    |    0    |
|          |       zext_ln46_fu_613       |    0    |    0    |    0    |
|          |       zext_ln61_fu_620       |    0    |    0    |    0    |
|          |      zext_ln61_1_fu_624      |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_682     |    0    |    0    |    0    |
|   zext   |      zext_ln61_2_fu_704      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_708      |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_715     |    0    |    0    |    0    |
|          |       zext_ln703_fu_787      |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_814     |    0    |    0    |    0    |
|          |       zext_ln52_fu_818       |    0    |    0    |    0    |
|          |      zext_ln1116_fu_838      |    0    |    0    |    0    |
|          |     zext_ln1116_2_fu_848     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_519       |    0    |    0    |    0    |
|          |       trunc_ln1_fu_540       |    0    |    0    |    0    |
|partselect|     trunc_ln708_2_fu_751     |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_762     |    0    |    0    |    0    |
|          |       trunc_ln9_fu_880       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_528          |    0    |    0    |    0    |
|bitconcatenate|         lhs_1_fu_739         |    0    |    0    |    0    |
|          |         rhs_1_fu_867         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln39_fu_549       |    0    |    0    |    0    |
|          |       sext_ln45_fu_588       |    0    |    0    |    0    |
|          |       sext_ln61_fu_712       |    0    |    0    |    0    |
|   sext   |     sext_ln1118_2_fu_720     |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_730     |    0    |    0    |    0    |
|          |      sext_ln1115_fu_853      |    0    |    0    |    0    |
|          |      sext_ln1118_fu_857      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   778   |   1138  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| bbuf_V|    2   |    0   |    0   |
|dbbuf_V|    2   |    0   |    0   |
|dwbuf_V|  2048  |    0   |    0   |
| wbuf_V|  2048  |    0   |    0   |
+-------+--------+--------+--------+
| Total |  4100  |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln38_reg_959    |   31   |
|    add_ln39_reg_1003    |   31   |
|    add_ln40_reg_1012    |   20   |
|    add_ln45_reg_1028    |   31   |
|    add_ln50_reg_1194    |   31   |
|    add_ln54_reg_1232    |   32   |
|   add_ln61_1_reg_1072   |   63   |
|    add_ln62_reg_1102    |   32   |
|    add_ln69_reg_1169    |   31   |
|    add_ln703_reg_1189   |   32   |
|      b_read_reg_930     |   32   |
|  bbuf_V_addr_1_reg_1212 |   10   |
|   bbuf_V_load_reg_1227  |   32   |
|     cmp28236_reg_944    |    1   |
|  dbbuf_V_addr_reg_1178  |   10   |
|  dwbuf_V_addr_reg_1138  |   20   |
|    dy_addr_1_reg_1184   |   10   |
|     dy_addr_reg_1107    |   10   |
|     dy_load_reg_1122    |   32   |
|     empty_30_reg_954    |   30   |
|     empty_33_reg_972    |   30   |
|     empty_34_reg_982    |   30   |
|     empty_35_reg_987    |   32   |
|      empty_reg_948      |   31   |
|   fwprop_read_reg_910   |    1   |
|gmem_addr_1_read_reg_1017|   32   |
|   gmem_addr_1_reg_997   |   32   |
| gmem_addr_read_reg_1042 |   32   |
|    gmem_addr_reg_1022   |   32   |
|       i_1_reg_376       |   31   |
|       i_2_reg_431       |   31   |
|       i_3_reg_398       |   31   |
|       i_4_reg_420       |   31   |
|        i_reg_354        |   31   |
|    icmp_ln38_reg_940    |    1   |
|    icmp_ln39_reg_1008   |    1   |
|    icmp_ln45_reg_1033   |    1   |
|    icmp_ln54_reg_1237   |    1   |
|    icmp_ln61_reg_1077   |    1   |
|    icmp_ln69_reg_1174   |    1   |
|  indvar_flatten_reg_387 |   63   |
|       j_1_reg_442       |   32   |
|       j_2_reg_409       |   32   |
|        j_reg_365        |   31   |
|       lhs_reg_1154      |   32   |
|   mul_ln1116_reg_1222   |   20   |
|     mul_ln40_reg_992    |   20   |
|    mul_ln61_reg_1067    |   63   |
|      r_V_2_reg_1149     |   55   |
|      r_V_3_reg_1261     |   55   |
|         reg_463         |   32   |
|         reg_467         |   32   |
|       rhs_reg_453       |   32   |
|  select_ln61_2_reg_1081 |   10   |
|  select_ln61_3_reg_1091 |   31   |
|   sext_ln1115_reg_1251  |   55   |
|  sext_ln1118_1_reg_1159 |   55   |
|  sext_ln1118_2_reg_1144 |   55   |
|   sext_ln1118_reg_1256  |   55   |
|    sext_ln61_reg_1127   |   55   |
|  trunc_ln1118_reg_1096  |   20   |
|   trunc_ln46_reg_1037   |   10   |
|   trunc_ln50_reg_1062   |   31   |
|   trunc_ln52_reg_1202   |   10   |
|   trunc_ln61_reg_1047   |   31   |
|  trunc_ln708_1_reg_1164 |   32   |
|    trunc_ln9_reg_1266   |   32   |
|     trunc_ln_reg_977    |   30   |
|      w_read_reg_935     |   32   |
|  wbuf_V_addr_1_reg_1241 |   20   |
|  wbuf_V_addr_2_reg_1133 |   20   |
|    x_addr_1_reg_1117    |   10   |
|     x_addr_reg_1246     |   10   |
|    xdim_read_reg_921    |   32   |
|     y_addr_reg_1217     |   10   |
|    ydim_read_reg_914    |   32   |
|  zext_ln1116_1_reg_1207 |   20   |
|  zext_ln1118_1_reg_1086 |   20   |
|   zext_ln1118_reg_1112  |   32   |
|    zext_ln40_reg_967    |   20   |
|   zext_ln61_1_reg_1057  |   63   |
|    zext_ln61_reg_1052   |   63   |
+-------------------------+--------+
|          Total          |  2329  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_188 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_199 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_216 |  p0  |   5  |  20  |   100  ||    25   |
|  grp_access_fu_228 |  p0  |   3  |  10  |   30   ||    14   |
|  grp_access_fu_241 |  p0  |   4  |  10  |   40   ||    20   |
|  grp_access_fu_254 |  p0  |   4  |  10  |   40   ||    20   |
|  grp_access_fu_273 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_302 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_514     |  p0  |   2  |  30  |   60   ||    9    |
|     grp_fu_627     |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_627     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_724     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_724     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_734     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_861     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_861     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_890     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_896     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_896     |  p1  |   2  |  20  |   40   ||    9    |
|     grp_fu_904     |  p0  |   2  |  10  |   20   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   944  || 32.7144 ||   223   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   778  |  1138  |
|   Memory  |  4100  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   32   |    -   |   223  |
|  Register |    -   |    -   |    -   |  2329  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  4100  |    3   |   32   |  3107  |  1361  |
+-----------+--------+--------+--------+--------+--------+
