<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/XeonE7Msr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_xeon_e7_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">XeonE7Msr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___e7___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_XEON_E7_FEATURE_CONFIG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad23013db72eb124afe8b8be7598eff84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#ad23013db72eb124afe8b8be7598eff84">IS_XEON_E7_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:ad23013db72eb124afe8b8be7598eff84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4760b302e93181ccdb8237ca5581dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#af4760b302e93181ccdb8237ca5581dbd">MSR_XEON_E7_FEATURE_CONFIG</a>&#160;&#160;&#160;0x0000013C</td></tr>
<tr class="separator:af4760b302e93181ccdb8237ca5581dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911fb44ad0f7aca7fe90b92cf4b141e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a911fb44ad0f7aca7fe90b92cf4b141e5">MSR_XEON_E7_OFFCORE_RSP_1</a>&#160;&#160;&#160;0x000001A7</td></tr>
<tr class="separator:a911fb44ad0f7aca7fe90b92cf4b141e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af92a12d7550cc62072fad4c6c7981471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#af92a12d7550cc62072fad4c6c7981471">MSR_XEON_E7_TURBO_RATIO_LIMIT</a>&#160;&#160;&#160;0x000001AD</td></tr>
<tr class="separator:af92a12d7550cc62072fad4c6c7981471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ebff4c1a8ef7c5270bedd892c9741c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#ab4ebff4c1a8ef7c5270bedd892c9741c">MSR_XEON_E7_C8_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000F40</td></tr>
<tr class="separator:ab4ebff4c1a8ef7c5270bedd892c9741c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10eac17dbea6ed23b51c542e2ed95512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a10eac17dbea6ed23b51c542e2ed95512">MSR_XEON_E7_C8_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000F41</td></tr>
<tr class="separator:a10eac17dbea6ed23b51c542e2ed95512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687717962bec58c2f826beabf4a60329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a687717962bec58c2f826beabf4a60329">MSR_XEON_E7_C8_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000F42</td></tr>
<tr class="separator:a687717962bec58c2f826beabf4a60329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28e59306471e81b5364e095a5e5164d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#ad28e59306471e81b5364e095a5e5164d">MSR_XEON_E7_C9_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000FC0</td></tr>
<tr class="separator:ad28e59306471e81b5364e095a5e5164d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ad99c5f0ec5fe0f3285457f07594ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a1ad99c5f0ec5fe0f3285457f07594ac5">MSR_XEON_E7_C9_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000FC1</td></tr>
<tr class="separator:a1ad99c5f0ec5fe0f3285457f07594ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be6f7144791e8aa8fc01d923f44a5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a8be6f7144791e8aa8fc01d923f44a5de">MSR_XEON_E7_C9_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000FC2</td></tr>
<tr class="separator:a8be6f7144791e8aa8fc01d923f44a5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a42acf6136878cdba5d825f25f55ccbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000F50</td></tr>
<tr class="separator:a42acf6136878cdba5d825f25f55ccbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4cfefab76c8f24eb4bef0a71ab06402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#ae4cfefab76c8f24eb4bef0a71ab06402">MSR_XEON_E7_C8_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000F52</td></tr>
<tr class="separator:ae4cfefab76c8f24eb4bef0a71ab06402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40df6377b37a56fb0bf63d635adf649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#af40df6377b37a56fb0bf63d635adf649">MSR_XEON_E7_C8_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000F54</td></tr>
<tr class="separator:af40df6377b37a56fb0bf63d635adf649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9887fb3ea9f6351ae8823866b6246d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a1e9887fb3ea9f6351ae8823866b6246d">MSR_XEON_E7_C8_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000F56</td></tr>
<tr class="separator:a1e9887fb3ea9f6351ae8823866b6246d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e0a0dad37b7fac8e7515819d7d6710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a06e0a0dad37b7fac8e7515819d7d6710">MSR_XEON_E7_C8_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000F58</td></tr>
<tr class="separator:a06e0a0dad37b7fac8e7515819d7d6710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e1b081e2df3465c323912e408a6582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#aa4e1b081e2df3465c323912e408a6582">MSR_XEON_E7_C8_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000F5A</td></tr>
<tr class="separator:aa4e1b081e2df3465c323912e408a6582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a797edefadb8711481dd9e786d86d6a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>&#160;&#160;&#160;0x00000F51</td></tr>
<tr class="separator:a797edefadb8711481dd9e786d86d6a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b459a8ec2de62c0287747303b62ed03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a5b459a8ec2de62c0287747303b62ed03">MSR_XEON_E7_C8_PMON_CTR1</a>&#160;&#160;&#160;0x00000F53</td></tr>
<tr class="separator:a5b459a8ec2de62c0287747303b62ed03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cefa1f1390ec211fbaf25cc57a95386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a4cefa1f1390ec211fbaf25cc57a95386">MSR_XEON_E7_C8_PMON_CTR2</a>&#160;&#160;&#160;0x00000F55</td></tr>
<tr class="separator:a4cefa1f1390ec211fbaf25cc57a95386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c569b33cadf545a8efef3e20960a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a60c569b33cadf545a8efef3e20960a44">MSR_XEON_E7_C8_PMON_CTR3</a>&#160;&#160;&#160;0x00000F57</td></tr>
<tr class="separator:a60c569b33cadf545a8efef3e20960a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12e9e852fd1e942aef6ea7b6ee6aec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#af12e9e852fd1e942aef6ea7b6ee6aec5">MSR_XEON_E7_C8_PMON_CTR4</a>&#160;&#160;&#160;0x00000F59</td></tr>
<tr class="separator:af12e9e852fd1e942aef6ea7b6ee6aec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3209413a3c712332bc14010f2bc39bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a3209413a3c712332bc14010f2bc39bcd">MSR_XEON_E7_C8_PMON_CTR5</a>&#160;&#160;&#160;0x00000F5B</td></tr>
<tr class="separator:a3209413a3c712332bc14010f2bc39bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a0cc9de69c431d598ce42ecc00eb3a37e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000FD0</td></tr>
<tr class="separator:a0cc9de69c431d598ce42ecc00eb3a37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a5c2a61e70fe31546eaacf1f2f7ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a72a5c2a61e70fe31546eaacf1f2f7ea0">MSR_XEON_E7_C9_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000FD2</td></tr>
<tr class="separator:a72a5c2a61e70fe31546eaacf1f2f7ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabd96dc83cbd75fb1c14add677f56ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#aaabd96dc83cbd75fb1c14add677f56ce">MSR_XEON_E7_C9_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000FD4</td></tr>
<tr class="separator:aaabd96dc83cbd75fb1c14add677f56ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f283be55ec37420d37733e7c2f6bad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a3f283be55ec37420d37733e7c2f6bad2">MSR_XEON_E7_C9_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000FD6</td></tr>
<tr class="separator:a3f283be55ec37420d37733e7c2f6bad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c463d8670948fb84910a408c7d97664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a5c463d8670948fb84910a408c7d97664">MSR_XEON_E7_C9_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000FD8</td></tr>
<tr class="separator:a5c463d8670948fb84910a408c7d97664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d422b8dd7effe2176d03031a43b103c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a1d422b8dd7effe2176d03031a43b103c">MSR_XEON_E7_C9_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000FDA</td></tr>
<tr class="separator:a1d422b8dd7effe2176d03031a43b103c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a09e626dcbeb14406201f3d2e675d301b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>&#160;&#160;&#160;0x00000FD1</td></tr>
<tr class="separator:a09e626dcbeb14406201f3d2e675d301b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6867f4d2ab1932369d1c0ef40b68023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#ad6867f4d2ab1932369d1c0ef40b68023">MSR_XEON_E7_C9_PMON_CTR1</a>&#160;&#160;&#160;0x00000FD3</td></tr>
<tr class="separator:ad6867f4d2ab1932369d1c0ef40b68023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab157c89ef518794bd16e11de53833ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#ab157c89ef518794bd16e11de53833ee8">MSR_XEON_E7_C9_PMON_CTR2</a>&#160;&#160;&#160;0x00000FD5</td></tr>
<tr class="separator:ab157c89ef518794bd16e11de53833ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a472f42a77da2f1c91842370af0ce415a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a472f42a77da2f1c91842370af0ce415a">MSR_XEON_E7_C9_PMON_CTR3</a>&#160;&#160;&#160;0x00000FD7</td></tr>
<tr class="separator:a472f42a77da2f1c91842370af0ce415a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c6383381d1921cc36dd07569542d336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a4c6383381d1921cc36dd07569542d336">MSR_XEON_E7_C9_PMON_CTR4</a>&#160;&#160;&#160;0x00000FD9</td></tr>
<tr class="separator:a4c6383381d1921cc36dd07569542d336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8defa28c984bd2e618e87da1f0100baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_e7_msr_8h.html#a8defa28c984bd2e618e87da1f0100baf">MSR_XEON_E7_C9_PMON_CTR5</a>&#160;&#160;&#160;0x00000FDB</td></tr>
<tr class="separator:a8defa28c984bd2e618e87da1f0100baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Intel(R) Xeon(R) Processor E7 Family.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad23013db72eb124afe8b8be7598eff84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_XEON_E7_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x2F    \</div>
<div class="line">    )                       \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel(R) Xeon(R) Processor E7 Family?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ab4ebff4c1a8ef7c5270bedd892c9741c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_BOX_CTRL&#160;&#160;&#160;0x00000F40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_BOX_CTRL (0x00000F40) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#ab4ebff4c1a8ef7c5270bedd892c9741c">MSR_XEON_E7_C8_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#ab4ebff4c1a8ef7c5270bedd892c9741c">MSR_XEON_E7_C8_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_BOX_CTRL is defined as MSR_C8_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a687717962bec58c2f826beabf4a60329"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000F42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_BOX_OVF_CTRL (0x00000F42) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a687717962bec58c2f826beabf4a60329">MSR_XEON_E7_C8_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a687717962bec58c2f826beabf4a60329">MSR_XEON_E7_C8_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_BOX_OVF_CTRL is defined as MSR_C8_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a10eac17dbea6ed23b51c542e2ed95512"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_BOX_STATUS&#160;&#160;&#160;0x00000F41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_BOX_STATUS (0x00000F41) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a10eac17dbea6ed23b51c542e2ed95512">MSR_XEON_E7_C8_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a10eac17dbea6ed23b51c542e2ed95512">MSR_XEON_E7_C8_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_BOX_STATUS is defined as MSR_C8_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a797edefadb8711481dd9e786d86d6a2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_CTR0&#160;&#160;&#160;0x00000F51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_CTR0 is defined as MSR_C8_PMON_CTR0 in SDM. MSR_XEON_E7_C8_PMON_CTR1 is defined as MSR_C8_PMON_CTR1 in SDM. MSR_XEON_E7_C8_PMON_CTR2 is defined as MSR_C8_PMON_CTR2 in SDM. MSR_XEON_E7_C8_PMON_CTR3 is defined as MSR_C8_PMON_CTR3 in SDM. MSR_XEON_E7_C8_PMON_CTR4 is defined as MSR_C8_PMON_CTR4 in SDM. MSR_XEON_E7_C8_PMON_CTR5 is defined as MSR_C8_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5b459a8ec2de62c0287747303b62ed03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_CTR1&#160;&#160;&#160;0x00000F53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_CTR0 is defined as MSR_C8_PMON_CTR0 in SDM. MSR_XEON_E7_C8_PMON_CTR1 is defined as MSR_C8_PMON_CTR1 in SDM. MSR_XEON_E7_C8_PMON_CTR2 is defined as MSR_C8_PMON_CTR2 in SDM. MSR_XEON_E7_C8_PMON_CTR3 is defined as MSR_C8_PMON_CTR3 in SDM. MSR_XEON_E7_C8_PMON_CTR4 is defined as MSR_C8_PMON_CTR4 in SDM. MSR_XEON_E7_C8_PMON_CTR5 is defined as MSR_C8_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4cefa1f1390ec211fbaf25cc57a95386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_CTR2&#160;&#160;&#160;0x00000F55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_CTR0 is defined as MSR_C8_PMON_CTR0 in SDM. MSR_XEON_E7_C8_PMON_CTR1 is defined as MSR_C8_PMON_CTR1 in SDM. MSR_XEON_E7_C8_PMON_CTR2 is defined as MSR_C8_PMON_CTR2 in SDM. MSR_XEON_E7_C8_PMON_CTR3 is defined as MSR_C8_PMON_CTR3 in SDM. MSR_XEON_E7_C8_PMON_CTR4 is defined as MSR_C8_PMON_CTR4 in SDM. MSR_XEON_E7_C8_PMON_CTR5 is defined as MSR_C8_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a60c569b33cadf545a8efef3e20960a44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_CTR3&#160;&#160;&#160;0x00000F57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_CTR0 is defined as MSR_C8_PMON_CTR0 in SDM. MSR_XEON_E7_C8_PMON_CTR1 is defined as MSR_C8_PMON_CTR1 in SDM. MSR_XEON_E7_C8_PMON_CTR2 is defined as MSR_C8_PMON_CTR2 in SDM. MSR_XEON_E7_C8_PMON_CTR3 is defined as MSR_C8_PMON_CTR3 in SDM. MSR_XEON_E7_C8_PMON_CTR4 is defined as MSR_C8_PMON_CTR4 in SDM. MSR_XEON_E7_C8_PMON_CTR5 is defined as MSR_C8_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af12e9e852fd1e942aef6ea7b6ee6aec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_CTR4&#160;&#160;&#160;0x00000F59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_CTR0 is defined as MSR_C8_PMON_CTR0 in SDM. MSR_XEON_E7_C8_PMON_CTR1 is defined as MSR_C8_PMON_CTR1 in SDM. MSR_XEON_E7_C8_PMON_CTR2 is defined as MSR_C8_PMON_CTR2 in SDM. MSR_XEON_E7_C8_PMON_CTR3 is defined as MSR_C8_PMON_CTR3 in SDM. MSR_XEON_E7_C8_PMON_CTR4 is defined as MSR_C8_PMON_CTR4 in SDM. MSR_XEON_E7_C8_PMON_CTR5 is defined as MSR_C8_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3209413a3c712332bc14010f2bc39bcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_CTR5&#160;&#160;&#160;0x00000F5B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a797edefadb8711481dd9e786d86d6a2f">MSR_XEON_E7_C8_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_CTR0 is defined as MSR_C8_PMON_CTR0 in SDM. MSR_XEON_E7_C8_PMON_CTR1 is defined as MSR_C8_PMON_CTR1 in SDM. MSR_XEON_E7_C8_PMON_CTR2 is defined as MSR_C8_PMON_CTR2 in SDM. MSR_XEON_E7_C8_PMON_CTR3 is defined as MSR_C8_PMON_CTR3 in SDM. MSR_XEON_E7_C8_PMON_CTR4 is defined as MSR_C8_PMON_CTR4 in SDM. MSR_XEON_E7_C8_PMON_CTR5 is defined as MSR_C8_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a42acf6136878cdba5d825f25f55ccbd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000F50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_EVNT_SEL0 is defined as MSR_C8_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL1 is defined as MSR_C8_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL2 is defined as MSR_C8_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL3 is defined as MSR_C8_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL4 is defined as MSR_C8_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL5 is defined as MSR_C8_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae4cfefab76c8f24eb4bef0a71ab06402"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000F52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_EVNT_SEL0 is defined as MSR_C8_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL1 is defined as MSR_C8_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL2 is defined as MSR_C8_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL3 is defined as MSR_C8_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL4 is defined as MSR_C8_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL5 is defined as MSR_C8_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af40df6377b37a56fb0bf63d635adf649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000F54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_EVNT_SEL0 is defined as MSR_C8_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL1 is defined as MSR_C8_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL2 is defined as MSR_C8_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL3 is defined as MSR_C8_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL4 is defined as MSR_C8_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL5 is defined as MSR_C8_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1e9887fb3ea9f6351ae8823866b6246d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000F56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_EVNT_SEL0 is defined as MSR_C8_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL1 is defined as MSR_C8_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL2 is defined as MSR_C8_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL3 is defined as MSR_C8_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL4 is defined as MSR_C8_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL5 is defined as MSR_C8_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a06e0a0dad37b7fac8e7515819d7d6710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000F58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_EVNT_SEL0 is defined as MSR_C8_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL1 is defined as MSR_C8_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL2 is defined as MSR_C8_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL3 is defined as MSR_C8_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL4 is defined as MSR_C8_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL5 is defined as MSR_C8_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa4e1b081e2df3465c323912e408a6582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C8_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000F5A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C8_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a42acf6136878cdba5d825f25f55ccbd6">MSR_XEON_E7_C8_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C8_PMON_EVNT_SEL0 is defined as MSR_C8_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL1 is defined as MSR_C8_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL2 is defined as MSR_C8_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL3 is defined as MSR_C8_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL4 is defined as MSR_C8_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C8_PMON_EVNT_SEL5 is defined as MSR_C8_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad28e59306471e81b5364e095a5e5164d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_BOX_CTRL&#160;&#160;&#160;0x00000FC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_BOX_CTRL (0x00000FC0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#ad28e59306471e81b5364e095a5e5164d">MSR_XEON_E7_C9_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#ad28e59306471e81b5364e095a5e5164d">MSR_XEON_E7_C9_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_BOX_CTRL is defined as MSR_C9_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8be6f7144791e8aa8fc01d923f44a5de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000FC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_BOX_OVF_CTRL (0x00000FC2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a8be6f7144791e8aa8fc01d923f44a5de">MSR_XEON_E7_C9_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a8be6f7144791e8aa8fc01d923f44a5de">MSR_XEON_E7_C9_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_BOX_OVF_CTRL is defined as MSR_C9_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ad99c5f0ec5fe0f3285457f07594ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_BOX_STATUS&#160;&#160;&#160;0x00000FC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_BOX_STATUS (0x00000FC1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a1ad99c5f0ec5fe0f3285457f07594ac5">MSR_XEON_E7_C9_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a1ad99c5f0ec5fe0f3285457f07594ac5">MSR_XEON_E7_C9_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_BOX_STATUS is defined as MSR_C9_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a09e626dcbeb14406201f3d2e675d301b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_CTR0&#160;&#160;&#160;0x00000FD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_CTR0 is defined as MSR_C9_PMON_CTR0 in SDM. MSR_XEON_E7_C9_PMON_CTR1 is defined as MSR_C9_PMON_CTR1 in SDM. MSR_XEON_E7_C9_PMON_CTR2 is defined as MSR_C9_PMON_CTR2 in SDM. MSR_XEON_E7_C9_PMON_CTR3 is defined as MSR_C9_PMON_CTR3 in SDM. MSR_XEON_E7_C9_PMON_CTR4 is defined as MSR_C9_PMON_CTR4 in SDM. MSR_XEON_E7_C9_PMON_CTR5 is defined as MSR_C9_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad6867f4d2ab1932369d1c0ef40b68023"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_CTR1&#160;&#160;&#160;0x00000FD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_CTR0 is defined as MSR_C9_PMON_CTR0 in SDM. MSR_XEON_E7_C9_PMON_CTR1 is defined as MSR_C9_PMON_CTR1 in SDM. MSR_XEON_E7_C9_PMON_CTR2 is defined as MSR_C9_PMON_CTR2 in SDM. MSR_XEON_E7_C9_PMON_CTR3 is defined as MSR_C9_PMON_CTR3 in SDM. MSR_XEON_E7_C9_PMON_CTR4 is defined as MSR_C9_PMON_CTR4 in SDM. MSR_XEON_E7_C9_PMON_CTR5 is defined as MSR_C9_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab157c89ef518794bd16e11de53833ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_CTR2&#160;&#160;&#160;0x00000FD5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_CTR0 is defined as MSR_C9_PMON_CTR0 in SDM. MSR_XEON_E7_C9_PMON_CTR1 is defined as MSR_C9_PMON_CTR1 in SDM. MSR_XEON_E7_C9_PMON_CTR2 is defined as MSR_C9_PMON_CTR2 in SDM. MSR_XEON_E7_C9_PMON_CTR3 is defined as MSR_C9_PMON_CTR3 in SDM. MSR_XEON_E7_C9_PMON_CTR4 is defined as MSR_C9_PMON_CTR4 in SDM. MSR_XEON_E7_C9_PMON_CTR5 is defined as MSR_C9_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a472f42a77da2f1c91842370af0ce415a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_CTR3&#160;&#160;&#160;0x00000FD7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_CTR0 is defined as MSR_C9_PMON_CTR0 in SDM. MSR_XEON_E7_C9_PMON_CTR1 is defined as MSR_C9_PMON_CTR1 in SDM. MSR_XEON_E7_C9_PMON_CTR2 is defined as MSR_C9_PMON_CTR2 in SDM. MSR_XEON_E7_C9_PMON_CTR3 is defined as MSR_C9_PMON_CTR3 in SDM. MSR_XEON_E7_C9_PMON_CTR4 is defined as MSR_C9_PMON_CTR4 in SDM. MSR_XEON_E7_C9_PMON_CTR5 is defined as MSR_C9_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4c6383381d1921cc36dd07569542d336"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_CTR4&#160;&#160;&#160;0x00000FD9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_CTR0 is defined as MSR_C9_PMON_CTR0 in SDM. MSR_XEON_E7_C9_PMON_CTR1 is defined as MSR_C9_PMON_CTR1 in SDM. MSR_XEON_E7_C9_PMON_CTR2 is defined as MSR_C9_PMON_CTR2 in SDM. MSR_XEON_E7_C9_PMON_CTR3 is defined as MSR_C9_PMON_CTR3 in SDM. MSR_XEON_E7_C9_PMON_CTR4 is defined as MSR_C9_PMON_CTR4 in SDM. MSR_XEON_E7_C9_PMON_CTR5 is defined as MSR_C9_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8defa28c984bd2e618e87da1f0100baf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_CTR5&#160;&#160;&#160;0x00000FDB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a09e626dcbeb14406201f3d2e675d301b">MSR_XEON_E7_C9_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_CTR0 is defined as MSR_C9_PMON_CTR0 in SDM. MSR_XEON_E7_C9_PMON_CTR1 is defined as MSR_C9_PMON_CTR1 in SDM. MSR_XEON_E7_C9_PMON_CTR2 is defined as MSR_C9_PMON_CTR2 in SDM. MSR_XEON_E7_C9_PMON_CTR3 is defined as MSR_C9_PMON_CTR3 in SDM. MSR_XEON_E7_C9_PMON_CTR4 is defined as MSR_C9_PMON_CTR4 in SDM. MSR_XEON_E7_C9_PMON_CTR5 is defined as MSR_C9_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0cc9de69c431d598ce42ecc00eb3a37e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000FD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_EVNT_SEL0 is defined as MSR_C9_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL1 is defined as MSR_C9_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL2 is defined as MSR_C9_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL3 is defined as MSR_C9_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL4 is defined as MSR_C9_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL5 is defined as MSR_C9_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a72a5c2a61e70fe31546eaacf1f2f7ea0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000FD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_EVNT_SEL0 is defined as MSR_C9_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL1 is defined as MSR_C9_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL2 is defined as MSR_C9_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL3 is defined as MSR_C9_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL4 is defined as MSR_C9_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL5 is defined as MSR_C9_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaabd96dc83cbd75fb1c14add677f56ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000FD4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_EVNT_SEL0 is defined as MSR_C9_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL1 is defined as MSR_C9_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL2 is defined as MSR_C9_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL3 is defined as MSR_C9_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL4 is defined as MSR_C9_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL5 is defined as MSR_C9_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3f283be55ec37420d37733e7c2f6bad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000FD6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_EVNT_SEL0 is defined as MSR_C9_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL1 is defined as MSR_C9_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL2 is defined as MSR_C9_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL3 is defined as MSR_C9_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL4 is defined as MSR_C9_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL5 is defined as MSR_C9_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5c463d8670948fb84910a408c7d97664"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000FD8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_EVNT_SEL0 is defined as MSR_C9_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL1 is defined as MSR_C9_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL2 is defined as MSR_C9_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL3 is defined as MSR_C9_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL4 is defined as MSR_C9_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL5 is defined as MSR_C9_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1d422b8dd7effe2176d03031a43b103c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_C9_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000FDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_C9_PMON_EVNT_SELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a0cc9de69c431d598ce42ecc00eb3a37e">MSR_XEON_E7_C9_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_C9_PMON_EVNT_SEL0 is defined as MSR_C9_PMON_EVNT_SEL0 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL1 is defined as MSR_C9_PMON_EVNT_SEL1 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL2 is defined as MSR_C9_PMON_EVNT_SEL2 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL3 is defined as MSR_C9_PMON_EVNT_SEL3 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL4 is defined as MSR_C9_PMON_EVNT_SEL4 in SDM. MSR_XEON_E7_C9_PMON_EVNT_SEL5 is defined as MSR_C9_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af4760b302e93181ccdb8237ca5581dbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_FEATURE_CONFIG&#160;&#160;&#160;0x0000013C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. AES Configuration (RW-L) Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_FEATURE_CONFIG (0x0000013C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___e7___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_XEON_E7_FEATURE_CONFIG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___e7___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_XEON_E7_FEATURE_CONFIG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___e7___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_XEON_E7_FEATURE_CONFIG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___e7___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#aa8d2fe608705e379cad2577412b82dad">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#af4760b302e93181ccdb8237ca5581dbd">MSR_XEON_E7_FEATURE_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#af4760b302e93181ccdb8237ca5581dbd">MSR_XEON_E7_FEATURE_CONFIG</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___e7___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#aa8d2fe608705e379cad2577412b82dad">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_FEATURE_CONFIG is defined as MSR_FEATURE_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a911fb44ad0f7aca7fe90b92cf4b141e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_OFFCORE_RSP_1&#160;&#160;&#160;0x000001A7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Offcore Response Event Select Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_OFFCORE_RSP_1 (0x000001A7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a911fb44ad0f7aca7fe90b92cf4b141e5">MSR_XEON_E7_OFFCORE_RSP_1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#a911fb44ad0f7aca7fe90b92cf4b141e5">MSR_XEON_E7_OFFCORE_RSP_1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_OFFCORE_RSP_1 is defined as MSR_OFFCORE_RSP_1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af92a12d7550cc62072fad4c6c7981471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_E7_TURBO_RATIO_LIMIT&#160;&#160;&#160;0x000001AD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Reserved Attempt to read/write will cause #UD.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_E7_TURBO_RATIO_LIMIT (0x000001AD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#af92a12d7550cc62072fad4c6c7981471">MSR_XEON_E7_TURBO_RATIO_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_e7_msr_8h.html#af92a12d7550cc62072fad4c6c7981471">MSR_XEON_E7_TURBO_RATIO_LIMIT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_E7_TURBO_RATIO_LIMIT is defined as MSR_TURBO_RATIO_LIMIT in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ee16cea0340e4558b8b17c3b12ae3d0b.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_43dbc6def9233b1fec759bd8d9ab8e67.html">Include</a></li><li class="navelem"><a class="el" href="dir_175d7c7b75641d005b481f85e0215e40.html">Register</a></li><li class="navelem"><a class="el" href="dir_7c1b96f2d60b30b20dbccf2947fc7375.html">Intel</a></li><li class="navelem"><a class="el" href="dir_3e9dc6e6ed851e74a7d0264e799921c1.html">Msr</a></li><li class="navelem"><a class="el" href="_xeon_e7_msr_8h.html">XeonE7Msr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:41:14 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
