--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml clock.twx clock.ncd -o clock.twr clock.pcf -ucf
BCD7segmDec_UCF.ucf

Design file:              clock.ncd
Physical constraint file: clock.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_c       |    0.849(R)|      FAST  |   -0.263(R)|      SLOW  |sysclk_BUFGP      |   0.000|
btn_d       |    0.784(R)|      FAST  |   -0.138(R)|      SLOW  |sysclk_BUFGP      |   0.000|
btn_l       |    1.527(R)|      SLOW  |   -1.008(R)|      FAST  |sysclk_BUFGP      |   0.000|
btn_r       |    0.984(R)|      FAST  |   -0.340(R)|      SLOW  |sysclk_BUFGP      |   0.000|
btn_u       |    0.716(R)|      FAST  |   -0.044(R)|      SLOW  |sysclk_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>            |        12.047(R)|      SLOW  |         4.511(R)|      FAST  |sysclk_BUFGP      |   0.000|
an<1>            |        12.273(R)|      SLOW  |         4.627(R)|      FAST  |sysclk_BUFGP      |   0.000|
an<2>            |        12.542(R)|      SLOW  |         4.565(R)|      FAST  |sysclk_BUFGP      |   0.000|
an<3>            |        12.510(R)|      SLOW  |         4.521(R)|      FAST  |sysclk_BUFGP      |   0.000|
cath<0>          |        16.222(R)|      SLOW  |         5.326(R)|      FAST  |sysclk_BUFGP      |   0.000|
                 |        11.800(F)|      SLOW  |         5.503(F)|      FAST  |sysclk_BUFGP      |   0.000|
cath<1>          |        16.145(R)|      SLOW  |         5.285(R)|      FAST  |sysclk_BUFGP      |   0.000|
                 |        11.723(F)|      SLOW  |         5.462(F)|      FAST  |sysclk_BUFGP      |   0.000|
cath<2>          |        16.685(R)|      SLOW  |         5.413(R)|      FAST  |sysclk_BUFGP      |   0.000|
                 |        12.645(F)|      SLOW  |         5.578(F)|      FAST  |sysclk_BUFGP      |   0.000|
cath<3>          |        16.729(R)|      SLOW  |         5.689(R)|      FAST  |sysclk_BUFGP      |   0.000|
                 |        12.394(F)|      SLOW  |         5.913(F)|      FAST  |sysclk_BUFGP      |   0.000|
cath<4>          |        16.725(R)|      SLOW  |         5.358(R)|      FAST  |sysclk_BUFGP      |   0.000|
                 |        12.685(F)|      SLOW  |         5.523(F)|      FAST  |sysclk_BUFGP      |   0.000|
cath<5>          |        16.665(R)|      SLOW  |         5.418(R)|      FAST  |sysclk_BUFGP      |   0.000|
                 |        12.625(F)|      SLOW  |         5.583(F)|      FAST  |sysclk_BUFGP      |   0.000|
cath<6>          |        16.604(R)|      SLOW  |         5.512(R)|      FAST  |sysclk_BUFGP      |   0.000|
                 |        12.269(F)|      SLOW  |         5.736(F)|      FAST  |sysclk_BUFGP      |   0.000|
led_alarm_buzzing|         8.193(R)|      SLOW  |         4.328(R)|      FAST  |sysclk_BUFGP      |   0.000|
led_alarm_on     |         7.457(R)|      SLOW  |         3.889(R)|      FAST  |sysclk_BUFGP      |   0.000|
sel_out<0>       |         9.183(R)|      SLOW  |         4.992(R)|      FAST  |sysclk_BUFGP      |   0.000|
sel_out<1>       |         9.454(R)|      SLOW  |         5.164(R)|      FAST  |sysclk_BUFGP      |   0.000|
sel_out<2>       |         9.940(R)|      SLOW  |         5.444(R)|      FAST  |sysclk_BUFGP      |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    7.581|         |    2.031|         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 16 12:40:55 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



