(pcb "C:\Users\jan\projects\8bit\8bit-register\8bit-register.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  130000 -130000  30000 -130000  30000 -30000  130000 -30000
            130000 -130000)
    )
    (plane GND (polygon B.Cu 0  129000 -129000  31000 -129000  31000 -31000  129000 -31000
            129000 -129000))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component MountingHole:MountingHole_3mm_Pad
      (place M4 33909 -126238 front 0)
      (place M2 126111 -33782 front 0)
    )
    (component MountingHole:MountingHole_3mm_Pad::1
      (place M3 126111 -126238 front 0)
      (place M1 33655 -33782 front 0)
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U7 109347 -105791 front 270 (PN 74LS245))
      (place U6 40513 -113411 front 90 (PN 74LS574))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U5 73533 -93091 front 270 (PN 74LS00))
      (place U4 73533 -78327.2 front 270 (PN 74LS02))
      (place U3 73533 -63563.5 front 270 (PN 74LS32))
      (place U2 73533 -48799.8 front 270 (PN 74LS86))
      (place U1 73533 -34036 front 270 (PN 74LS86))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place SW1 98806 -34417 front 0 (PN RegisterID))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R8 115189 -33782 front 180 (PN 3K))
      (place R7 115189 -37549.7 front 180 (PN 3K))
      (place R6 115189 -41317.3 front 180 (PN 3K))
      (place R5 115189 -45085 front 180 (PN 3K))
      (place R4 84201 -33782 front 0 (PN 200R))
      (place R3 91928 -37584 front 180 (PN 200R))
      (place R2 91928 -41634 front 180 (PN 200R))
      (place R1 91928 -45684 front 180 (PN 200R))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x09_P2.54mm_Vertical
      (place J3 125476 -61595 front 180 (PN "Register Content LEDs"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (place J2 41021 -125476 front 90 (PN "Data Bus"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x16_P2.54mm_Vertical
      (place J1 33528 -41148 front 0 (PN "Control Signals"))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C9 82804 -107188 front 270 (PN 10nF))
      (place C8 36703 -107188 front 270 (PN 10nF))
      (place C7 77343 -98980 front 90 (PN 10nF))
      (place C6 77597 -84375 front 90 (PN 10nF))
      (place C5 77597 -69643 front 90 (PN 10nF))
      (place C4 77851 -54911 front 90 (PN 10nF))
      (place C3 77851 -40941 front 90 (PN 10nF))
      (place C2 47117 -34290 front 0 (PN 0.1uF))
      (place C1 46990 -38735 front 0 (PN 0.1uF))
    )
  )
  (library
    (image MountingHole:MountingHole_3mm_Pad
      (outline (path signal 150  3000 0  2919.14 -691.848  2680.9 -1346.4  2298.13 -1928.36
            1791.48 -2406.37  1188.24 -2754.65  520.945 -2954.42  -174.434 -2994.92
            -860.41 -2873.97  -1500 -2598.08  -2058.72 -2182.12  -2506.46 -1648.53
            -2819.08 -1026.06  -2979.72 -348.279  -2979.72 348.279  -2819.08 1026.06
            -2506.46 1648.53  -2058.72 2182.12  -1500 2598.08  -860.41 2873.97
            -174.434 2994.92  520.945 2954.42  1188.24 2754.65  1791.48 2406.37
            2298.13 1928.36  2680.9 1346.4  2919.14 691.848  3000 0))
      (outline (path signal 50  3250 0  3168.52 -723.193  2928.15 -1410.12  2540.95 -2026.34
            2026.34 -2540.95  1410.12 -2928.15  723.193 -3168.52  0 -3250
            -723.193 -3168.52  -1410.12 -2928.15  -2026.34 -2540.95  -2540.95 -2026.34
            -2928.15 -1410.12  -3168.52 -723.193  -3250 0  -3168.52 723.193
            -2928.15 1410.12  -2540.95 2026.34  -2026.34 2540.95  -1410.12 2928.15
            -723.193 3168.52  0 3250  723.193 3168.52  1410.12 2928.15  2026.34 2540.95
            2540.95 2026.34  2928.15 1410.12  3168.52 723.193  3250 0))
      (pin Round[A]Pad_6000_um 1 0 0)
    )
    (image MountingHole:MountingHole_3mm_Pad::1
      (outline (path signal 50  3250 0  3168.52 -723.193  2928.15 -1410.12  2540.95 -2026.34
            2026.34 -2540.95  1410.12 -2928.15  723.193 -3168.52  0 -3250
            -723.193 -3168.52  -1410.12 -2928.15  -2026.34 -2540.95  -2540.95 -2026.34
            -2928.15 -1410.12  -3168.52 -723.193  -3250 0  -3168.52 723.193
            -2928.15 1410.12  -2540.95 2026.34  -2026.34 2540.95  -1410.12 2928.15
            -723.193 3168.52  0 3250  723.193 3168.52  1410.12 2928.15  2026.34 2540.95
            2540.95 2026.34  2928.15 1410.12  3168.52 723.193  3250 0))
      (outline (path signal 150  3000 0  2919.14 -691.848  2680.9 -1346.4  2298.13 -1928.36
            1791.48 -2406.37  1188.24 -2754.65  520.945 -2954.42  -174.434 -2994.92
            -860.41 -2873.97  -1500 -2598.08  -2058.72 -2182.12  -2506.46 -1648.53
            -2819.08 -1026.06  -2979.72 -348.279  -2979.72 348.279  -2819.08 1026.06
            -2506.46 1648.53  -2058.72 2182.12  -1500 2598.08  -860.41 2873.97
            -174.434 2994.92  520.945 2954.42  1188.24 2754.65  1791.48 2406.37
            2298.13 1928.36  2680.9 1346.4  2919.14 691.848  3000 0))
      (pin Round[A]Pad_6000_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x09_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -22100  1800 1800))
      (outline (path signal 50  -1800 -22100  1800 -22100))
      (outline (path signal 50  -1800 1800  -1800 -22100))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -21650))
      (outline (path signal 120  -1330 -1270  -1330 -21650))
      (outline (path signal 120  -1330 -21650  1330 -21650))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -21590  -1270 635))
      (outline (path signal 100  1270 -21590  -1270 -21590))
      (outline (path signal 100  1270 1270  1270 -21590))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x16_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -39900  4350 1800))
      (outline (path signal 50  -1800 -39900  4350 -39900))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -39430))
      (outline (path signal 120  -1330 -1270  -1330 -39430))
      (outline (path signal 120  -1330 -39430  3870 -39430))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -39370  -1270 0))
      (outline (path signal 100  3810 -39370  -1270 -39370))
      (outline (path signal 100  3810 1270  3810 -39370))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_6000_um
      (shape (circle F.Cu 6000))
      (shape (circle B.Cu 6000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U7-10 U6-10 U6-1 U5-7 U4-7 U3-7 U2-7 U1-7 R8-1 R7-1 R6-1 R5-1 J3-9 J1-1
        C9-1 C8-2 C7-2 C6-2 C5-2 C4-2 C3-2 C2-2 C1-2)
    )
    (net VCC
      (pins U7-20 U7-1 U6-20 U5-14 U4-14 U3-14 U2-14 U1-14 R4-1 R3-1 R2-1 R1-1 J1-2
        C9-2 C8-1 C7-1 C6-1 C5-1 C4-1 C3-1 C2-1 C1-1)
    )
    (net /GET3
      (pins U2-9 J1-24)
    )
    (net /GET2
      (pins U2-12 J1-23)
    )
    (net /GET1
      (pins U2-4 J1-22)
    )
    (net /PUT3
      (pins U1-9 J1-20)
    )
    (net /PUT2
      (pins U1-12 J1-19)
    )
    (net /PUT1
      (pins U1-4 J1-18)
    )
    (net /HLT
      (pins J1-6)
    )
    (net /~CLK
      (pins U5-5 J1-4)
    )
    (net /CLK
      (pins J1-3)
    )
    (net /T7
      (pins U7-9 U6-12 J3-8)
    )
    (net /T6
      (pins U7-8 U6-13 J3-7)
    )
    (net /T5
      (pins U7-7 U6-14 J3-6)
    )
    (net /T4
      (pins U7-6 U6-15 J3-5)
    )
    (net /T3
      (pins U7-5 U6-16 J3-4)
    )
    (net /T2
      (pins U7-4 U6-17 J3-3)
    )
    (net /T1
      (pins U7-3 U6-18 J3-2)
    )
    (net /T0
      (pins U7-2 U6-19 J3-1)
    )
    (net /CONF1
      (pins U2-5 U1-5 SW1-4 R7-2)
    )
    (net /CONF2
      (pins U2-13 U1-13 SW1-6 R6-2)
    )
    (net /CONF3
      (pins U2-10 U1-10 SW1-8 R5-2)
    )
    (net "Net-(U1-Pad6)"
      (pins U3-2 U1-6)
    )
    (net "Net-(U1-Pad11)"
      (pins U3-5 U1-11)
    )
    (net "Net-(U1-Pad3)"
      (pins U3-1 U1-3)
    )
    (net "Net-(U1-Pad8)"
      (pins U3-4 U1-8)
    )
    (net "Net-(U2-Pad11)"
      (pins U3-13 U2-11)
    )
    (net /~Put
      (pins U6-11 U5-6)
    )
    (net "Net-(U3-Pad6)"
      (pins U4-3 U3-6)
    )
    (net "Net-(U3-Pad11)"
      (pins U4-6 U3-11)
    )
    (net "Net-(U3-Pad3)"
      (pins U4-2 U3-3)
    )
    (net "Net-(U3-Pad8)"
      (pins U4-5 U3-8)
    )
    (net "Net-(U4-Pad1)"
      (pins U5-2 U4-1)
    )
    (net /~Get
      (pins U7-19 U5-8)
    )
    (net /B0
      (pins U7-18 U6-2 J2-1)
    )
    (net /B1
      (pins U7-17 U6-3 J2-2)
    )
    (net /B2
      (pins U7-16 U6-4 J2-3)
    )
    (net /B3
      (pins U7-15 U6-5 J2-4)
    )
    (net /B4
      (pins U7-14 U6-6 J2-5)
    )
    (net /B5
      (pins U7-13 U6-7 J2-6)
    )
    (net /B6
      (pins U7-12 U6-8 J2-7)
    )
    (net /B7
      (pins U7-11 U6-9 J2-8)
    )
    (net "Net-(J1-Pad32)"
      (pins J1-32)
    )
    (net "Net-(J1-Pad31)"
      (pins J1-31)
    )
    (net "Net-(J1-Pad30)"
      (pins J1-30)
    )
    (net "Net-(J1-Pad29)"
      (pins J1-29)
    )
    (net "Net-(J1-Pad28)"
      (pins J1-28)
    )
    (net "Net-(J1-Pad27)"
      (pins J1-27)
    )
    (net "Net-(J1-Pad26)"
      (pins J1-26)
    )
    (net "Net-(J1-Pad25)"
      (pins J1-25)
    )
    (net /GET0
      (pins U2-1 J1-21)
    )
    (net /PUT0
      (pins U1-1 J1-17)
    )
    (net "Net-(J1-Pad16)"
      (pins J1-16)
    )
    (net "Net-(J1-Pad15)"
      (pins J1-15)
    )
    (net "Net-(J1-Pad14)"
      (pins J1-14)
    )
    (net /XADDR
      (pins J1-10)
    )
    (net /MSB
      (pins J1-9)
    )
    (net /XDATA
      (pins U5-9 U5-1 J1-8)
    )
    (net "Net-(R1-Pad2)"
      (pins SW1-7 R1-2)
    )
    (net "Net-(R2-Pad2)"
      (pins SW1-5 R2-2)
    )
    (net "Net-(R3-Pad2)"
      (pins SW1-3 R3-2)
    )
    (net "Net-(R4-Pad2)"
      (pins SW1-1 R4-2)
    )
    (net /CONF0
      (pins U2-2 U1-2 SW1-2 R8-2)
    )
    (net "Net-(U2-Pad6)"
      (pins U3-10 U2-6)
    )
    (net "Net-(U2-Pad3)"
      (pins U3-9 U2-3)
    )
    (net "Net-(U2-Pad8)"
      (pins U3-12 U2-8)
    )
    (net "Net-(U4-Pad4)"
      (pins U5-10 U4-4)
    )
    (net /SUS
      (pins J1-7)
    )
    (net /CLR
      (pins J1-13)
    )
    (net /DEC
      (pins J1-12)
    )
    (net /INC
      (pins J1-11)
    )
    (net /^CLK
      (pins J1-5)
    )
    (net "Net-(U5-Pad3)"
      (pins U5-4 U5-3)
    )
    (class kicad_default "" /B0 /B1 /B2 /B3 /B4 /B5 /B6 /B7 /CLK /CLR /CONF0
      /CONF1 /CONF2 /CONF3 /DEC /GET0 /GET1 /GET2 /GET3 /HLT /INC /MSB /PUT0
      /PUT1 /PUT2 /PUT3 /SUS /T0 /T1 /T2 /T3 /T4 /T5 /T6 /T7 /XADDR /XDATA
      /^CLK /~CLK /~Get /~Put GND "Net-(J1-Pad10)" "Net-(J1-Pad11)" "Net-(J1-Pad12)"
      "Net-(J1-Pad13)" "Net-(J1-Pad14)" "Net-(J1-Pad15)" "Net-(J1-Pad16)"
      "Net-(J1-Pad25)" "Net-(J1-Pad26)" "Net-(J1-Pad27)" "Net-(J1-Pad28)"
      "Net-(J1-Pad29)" "Net-(J1-Pad30)" "Net-(J1-Pad31)" "Net-(J1-Pad32)"
      "Net-(R1-Pad2)" "Net-(R2-Pad2)" "Net-(R3-Pad2)" "Net-(R4-Pad2)" "Net-(U1-Pad11)"
      "Net-(U1-Pad3)" "Net-(U1-Pad6)" "Net-(U1-Pad8)" "Net-(U2-Pad11)" "Net-(U2-Pad3)"
      "Net-(U2-Pad6)" "Net-(U2-Pad8)" "Net-(U3-Pad11)" "Net-(U3-Pad3)" "Net-(U3-Pad6)"
      "Net-(U3-Pad8)" "Net-(U4-Pad1)" "Net-(U4-Pad4)" "Net-(U5-Pad3)" VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
