Clock tree clk_ctlr_phase_0_1dto4:
 Total FF: 37334
 Max Level: 36
  (L1) output port clk4x
   \_ (L2) clk4x_I1CLK_IOBUF/I -> ZN (DCCKND8BWP300H8P64PDULVT)
       \_ (L3) clk4x_ICLK_IOBUF/I -> ZN (DCCKND8BWP300H8P64PDULVT)
           \_ (L4) clk4x_pre_split/I -> ZN (DCCKND8BWP300H8P64PDULVT)
               \_ (L5) clk4x_rest_path_offload/I -> ZN (DCCKND8BWP300H8P64PDULVT)
               |   \_ (L6) clk4x_rest_path_split_1/I -> ZN (DCCKND6BWP300H8P64PDULVT)
               |   |   \_ (L7) clk4x_rest_path_split_2/I -> ZN (DCCKND8BWP300H8P64PDULVT)
               |   |       \_ (L8) CTS_ccl_a_inv_01377/I -> ZN (DCCKND6BWP300H8P64PDULVT)
               |   |       |   \_ (L9) CTS_cdb_inv_01920/I -> ZN (DCCKND6BWP300H8P64PDULVT)
               |   |       |   |   \_ (L10) CTS_cdb_inv_01921/I -> ZN (DCCKND6BWP300H8P64PDULVT)
               |   |       |   |       \_ (L11) CTS_ccl_a_inv_01251/I -> ZN (DCCKND8BWP300H8P64PDULVT)
               |   |       |   |           \_ ... (7 sinks omitted)
               |   |       |   |           \_ (L12) CTS_cdb_inv_01922/I -> ZN (DCCKND4BWP300H8P64PDULVT)
               |   |       |   |               \_ (L13) CTS_cdb_inv_01924/I -> ZN (DCCKND4BWP300H8P64PDULVT)
               |   |       |   |                   \_ (L14) CTS_cdb_inv_01925/I -> ZN (DCCKND4BWP300H8P64PDULVT)
               |   |       |   |                       \_ (L15) CTS_cdb_inv_01923/I -> ZN (DCCKND4BWP300H8P64PDULVT)
               |   |       |   |                           \_ input port inst_lp_clk4x_gen/p1, preserved by {hnet_set_dont_touch}
               |   |       |   |                               \_ input port inst_lp_clk4x_gen/LOOP_0__inst_clk_en_clk4x/clk, preserved by {hnet_set_dont_touch}
               |   |       |   |                                   \_ ... (1 sinks omitted)
               |   |       |   \_ (L9) inst_slice_clk_gen/CTS_ccl_a_inv_01250/I -> ZN (DCCKND6BWP300H8P64PDULVT)
               |   |       |       \_ ... (3 sinks omitted)
               |   |       |       \_ input port inst_slice_clk_gen/inst_rst_n_ctlr_sync_sync/clk, preserved by {hnet_set_dont_touch}
               |   |       |           \_ input port inst_slice_clk_gen/inst_rst_n_ctlr_sync_sync/inst_hic_dff_out/clk, preserved by {hnet_set_dont_touch}
               |   |       |               \_ ... (3 sinks omitted)
               |   |       \_ (L8) inst_slice_clk_gen/inst_superset_clk_div/CTS_ccl_inv_01249/I -> ZN (DCCKND8BWP300H8P64PDULVT)
               |   |           \_ (L9) inst_slice_clk_gen/inst_superset_clk_div/LOOP_0__inst_clk4x_div_opcg/CTS_ccl_a_inv_00824/I -> ZN (DCCKND4BWP300H8P64PDULVT)
               |   |           |   \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_0__inst_clk4x_div_opcg/inst_opcg/clk, preserved by {hnet_set_dont_touch}
               |   |           |       \_ ... (1 sinks omitted)
               |   |           \_ (L9) inst_slice_clk_gen/inst_superset_clk_div/LOOP_0__inst_clk4x_div_opcg/inst_ao/CTS_ccl_a_inv_00009/I -> ZN (DCCKND4BWP300H8P64PDULVT)
               |   |           |   \_ ... (1 sinks omitted)
               |   |           \_ (L9) inst_slice_clk_gen/inst_superset_clk_div/LOOP_1__inst_clk4x_div_opcg/CTS_ccl_a_inv_00823/I -> ZN (DCCKND4BWP300H8P64PDULVT)
               |   |           |   \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_1__inst_clk4x_div_opcg/inst_opcg/clk, preserved by {hnet_set_dont_touch}
               |   |           |       \_ ... (1 sinks omitted)
               |   |           \_ (L9) inst_slice_clk_gen/inst_superset_clk_div/LOOP_1__inst_clk4x_div_opcg/inst_ao/CTS_ccl_a_inv_00008/I -> ZN (DCCKND8BWP300H8P64PDULVT)
               |   |           |   \_ ... (1 sinks omitted)
               |   |           \_ (L9) inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/CTS_ccl_a_inv_00822/I -> ZN (DCCKND4BWP300H8P64PDULVT)
               |   |           |   \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/inst_opcg/clk, preserved by {hnet_set_dont_touch}
               |   |           |       \_ ... (1 sinks omitted)
               |   |           \_ (L9) inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/inst_ao/CTS_ccl_a_inv_00007/I -> ZN (DCCKND4BWP300H8P64PDULVT)
               |   |               \_ ... (1 sinks omitted)
               |   \_ input port inst_slice_clk_gen/p1, preserved by {hnet_set_dont_touch}
               |       \_ input port inst_slice_clk_gen/inst_superset_clk_div/p1, preserved by {hnet_set_dont_touch}
               |           \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/clk4x, preserved by {hnet_set_dont_touch}
               |           |   \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/inst_ao/clk, preserved by {hnet_set_dont_touch}
               |           |       \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/inst_ao/inst_clk_div/clk, preserved by {hnet_set_dont_touch}
               |           |           \_ (L6) inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/inst_ao/inst_clk_div/hic_dnt_out_reg/CP (DFRPQD4BWP300H8P64PDULVT) (generator input)
               |           |              (L6) inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/inst_ao/inst_clk_div/hic_dnt_out_reg/Q (DFRPQD4BWP300H8P64PDULVT) (generated clock tree clk_phy_opcg_phase_0_1dto4)
               |           |               \_ ... (1 fanout in clock tree clk_phy_opcg_phase_0_1dto4 omitted)
               |           \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_1__inst_clk4x_div_opcg/clk4x, preserved by {hnet_set_dont_touch}
               |           |   \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_1__inst_clk4x_div_opcg/inst_ao/clk, preserved by {hnet_set_dont_touch}
               |           |       \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_1__inst_clk4x_div_opcg/inst_ao/inst_clk_div/clk, preserved by {hnet_set_dont_touch}
               |           |           \_ (L6) inst_slice_clk_gen/inst_superset_clk_div/LOOP_1__inst_clk4x_div_opcg/inst_ao/inst_clk_div/hic_dnt_out_reg/CP (DFRPQD4BWP300H8P64PDULVT) (generator input)
               |           |              (L6) inst_slice_clk_gen/inst_superset_clk_div/LOOP_1__inst_clk4x_div_opcg/inst_ao/inst_clk_div/hic_dnt_out_reg/Q (DFRPQD4BWP300H8P64PDULVT) (generated clock tree clk_phy_db2_opcg_phase_0_1dto4)
               |           |               \_ ... (1 fanout in clock tree clk_phy_db2_opcg_phase_0_1dto4 omitted)
               |           \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_0__inst_clk4x_div_opcg/clk4x, preserved by {hnet_set_dont_touch}
               |               \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_0__inst_clk4x_div_opcg/inst_ao/clk, preserved by {hnet_set_dont_touch}
               |                   \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_0__inst_clk4x_div_opcg/inst_ao/inst_clk_div/clk, preserved by {hnet_set_dont_touch}
               |                       \_ (L6) inst_slice_clk_gen/inst_superset_clk_div/LOOP_0__inst_clk4x_div_opcg/inst_ao/inst_clk_div/hic_dnt_out_reg/CP (DFRPQD4BWP300H8P64PDULVT) (generator input)
               |                          (L6) inst_slice_clk_gen/inst_superset_clk_div/LOOP_0__inst_clk4x_div_opcg/inst_ao/inst_clk_div/hic_dnt_out_reg/Q (DFRPQD4BWP300H8P64PDULVT) (generated clock tree clk_phy_db4_opcg_phase_0_1dto4)
               |                           \_ ... (1 fanout in clock tree clk_phy_db4_opcg_phase_0_1dto4 omitted)
               \_ input port inst_slice_clk_gen/clk4x, preserved by {hnet_set_dont_touch}
               |   \_ input port inst_slice_clk_gen/inst_superset_clk_div/clk4x, preserved by {hnet_set_dont_touch}
               |       \_ (L5) inst_slice_clk_gen/inst_superset_clk_div/clk4x_main_path_offload/I -> ZN (DCCKND8BWP300H8P64PDULVT)
               |           \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/p1, preserved by {hnet_set_dont_touch}
               |           |   \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/inst_opcg/p1, preserved by {hnet_set_dont_touch}
               |           |   |   \_ input port inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/inst_opcg/inst_clk_div/clk, preserved by {hnet_set_dont_touch}
               |           |   |       \_ (L6) inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/inst_opcg/inst_clk_div/hic_dnt_out_reg/CP (DFRPQD4BWP300H8P64PDULVT) (generator input)
               |           |   |          (L6) inst_slice_clk_gen/inst_superset_clk_div/LOOP_2__inst_clk4x_div_opcg/inst_opcg/inst_clk_div/hic_dnt_out_reg/Q (DFRPQD4BWP300H8P64PDULVT) (generated clock tree clk_phy_phase_0_pre_1dto4)







Generated clock tree x4_read_mem_dqs_phase_0_1dto4<6>:
 Total FF: 1
 Max Level: 10
  (L1) inst_data_path_top/inst_data_byte_macro/inst_bit_macro_dm/jtag_datain_data (CDN_1DXH_cdn_hs_phy_dq_bit_EW)
   \_ (L2) CTS_csf_inv_01661/I -> ZN (DCCKND4BWP300H8P64PDULVT)
       \_ (L3) CTS_csf_inv_01659/I -> ZN (DCCKND4BWP300H8P64PDULVT)
           \_ (L4) CTS_ccl_inv_01549/I -> ZN (DCCKND4BWP300H8P64PDULVT)
               \_ (L5) CTS_ccl_inv_01512/I -> ZN (DCCKND4BWP300H8P64PDULVT)
                   \_ (L6) CTS_ccl_inv_01468/I -> ZN (DCCKND4BWP300H8P64PDULVT)
                       \_ (L7) CTS_ccl_a_inv_01376/I -> ZN (DCCKND4BWP300H8P64PDULVT)
                           \_ (L8) jtag_datain_dm_ICLK_IOBUF/I -> ZN (DCCKND8BWP300H8P64PDULVT)
                               \_ (L9) jtag_datain_dm_I1CLK_IOBUF/I -> ZN (DCCKND8BWP300H8P64PDULVT)
                                   \_ ... (1 sinks omitted)
