INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/tb_bfloat16_adder_pipelined.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bfloat16_adder_pipelined
