<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/RD1171/source/Verilog/I2S_Controller.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/RD1171/source/Verilog/i2s_rx.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/pll1.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/top.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/fifo_left.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/fifo_right.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/zcr.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/squares.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/ste.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/submean2.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/fifo_submean.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/rising_edge_det.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/clkdiv.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/char_cntrl.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/pll2.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/clasification.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/beamforming.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/fifo_horizontal.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/beamforming2.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.vhd
(VHDL-1481) Analyzing VHDL file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_arb_blk.vhd
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_arb_blk.vhd(54,8-54,18) (VHDL-1012) analyzing entity arbitrator
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_arb_blk.vhd(67,14-67,25) (VHDL-1010) analyzing architecture arch_behave
(VHDL-1481) Analyzing VHDL file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_clk_blk.vhd
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_clk_blk.vhd(54,8-54,27) (VHDL-1012) analyzing entity i2c_clock_generator
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_clk_blk.vhd(67,14-67,28) (VHDL-1010) analyzing architecture clk_gen_behave
(VHDL-1481) Analyzing VHDL file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_cnt_blk.vhd
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_cnt_blk.vhd(57,8-57,21) (VHDL-1012) analyzing entity counter_block
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_cnt_blk.vhd(71,14-71,26) (VHDL-1010) analyzing architecture count_behave
(VHDL-1481) Analyzing VHDL file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_int_blk.vhd
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_int_blk.vhd(52,8-52,22) (VHDL-1012) analyzing entity int_ctrl_block
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_int_blk.vhd(66,14-66,24) (VHDL-1010) analyzing architecture int_behave
(VHDL-1481) Analyzing VHDL file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_main_blk.vhd
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_main_blk.vhd(56,8-56,16) (VHDL-1012) analyzing entity i2c_main
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_main_blk.vhd(90,14-90,29) (VHDL-1010) analyzing architecture i2c_main_behave
(VHDL-1481) Analyzing VHDL file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_mpu_blk.vhd
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_mpu_blk.vhd(55,8-55,18) (VHDL-1012) analyzing entity mpu_to_i2c
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_mpu_blk.vhd(83,14-83,31) (VHDL-1010) analyzing architecture mpu_to_i2c_behave
(VHDL-1481) Analyzing VHDL file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(54,8-54,23) (VHDL-1012) analyzing entity start_generator
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(64,14-64,26) (VHDL-1010) analyzing architecture start_behave
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(138,8-138,20) (VHDL-1012) analyzing entity start_detect
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(147,14-147,30) (VHDL-1010) analyzing architecture start_det_behave
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(213,8-213,22) (VHDL-1012) analyzing entity stop_generator
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(223,14-223,25) (VHDL-1010) analyzing architecture stop_behave
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(297,8-297,19) (VHDL-1012) analyzing entity stop_detect
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(306,14-306,29) (VHDL-1010) analyzing architecture stop_det_behave
(VHDL-1481) Analyzing VHDL file D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_sync_blk.vhd
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_sync_blk.vhd(62,8-62,19) (VHDL-1012) analyzing entity synch_block
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_sync_blk.vhd(71,14-71,26) (VHDL-1010) analyzing architecture synch_behave
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/top.v(1,8-1,11) (VERI-1018) compiling module top
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/top.v(1,1-202,10) (VERI-9000) elaborating module 'top'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/RD1171/source/Verilog/I2S_Controller.v(1,1-83,10) (VERI-9000) elaborating module 'I2S_Controller_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/RD1171/source/Verilog/I2S_Controller.v(1,1-83,10) (VERI-9000) elaborating module 'I2S_Controller_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1759,1-1764,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/pll1.v(8,1-104,10) (VERI-9000) elaborating module 'pll1_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/clkdiv.v(1,1-37,10) (VERI-9000) elaborating module 'clk_div_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/pll2.v(8,1-104,10) (VERI-9000) elaborating module 'pll2_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/fifo_horizontal.v(8,1-66,10) (VERI-9000) elaborating module 'fifo_horizontal_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/fifo_right.v(8,1-66,10) (VERI-9000) elaborating module 'fifo_right_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/fifo_left.v(8,1-66,10) (VERI-9000) elaborating module 'fifo_left_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/zcr.v(1,1-74,10) (VERI-9000) elaborating module 'zcr_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/ste.v(1,1-70,10) (VERI-9000) elaborating module 'ste_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/submean2.v(1,1-55,10) (VERI-9000) elaborating module 'submean2_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/clasification.v(1,1-26,10) (VERI-9000) elaborating module 'classification_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/beamforming2.v(1,1-211,10) (VERI-9000) elaborating module 'beamforming2_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(55,1-339,10) (VERI-9000) elaborating module 'I2C_Top_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/RD1171/source/Verilog/i2s_rx.v(9,1-180,10) (VERI-9000) elaborating module 'i2s_rx_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/RD1171/source/Verilog/i2s_rx.v(9,1-180,10) (VERI-9000) elaborating module 'i2s_rx_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_3'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/squares.v(8,1-186,10) (VERI-9000) elaborating module 'squares_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/fifo_submean.v(8,1-66,10) (VERI-9000) elaborating module 'fifo_submean_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/rising_edge_det.v(1,1-21,10) (VERI-9000) elaborating module 'rising_edge_det_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_6'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_4'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_3'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_4'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_5'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_6'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_7'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_8'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_9'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_10'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_11'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_12'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_13'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_14'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_15'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(180,1-205,19) (VERI-1231) going to vhdl side to elaborate module MPU_to_I2C
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_mpu_blk.vhd(55,8-55,18) (VHDL-1067) elaborating MPU_to_I2C_uniq_0(MPU_to_I2C_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(180,1-205,19) (VERI-1232) back to verilog to continue elaboration
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(207,1-237,19) (VERI-1231) going to vhdl side to elaborate module I2C_Main
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_main_blk.vhd(56,8-56,16) (VHDL-1067) elaborating I2C_Main_uniq_0(I2C_Main_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(207,1-237,19) (VERI-1232) back to verilog to continue elaboration
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(240,1-247,18) (VERI-1231) going to vhdl side to elaborate module Synch_Block
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_sync_blk.vhd(62,8-62,19) (VHDL-1067) elaborating Synch_Block_uniq_0(Synch_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(240,1-247,18) (VERI-1232) back to verilog to continue elaboration
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(250,1-261,22) (VERI-1231) going to vhdl side to elaborate module I2C_Clock_Generator
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_clk_blk.vhd(54,8-54,27) (VHDL-1067) elaborating I2C_Clock_Generator_uniq_0(Clk_Gen_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(250,1-261,22) (VERI-1232) back to verilog to continue elaboration
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(263,1-275,19) (VERI-1231) going to vhdl side to elaborate module Counter_Block
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_cnt_blk.vhd(57,8-57,21) (VHDL-1067) elaborating Counter_Block_uniq_0(Count_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(263,1-275,19) (VERI-1232) back to verilog to continue elaboration
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(277,1-288,11) (VERI-1231) going to vhdl side to elaborate module Arbitrator
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_arb_blk.vhd(54,8-54,18) (VHDL-1067) elaborating Arbitrator_uniq_0(Arch_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(277,1-288,11) (VERI-1232) back to verilog to continue elaboration
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(290,1-302,17) (VERI-1231) going to vhdl side to elaborate module Int_Ctrl_Block
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_int_blk.vhd(52,8-52,22) (VHDL-1067) elaborating Int_Ctrl_Block_uniq_0(Int_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(290,1-302,17) (VERI-1232) back to verilog to continue elaboration
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(304,1-311,17) (VERI-1231) going to vhdl side to elaborate module Start_Generator
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(54,8-54,23) (VHDL-1067) elaborating Start_Generator_uniq_0(Start_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(304,1-311,17) (VERI-1232) back to verilog to continue elaboration
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(313,1-319,17) (VERI-1231) going to vhdl side to elaborate module Start_Detect
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(138,8-138,20) (VHDL-1067) elaborating Start_Detect_uniq_0(Start_Det_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(313,1-319,17) (VERI-1232) back to verilog to continue elaboration
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(321,1-328,17) (VERI-1231) going to vhdl side to elaborate module Stop_Generator
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(213,8-213,22) (VHDL-1067) elaborating Stop_Generator_uniq_0(Stop_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(321,1-328,17) (VERI-1232) back to verilog to continue elaboration
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(330,1-336,17) (VERI-1231) going to vhdl side to elaborate module Stop_Detect
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_ss_blk.vhd(297,8-297,19) (VHDL-1067) elaborating Stop_Detect_uniq_0(Stop_Det_Behave)
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c_top.v(330,1-336,17) (VERI-1232) back to verilog to continue elaboration
WARNING - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/top.v(42,5-42,47) (VERI-1136) horizontal_out was previously declared with a different range
WARNING - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/top.v(124,98-124,106) (VERI-1330) actual bit length 32 differs from formal bit length 1 for port RdEn
WARNING - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/top.v(130,119-130,128) (VERI-1330) actual bit length 32 differs from formal bit length 1 for port RdEn
WARNING - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/top.v(133,115-133,124) (VERI-1330) actual bit length 32 differs from formal bit length 1 for port RdEn
WARNING - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/ste.v(58,52-58,66) (VERI-1330) actual bit length 32 differs from formal bit length 1 for port OutClockEn
WARNING - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/submean2.v(28,1-29,71) (VERI-1927) port AlmostEmpty remains unconnected for this instance
WARNING - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/submean2.v(28,70-28,78) (VERI-1330) actual bit length 32 differs from formal bit length 1 for port WrEn
WARNING - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/top.v(186,2-186,27) (VERI-1330) actual bit length 1 differs from formal bit length 8 for port led_pattern
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/char_cntrl.v(1,8-1,18) (VERI-1018) compiling module char_cntrl
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/char_cntrl.v(1,1-60,10) (VERI-9000) elaborating module 'char_cntrl'
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/beamforming.v(1,8-1,20) (VERI-1018) compiling module beam_forming
INFO - D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/beamforming.v(1,1-256,10) (VERI-9000) elaborating module 'beam_forming'
Done: design load finished with (0) errors, and (8) warnings

</PRE></BODY></HTML>