# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../divide.srcs/sources_1/new/CORDIC_Linear_vectoringmode.vhd" \
"../../../../divide.srcs/sim_1/new/CORDIC_Linear_tb.vhd" \

# Do not sort compile order
nosort
