vhdtdtfi -lib work ../Lab_VGA_GenImage/Clk_div_25MHz.vhd -prj VGA_Image -o Clk_div_25MHz.spl -module Clk_div_25MHz -template C:/Xilinx/14.4/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e Clk_div_25MHz.spl C:/Users/1107521942/Documents/Semana14_VGA/VGA_Image/Clk_div_25MHz.sym 
