
\begin{acronym}
    \acro{ADC}{Analogue Digital Converter}
    \acro{ALU}{Arithmetic Logic Unit}
    \acro{ASIP}{Application Specific Instruction set Processor}
    \acro{asm}{Assembly}
    \acro{CADC}{Correlation Analogue Digital Converter}
    \acro{CISC}{Complex Instruction Set Computer}
    \acro{CPU}{Central Processing Unit}
    \acro{CR}{Conditional Register}
    \acro{DLS}{Digital Learning System}
    \acro{DRAM}{Dynamic RAM}
    \acro{insn}{instruction}
    \acro{IR}{Intermediate Representation}
    \acro{FPGA}{Field Programmable Gate Array}
    \acro{FPR}{Floating Point Register}
    \acro{FPU}{Ploating Point Unit}
    \acro{GCC}{GNU Compiler Collection}
    \acro{GPP}{General Purpose Processor}
    \acro{GPR}{General Purpose Register}
    \acro{HICANN}{High Input Count Neural Network}
    \acro{HICANN-DLS}{High Input Count Neural Network - Digital Learning System}
    \acro{ISA}{Instruction Set Architecture}
    \acro{LLVM}{Low Level Virtual Machine}
    \acro{LR}{Linker Register}
    \acro{LRA}{Local Register Allocator}
    \acro{MMU}{Memory Management Unit}
    \acro{MSB}{Most Significant Bit}
    \acro{nux}{alternative name for PPU}
    \acro{POWER}{Performance Optimization With Enhanced RISC}
    \acro{PPU}{Plasiticty Processing Unit}
    \acro{RAM}{Random Access Memory}
    \acro{RF}{Register File}
    \acro{RTL}{Register Transfer Language}
    \acro{RISC}{Reduced Instruction Set Computer}
    \acro{rs6000}{RISC system/6000}
    \acro{s2pp}{synaptic plasiticity processor}
    \acro{SIMD}{Single Input Multiple Data}
    \acro{SPR}{Special Purpose Register}
    \acro{SRAM}{Static RAM}
    \acro{VE}{Vector Extension}
    \acro{VR}{Vector Register}
    \acro{VSCR}{Vector Status and Control Register}
    \acro{VRSAVE}{Vector Save/Restore register}
    \acro{VRF}{Vector Register File}
    \acro{VMX}{Vector Media eXtension}

\end{acronym}
