Vivado Simulator v2022.1.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Vedi/tools/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_tb_behav xil_defaultlib.fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch of entity xil_defaultlib.fifo_ctrl [\fifo_ctrl(addr_width=2)\]
Compiling module xil_defaultlib.reg_file(DATA_WIDTH=8,ADDR_WIDTH...
Compiling architecture reg_file_arch of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot fifo_tb_behav
