<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — hdl stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="model.html">model</a></span> (6)
<br/><span class="tag"><a href="simul.html">simul</a></span> (6)
<br/><span class="tag"><a href="use.html">use</a></span> (5)
<br/><span class="tag"><a href="level.html">level</a></span> (5)
<br/><span class="tag"><a href="generat.html">generat</a></span> (4)
</div>
<h2><span class="ttl">Stem</span> hdl$ (<a href="../words.html">all stems</a>)</h2>
<h3>19 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-AtacCLWSZWH.html">DAC-2014-AtacCLWSZWH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>An HDL-Based System Design Methodology for Multistandard RF SoC’s (<abbr title="Aytac Atac">AA</abbr>, <abbr title="Zhimiao Chen">ZC</abbr>, <abbr title="Lei Liao">LL</abbr>, <abbr title="Yifan Wang">YW</abbr>, <abbr title="Martin Schleyer">MS</abbr>, <abbr title="Ye Zhang">YZ</abbr>, <abbr title="Ralf Wunderlich">RW</abbr>, <abbr title="Stefan Heinen">SH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-YangHKKCPK.html">DATE-2014-YangHKKCPK</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Predictive parallel event-driven HDL simulation with a new powerful prediction strategy (<abbr title="Seiyang Yang">SY</abbr>, <abbr title="Jaehoon Han">JH</abbr>, <abbr title="Doowhan Kwak">DK</abbr>, <abbr title="Namdo Kim">NK</abbr>, <abbr title="Daeseo Cha">DC</abbr>, <abbr title="Junhyuck Park">JP</abbr>, <abbr title="Jay Kim">JK</abbr>), pp. 1–3.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KimCSY.html">DATE-2011-KimCSY</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Temporal parallel simulation: A fast gate-level HDL simulation using higher level models (<abbr title="Dusung Kim">DK</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Kyuho Shim">KS</abbr>, <abbr title="Seiyang Yang">SY</abbr>), pp. 1584–1589.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KimCY.html">DATE-2011-KimCY</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A new distributed event-driven gate-level HDL simulation by accurate prediction (<abbr title="Dusung Kim">DK</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Seiyang Yang">SY</abbr>), pp. 547–550.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2010-DuleySK.html">ASE-2010-DuleySK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span></dt><dd>A program differencing algorithm for verilog HDL (<abbr title="Adam Duley">AD</abbr>, <abbr title="Chris Spandikow">CS</abbr>, <abbr title="Miryung Kim">MK</abbr>), pp. 477–486.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Al-JunaidK.html">DATE-2006-Al-JunaidK</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>HDL models of ferromagnetic core hysteresis using timeless discretisation of the magnetic slope (<abbr title="Hessa Al-Junaid">HAJ</abbr>, <abbr title="Tom J. Kazmierski">TJK</abbr>), pp. 644–645.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-SaifhashemiP.html">DAC-2003-SaifhashemiP</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction (<abbr title="Arash Saifhashemi">AS</abbr>, <abbr title="Hossein Pedram">HP</abbr>), pp. 330–333.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-GuptaRVBCGKS.html">DAC-2001-GuptaRVBCGKS</a> <span class="tag"><a href="../tag/c%2B%2B.html" title="c++">#c++</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>Panel: The Next HDL: If C++ is the Answer, What was the Question? (<abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Shishpal Rawat">SR</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Gérard Berry">GB</abbr>, <abbr title="Ramesh Chandra">RC</abbr>, <abbr title="Daniel Gajski">DG</abbr>, <abbr title="Kris Konigsfeld">KK</abbr>, <abbr title="Patrick Schaumont">PS</abbr>), pp. 71–72.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-FallahAD.html">DAC-1999-FallahAD</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage (<abbr title="Farzan Fallah">FF</abbr>, <abbr title="Pranav Ashar">PA</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-SantosT.html">DATE-1999-SantosT</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Defect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL (<abbr title="Marcelino B. Santos">MBS</abbr>, <abbr title="João Paulo Teixeira">JPT</abbr>), p. 549–?.</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-FallahDK.html">DAC-1998-FallahDK</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability (<abbr title="Farzan Fallah">FF</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 528–533.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-HofmannGSMMSKC.html">EDTC-1997-HofmannGSMMSKC</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Generation of the HDL-A-model of a micromembrane from its finite-element-description (<abbr title="Klaus Hofmann">KH</abbr>, <abbr title="Manfred Glesner">MG</abbr>, <abbr title="Nicu Sebe">NS</abbr>, <abbr title="A. Manolescu">AM</abbr>, <abbr title="Santiago Marco">SM</abbr>, <abbr title="Josep Samitier">JS</abbr>, <abbr title="Jean-Michel Karam">JMK</abbr>, <abbr title="Bernard Courtois">BC</abbr>), pp. 108–112.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-LeupersM.html">EDTC-1997-LeupersM</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Retargetable generation of code selectors from HDL processor models (<abbr title="Rainer Leupers">RL</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 140–144.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LiG.html">DAC-1996-LiG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>HDL Optimization Using Timed Decision Tables (<abbr title="Jian Li">JL</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 51–54.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-KnappLMM.html">DAC-1995-KnappLMM</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Behavioral Synthesis Methodology for HDL-Based Specification and Validation (<abbr title="David Knapp">DK</abbr>, <abbr title="Tai Ly">TL</abbr>, <abbr title="Don MacMillen">DM</abbr>, <abbr title="Ron Miller">RM</abbr>), pp. 286–291.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1995-Gordon.html">LICS-1995-Gordon</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>The Semantic Challenge of Verilog HDL (<abbr title="Michael J. C. Gordon">MJCG</abbr>), pp. 136–145.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/rta.png" alt="RTA"/><a href="../RTA-1995-Boulton.html">RTA-1995-Boulton</a> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>A Restricted Form on Higher-Order Rewriting Applied to an HDL Semantics (<abbr title="Richard J. Boulton">RJB</abbr>), pp. 309–323.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Rawlings.html">DAC-1982-Rawlings</a></dt><dd>VHSIC HDL (<abbr title="James B. Rawlings">JBR</abbr>), p. 213.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Shiva.html">DAC-1980-Shiva</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Combinational logic synthesis from an HDL description (<abbr title="Sajjan G. Shiva">SGS</abbr>), pp. 550–555.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>