{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1570295147547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1570295147554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1570295147554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 20:05:45 2019 " "Processing started: Sat Oct 05 20:05:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1570295147554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1570295147554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dynamic -c dynamic " "Command: quartus_map --read_settings_files=on --write_settings_files=off dynamic -c dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1570295147555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1570295147838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_top_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_top_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_top-struc " "Found design unit 1: mc8051_top-struc" {  } { { "mc8051_top_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_top_struc.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_top_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_top_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_top " "Found entity 1: mc8051_top" {  } { { "mc8051_top_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_top_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_tmrctr_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_tmrctr_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_tmrctr-rtl " "Found design unit 1: mc8051_tmrctr-rtl" {  } { { "mc8051_tmrctr_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_tmrctr_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_tmrctr_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_tmrctr_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_tmrctr " "Found entity 1: mc8051_tmrctr" {  } { { "mc8051_tmrctr_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_tmrctr_.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_siu_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_siu_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_siu-rtl " "Found design unit 1: mc8051_siu-rtl" {  } { { "mc8051_siu_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_siu_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_siu_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_siu_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_siu " "Found entity 1: mc8051_siu" {  } { { "mc8051_siu_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_siu_.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_p " "Found design unit 1: mc8051_p" {  } { { "mc8051_p.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_p.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_core_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_core_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_core-struc " "Found design unit 1: mc8051_core-struc" {  } { { "mc8051_core_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_core_struc.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_core_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_core_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_core " "Found entity 1: mc8051_core" {  } { { "mc8051_core_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_core_.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_control_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_control_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_control-struc " "Found design unit 1: mc8051_control-struc" {  } { { "mc8051_control_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_control_struc.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_control_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_control_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_control " "Found entity 1: mc8051_control" {  } { { "mc8051_control_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_control_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_alu_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_alu_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_alu-struc " "Found design unit 1: mc8051_alu-struc" {  } { { "mc8051_alu_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_alu_struc.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_alu_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_alu_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_alu " "Found entity 1: mc8051_alu" {  } { { "mc8051_alu_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_alu_.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcml_adjust_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dcml_adjust_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcml_adjust-rtl " "Found design unit 1: dcml_adjust-rtl" {  } { { "dcml_adjust_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/dcml_adjust_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcml_adjust_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dcml_adjust_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 dcml_adjust " "Found entity 1: dcml_adjust" {  } { { "dcml_adjust_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/dcml_adjust_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mem_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file control_mem_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_mem-rtl " "Found design unit 1: control_mem-rtl" {  } { { "control_mem_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/control_mem_rtl.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mem_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file control_mem_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 control_mem " "Found entity 1: control_mem" {  } { { "control_mem_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/control_mem_.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file control_fsm_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fsm-rtl " "Found design unit 1: control_fsm-rtl" {  } { { "control_fsm_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/control_fsm_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/control_fsm_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_mltplr_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file comb_mltplr_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_mltplr-rtl " "Found design unit 1: comb_mltplr-rtl" {  } { { "comb_mltplr_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/comb_mltplr_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_mltplr_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file comb_mltplr_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 comb_mltplr " "Found entity 1: comb_mltplr" {  } { { "comb_mltplr_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/comb_mltplr_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_divider_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file comb_divider_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_divider-rtl " "Found design unit 1: comb_divider-rtl" {  } { { "comb_divider_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/comb_divider_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_divider_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file comb_divider_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 comb_divider " "Found entity 1: comb_divider" {  } { { "comb_divider_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/comb_divider_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alumux_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alumux-rtl " "Found design unit 1: alumux-rtl" {  } { { "alumux_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alumux_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file alumux_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alumux " "Found entity 1: alumux" {  } { { "alumux_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alumux_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucore_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alucore_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alucore-rtl " "Found design unit 1: alucore-rtl" {  } { { "alucore_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alucore_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucore_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file alucore_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alucore " "Found entity 1: alucore" {  } { { "alucore_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alucore_.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_ovcy_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file addsub_ovcy_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_ovcy-rtl " "Found design unit 1: addsub_ovcy-rtl" {  } { { "addsub_ovcy_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_ovcy_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_ovcy_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addsub_ovcy_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_ovcy " "Found entity 1: addsub_ovcy" {  } { { "addsub_ovcy_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_ovcy_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_cy_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file addsub_cy_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_cy-rtl " "Found design unit 1: addsub_cy-rtl" {  } { { "addsub_cy_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_cy_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_cy_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addsub_cy_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_cy " "Found entity 1: addsub_cy" {  } { { "addsub_cy_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_cy_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_core_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file addsub_core_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_core-struc " "Found design unit 1: addsub_core-struc" {  } { { "addsub_core_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_core_struc.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570295148354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_core_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addsub_core_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_core " "Found entity 1: addsub_core" {  } { { "addsub_core_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_core_.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic " "Found entity 1: dynamic" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file my_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_rom " "Found entity 1: my_rom" {  } { { "my_rom.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/my_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file my_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_decode " "Found entity 1: my_decode" {  } { { "my_decode.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/my_decode.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/my_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dynamic " "Elaborating entity \"dynamic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1570295148447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8051_core mc8051_core:processor " "Elaborating entity \"mc8051_core\" for hierarchy \"mc8051_core:processor\"" {  } { { "dynamic.v" "processor" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8051_control mc8051_core:processor\|mc8051_control:i_mc8051_control " "Elaborating entity \"mc8051_control\" for hierarchy \"mc8051_core:processor\|mc8051_control:i_mc8051_control\"" {  } { { "mc8051_core_struc.vhd" "i_mc8051_control" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_core_struc.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fsm mc8051_core:processor\|mc8051_control:i_mc8051_control\|control_fsm:i_control_fsm " "Elaborating entity \"control_fsm\" for hierarchy \"mc8051_core:processor\|mc8051_control:i_mc8051_control\|control_fsm:i_control_fsm\"" {  } { { "mc8051_control_struc.vhd" "i_control_fsm" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_control_struc.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_mem mc8051_core:processor\|mc8051_control:i_mc8051_control\|control_mem:i_control_mem " "Elaborating entity \"control_mem\" for hierarchy \"mc8051_core:processor\|mc8051_control:i_mc8051_control\|control_mem:i_control_mem\"" {  } { { "mc8051_control_struc.vhd" "i_control_mem" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_control_struc.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8051_alu mc8051_core:processor\|mc8051_alu:i_mc8051_alu " "Elaborating entity \"mc8051_alu\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\"" {  } { { "mc8051_core_struc.vhd" "i_mc8051_alu" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_core_struc.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alumux mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|alumux:i_alumux " "Elaborating entity \"alumux\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|alumux:i_alumux\"" {  } { { "mc8051_alu_struc.vhd" "i_alumux" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_alu_struc.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148514 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "alumux_rtl.vhd(368) " "Verilog HDL or VHDL warning at alumux_rtl.vhd(368): conditional expression evaluates to a constant" {  } { { "alumux_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alumux_rtl.vhd" 368 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1570295148517 "|dynamic|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "alumux_rtl.vhd(381) " "Verilog HDL or VHDL warning at alumux_rtl.vhd(381): conditional expression evaluates to a constant" {  } { { "alumux_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alumux_rtl.vhd" 381 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1570295148517 "|dynamic|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "alumux_rtl.vhd(397) " "Verilog HDL or VHDL warning at alumux_rtl.vhd(397): conditional expression evaluates to a constant" {  } { { "alumux_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alumux_rtl.vhd" 397 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1570295148517 "|dynamic|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucore mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|alucore:i_alucore " "Elaborating entity \"alucore\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|alucore:i_alucore\"" {  } { { "mc8051_alu_struc.vhd" "i_alucore" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_alu_struc.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_core mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core " "Elaborating entity \"addsub_core\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core\"" {  } { { "mc8051_alu_struc.vhd" "i_addsub_core" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_alu_struc.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_cy mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core\|addsub_cy:\\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy " "Elaborating entity \"addsub_cy\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core\|addsub_cy:\\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy\"" {  } { { "addsub_core_struc.vhd" "\\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_core_struc.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_ovcy mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core\|addsub_ovcy:\\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy " "Elaborating entity \"addsub_ovcy\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core\|addsub_ovcy:\\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy\"" {  } { { "addsub_core_struc.vhd" "\\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_core_struc.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_mltplr mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr " "Elaborating entity \"comb_mltplr\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\"" {  } { { "mc8051_alu_struc.vhd" "\\gen_multiplier1:i_comb_mltplr" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_alu_struc.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_divider mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_divider:\\gen_divider1:i_comb_divider " "Elaborating entity \"comb_divider\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_divider:\\gen_divider1:i_comb_divider\"" {  } { { "mc8051_alu_struc.vhd" "\\gen_divider1:i_comb_divider" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_alu_struc.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcml_adjust mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|dcml_adjust:\\gen_dcml_adj1:i_dcml_adjust " "Elaborating entity \"dcml_adjust\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|dcml_adjust:\\gen_dcml_adj1:i_dcml_adjust\"" {  } { { "mc8051_alu_struc.vhd" "\\gen_dcml_adj1:i_dcml_adjust" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_alu_struc.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8051_siu mc8051_core:processor\|mc8051_siu:\\gen_mc8051_siu:0:i_mc8051_siu " "Elaborating entity \"mc8051_siu\" for hierarchy \"mc8051_core:processor\|mc8051_siu:\\gen_mc8051_siu:0:i_mc8051_siu\"" {  } { { "mc8051_core_struc.vhd" "\\gen_mc8051_siu:0:i_mc8051_siu" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_core_struc.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8051_tmrctr mc8051_core:processor\|mc8051_tmrctr:\\gen_mc8051_tmrctr:0:i_mc8051_tmrctr " "Elaborating entity \"mc8051_tmrctr\" for hierarchy \"mc8051_core:processor\|mc8051_tmrctr:\\gen_mc8051_tmrctr:0:i_mc8051_tmrctr\"" {  } { { "mc8051_core_struc.vhd" "\\gen_mc8051_tmrctr:0:i_mc8051_tmrctr" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_core_struc.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rom my_rom:rom " "Elaborating entity \"my_rom\" for hierarchy \"my_rom:rom\"" {  } { { "dynamic.v" "rom" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "my_rom.v" "altsyncram_component" { Text "E:/study/Labs/Components/lab5/dynamic/my_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "my_rom.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/my_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1570295148602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file testDinam.hex " "Parameter \"init_file\" = \"testDinam.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148603 ""}  } { { "my_rom.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/my_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1570295148603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9h91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9h91 " "Found entity 1: altsyncram_9h91" {  } { { "db/altsyncram_9h91.tdf" "" { Text "E:/study/Labs/Components/lab5/dynamic/db/altsyncram_9h91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9h91 my_rom:rom\|altsyncram:altsyncram_component\|altsyncram_9h91:auto_generated " "Elaborating entity \"altsyncram_9h91\" for hierarchy \"my_rom:rom\|altsyncram:altsyncram_component\|altsyncram_9h91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_decode my_decode:decode " "Elaborating entity \"my_decode\" for hierarchy \"my_decode:decode\"" {  } { { "dynamic.v" "decode" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode my_decode:decode\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"my_decode:decode\|lpm_decode:LPM_DECODE_component\"" {  } { { "my_decode.v" "LPM_DECODE_component" { Text "E:/study/Labs/Components/lab5/dynamic/my_decode.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_decode:decode\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"my_decode:decode\|lpm_decode:LPM_DECODE_component\"" {  } { { "my_decode.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/my_decode.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1570295148696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_decode:decode\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"my_decode:decode\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148696 ""}  } { { "my_decode.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/my_decode.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1570295148696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0af " "Found entity 1: decode_0af" {  } { { "db/decode_0af.tdf" "" { Text "E:/study/Labs/Components/lab5/dynamic/db/decode_0af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0af my_decode:decode\|lpm_decode:LPM_DECODE_component\|decode_0af:auto_generated " "Elaborating entity \"decode_0af\" for hierarchy \"my_decode:decode\|lpm_decode:LPM_DECODE_component\|decode_0af:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mux my_mux:multi0 " "Elaborating entity \"my_mux\" for hierarchy \"my_mux:multi0\"" {  } { { "dynamic.v" "multi0" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux my_mux:multi0\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"my_mux:multi0\|lpm_mux:LPM_MUX_component\"" {  } { { "my_mux.v" "LPM_MUX_component" { Text "E:/study/Labs/Components/lab5/dynamic/my_mux.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_mux:multi0\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"my_mux:multi0\|lpm_mux:LPM_MUX_component\"" {  } { { "my_mux.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/my_mux.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1570295148778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_mux:multi0\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"my_mux:multi0\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295148778 ""}  } { { "my_mux.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/my_mux.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1570295148778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qc " "Found entity 1: mux_5qc" {  } { { "db/mux_5qc.tdf" "" { Text "E:/study/Labs/Components/lab5/dynamic/db/mux_5qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295148834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295148834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qc my_mux:multi0\|lpm_mux:LPM_MUX_component\|mux_5qc:auto_generated " "Elaborating entity \"mux_5qc\" for hierarchy \"my_mux:multi0\|lpm_mux:LPM_MUX_component\|mux_5qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570295148836 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1570295197872 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1570295197872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1570295197919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|lpm_mult:Mult0 " "Instantiated megafunction \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295197920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295197920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295197920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295197920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295197920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295197920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295197920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295197920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1570295197920 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1570295197920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_19t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_19t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_19t " "Found entity 1: mult_19t" {  } { { "db/mult_19t.tdf" "" { Text "E:/study/Labs/Components/lab5/dynamic/db/mult_19t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570295197979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570295197979 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1570295198954 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control_mem_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/control_mem_rtl.vhd" 917 -1 0 } } { "control_mem_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/control_mem_rtl.vhd" 505 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1570295199172 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1570295199172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1570295205382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1570295221066 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1570295221066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3962 " "Implemented 3962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1570295221325 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1570295221325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3919 " "Implemented 3919 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1570295221325 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1570295221325 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1570295221325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1570295221325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1570295221358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 20:07:01 2019 " "Processing ended: Sat Oct 05 20:07:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1570295221358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1570295221358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1570295221358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1570295221358 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1570295224562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1570295224569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1570295224570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 20:07:02 2019 " "Processing started: Sat Oct 05 20:07:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1570295224570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1570295224570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dynamic -c dynamic " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dynamic -c dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1570295224570 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1570295224662 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dynamic EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"dynamic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1570295224694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1570295224753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1570295224754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1570295224754 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1570295224986 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1570295224997 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1570295225219 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1570295225219 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1570295225219 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1570295225219 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 5535 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1570295225230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 5537 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1570295225230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 5539 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1570295225230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 5541 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1570295225230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 5543 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1570295225230 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1570295225230 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1570295225232 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1570295225243 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0_out\[0\] " "Pin seg0_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg0_out[0] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 41 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0_out\[1\] " "Pin seg0_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg0_out[1] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 42 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0_out\[2\] " "Pin seg0_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg0_out[2] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 43 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0_out\[3\] " "Pin seg0_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg0_out[3] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0_out\[4\] " "Pin seg0_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg0_out[4] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0_out\[5\] " "Pin seg0_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg0_out[5] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0_out\[6\] " "Pin seg0_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg0_out[6] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0_out\[7\] " "Pin seg0_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg0_out[7] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1_out\[0\] " "Pin seg1_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg1_out[0] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 5 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1_out\[1\] " "Pin seg1_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg1_out[1] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 5 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1_out\[2\] " "Pin seg1_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg1_out[2] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 5 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 51 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1_out\[3\] " "Pin seg1_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg1_out[3] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 5 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1_out\[4\] " "Pin seg1_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg1_out[4] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 5 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1_out\[5\] " "Pin seg1_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg1_out[5] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 5 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 54 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1_out\[6\] " "Pin seg1_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg1_out[6] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 5 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1_out\[7\] " "Pin seg1_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg1_out[7] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 5 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2_out\[0\] " "Pin seg2_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg2_out[0] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 57 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2_out\[1\] " "Pin seg2_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg2_out[1] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2_out\[2\] " "Pin seg2_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg2_out[2] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 59 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2_out\[3\] " "Pin seg2_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg2_out[3] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2_out\[4\] " "Pin seg2_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg2_out[4] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2_out\[5\] " "Pin seg2_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg2_out[5] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2_out\[6\] " "Pin seg2_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg2_out[6] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2_out\[7\] " "Pin seg2_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg2_out[7] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3_out\[0\] " "Pin seg3_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg3_out[0] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3_out\[1\] " "Pin seg3_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg3_out[1] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3_out\[2\] " "Pin seg3_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg3_out[2] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 67 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3_out\[3\] " "Pin seg3_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg3_out[3] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 68 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3_out\[4\] " "Pin seg3_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg3_out[4] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 69 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3_out\[5\] " "Pin seg3_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg3_out[5] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 70 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3_out\[6\] " "Pin seg3_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg3_out[6] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 71 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3_out\[7\] " "Pin seg3_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { seg3_out[7] } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 72 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Clk } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1570295226380 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1570295226380 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dynamic.sdc " "Synopsys Design Constraints File file not found: 'dynamic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1570295226949 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1570295226950 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1570295226988 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1570295226989 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1570295226989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node Clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1570295227352 ""}  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 5528 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1570295227352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Reset~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1570295227352 ""}  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 0 { 0 ""} 0 5529 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1570295227352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1570295227921 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1570295227925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1570295227926 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1570295227929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1570295227932 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1570295227935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1570295227936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1570295227939 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1570295227939 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1570295227944 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1570295227944 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1570295227944 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1570295227945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1570295227945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1570295227945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1570295227945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1570295227945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1570295227945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1570295227945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1570295227945 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1570295227945 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1570295227945 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1570295228024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1570295229217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1570295230919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1570295230944 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1570295241380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1570295241381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1570295242279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "E:/study/Labs/Components/lab5/dynamic/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1570295245958 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1570295245958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1570295257701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1570295257704 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1570295257704 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1570295257827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1570295258610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1570295258644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1570295259430 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1570295261026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/Labs/Components/lab5/dynamic/output_files/dynamic.fit.smsg " "Generated suppressed messages file E:/study/Labs/Components/lab5/dynamic/output_files/dynamic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1570295262372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1570295263294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 20:07:43 2019 " "Processing ended: Sat Oct 05 20:07:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1570295263294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1570295263294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1570295263294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1570295263294 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1570295266532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1570295266539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1570295266539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 20:07:44 2019 " "Processing started: Sat Oct 05 20:07:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1570295266539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1570295266539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dynamic -c dynamic " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dynamic -c dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1570295266539 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1570295267446 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1570295267468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1570295267756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 20:07:47 2019 " "Processing ended: Sat Oct 05 20:07:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1570295267756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1570295267756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1570295267756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1570295267756 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1570295268369 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1570295270945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1570295271112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1570295271113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 20:07:48 2019 " "Processing started: Sat Oct 05 20:07:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1570295271113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1570295271113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dynamic -c dynamic " "Command: quartus_sta dynamic -c dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1570295271113 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1570295271195 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1570295271385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1570295271385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1570295271442 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1570295271442 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dynamic.sdc " "Synopsys Design Constraints File file not found: 'dynamic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1570295271855 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1570295271856 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1570295271876 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1570295271876 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1570295272046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1570295272047 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1570295272049 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1570295272056 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1570295272177 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1570295272177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.724 " "Worst-case setup slack is -30.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295272179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295272179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.724    -11281.974 Clk  " "  -30.724    -11281.974 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295272179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1570295272179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295272224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295272224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 Clk  " "    0.340         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295272224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1570295272224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1570295272227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1570295272228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295272230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295272230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -509.566 Clk  " "   -3.000      -509.566 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295272230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1570295272230 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1570295272539 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1570295272578 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1570295273469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1570295273715 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1570295273820 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1570295273820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.602 " "Worst-case setup slack is -27.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295273822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295273822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.602    -10110.522 Clk  " "  -27.602    -10110.522 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295273822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1570295273822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295273861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295273861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296         0.000 Clk  " "    0.296         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295273861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1570295273861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1570295273863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1570295273865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295273867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295273867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -509.566 Clk  " "   -3.000      -509.566 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295273867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1570295273867 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1570295274143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1570295274358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1570295274392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1570295274392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.989 " "Worst-case setup slack is -16.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295274395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295274395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.989     -6199.726 Clk  " "  -16.989     -6199.726 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295274395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1570295274395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295274439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295274439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 Clk  " "    0.178         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295274439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1570295274439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1570295274441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1570295274444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295274446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295274446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -536.145 Clk  " "   -3.000      -536.145 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1570295274446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1570295274446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1570295274825 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1570295274826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1570295274932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 20:07:54 2019 " "Processing ended: Sat Oct 05 20:07:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1570295274932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1570295274932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1570295274932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1570295274932 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1570295278189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1570295278196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1570295278196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 20:07:55 2019 " "Processing started: Sat Oct 05 20:07:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1570295278196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1570295278196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dynamic -c dynamic " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dynamic -c dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1570295278197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dynamic_6_1200mv_85c_slow.vo E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/ simulation " "Generated file dynamic_6_1200mv_85c_slow.vo in folder \"E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1570295279537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dynamic_6_1200mv_0c_slow.vo E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/ simulation " "Generated file dynamic_6_1200mv_0c_slow.vo in folder \"E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1570295280215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dynamic_min_1200mv_0c_fast.vo E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/ simulation " "Generated file dynamic_min_1200mv_0c_fast.vo in folder \"E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1570295280850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dynamic.vo E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/ simulation " "Generated file dynamic.vo in folder \"E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1570295281515 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dynamic_6_1200mv_85c_v_slow.sdo E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/ simulation " "Generated file dynamic_6_1200mv_85c_v_slow.sdo in folder \"E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1570295281950 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dynamic_6_1200mv_0c_v_slow.sdo E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/ simulation " "Generated file dynamic_6_1200mv_0c_v_slow.sdo in folder \"E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1570295282387 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dynamic_min_1200mv_0c_v_fast.sdo E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/ simulation " "Generated file dynamic_min_1200mv_0c_v_fast.sdo in folder \"E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1570295282831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dynamic_v.sdo E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/ simulation " "Generated file dynamic_v.sdo in folder \"E:/study/Labs/Components/lab5/dynamic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1570295283285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1570295283375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 20:08:03 2019 " "Processing ended: Sat Oct 05 20:08:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1570295283375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1570295283375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1570295283375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1570295283375 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1570295283975 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1570295294029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1570295294036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1570295294036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 20:08:11 2019 " "Processing started: Sat Oct 05 20:08:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1570295294036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1570295294036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp dynamic -c dynamic --netlist_type=sgate " "Command: quartus_rpp dynamic -c dynamic --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1570295294036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1570295294921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 20:08:14 2019 " "Processing ended: Sat Oct 05 20:08:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1570295294921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1570295294921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1570295294921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1570295294921 ""}
