
TempStationEINK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003978  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a40  08003ab4  08003ab4  00013ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054f4  080054f4  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  080054f4  080054f4  000154f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080054fc  080054fc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054fc  080054fc  000154fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005500  08005500  00015500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005504  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001474  20000010  08005514  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001484  08005514  00021484  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d606  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a6  00000000  00000000  0002d63f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d68  00000000  00000000  0002f6e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cd8  00000000  00000000  00030450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012e49  00000000  00000000  00031128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ebf7  00000000  00000000  00043f71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007dadc  00000000  00000000  00052b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d0644  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003844  00000000  00000000  000d0694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000010 	.word	0x20000010
 8000158:	00000000 	.word	0x00000000
 800015c:	08003a9c 	.word	0x08003a9c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000014 	.word	0x20000014
 8000178:	08003a9c 	.word	0x08003a9c

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <epd_delay>:
    0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
    0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
    0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
    0x0, 0x22, 0x22, 0x22, 0x22, 0x22, 0x22, 0x0, 0x0, 0x0, };

void epd_delay(uint16_t ms) {
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(ms);
 800048e:	88fb      	ldrh	r3, [r7, #6]
 8000490:	4618      	mov	r0, r3
 8000492:	f001 f981 	bl	8001798 <HAL_Delay>
}
 8000496:	bf00      	nop
 8000498:	3708      	adds	r7, #8
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}
	...

080004a0 <epd_res_set>:

void epd_res_set() {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(epd_pins.res_port, epd_pins.res_pin, GPIO_PIN_SET);
 80004a4:	4b04      	ldr	r3, [pc, #16]	; (80004b8 <epd_res_set+0x18>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4a03      	ldr	r2, [pc, #12]	; (80004b8 <epd_res_set+0x18>)
 80004aa:	8891      	ldrh	r1, [r2, #4]
 80004ac:	2201      	movs	r2, #1
 80004ae:	4618      	mov	r0, r3
 80004b0:	f001 fff5 	bl	800249e <HAL_GPIO_WritePin>
}
 80004b4:	bf00      	nop
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	20000040 	.word	0x20000040

080004bc <epd_res_reset>:

void epd_res_reset() {
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(epd_pins.res_port, epd_pins.res_pin, GPIO_PIN_RESET);
 80004c0:	4b04      	ldr	r3, [pc, #16]	; (80004d4 <epd_res_reset+0x18>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a03      	ldr	r2, [pc, #12]	; (80004d4 <epd_res_reset+0x18>)
 80004c6:	8891      	ldrh	r1, [r2, #4]
 80004c8:	2200      	movs	r2, #0
 80004ca:	4618      	mov	r0, r3
 80004cc:	f001 ffe7 	bl	800249e <HAL_GPIO_WritePin>
}
 80004d0:	bf00      	nop
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	20000040 	.word	0x20000040

080004d8 <epd_dc_set>:

void epd_dc_set() {
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(epd_pins.dc_port, epd_pins.dc_pin, GPIO_PIN_SET);
 80004dc:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <epd_dc_set+0x18>)
 80004de:	691b      	ldr	r3, [r3, #16]
 80004e0:	4a03      	ldr	r2, [pc, #12]	; (80004f0 <epd_dc_set+0x18>)
 80004e2:	8a91      	ldrh	r1, [r2, #20]
 80004e4:	2201      	movs	r2, #1
 80004e6:	4618      	mov	r0, r3
 80004e8:	f001 ffd9 	bl	800249e <HAL_GPIO_WritePin>
}
 80004ec:	bf00      	nop
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	20000040 	.word	0x20000040

080004f4 <epd_dc_reset>:

void epd_dc_reset() {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(epd_pins.dc_port, epd_pins.dc_pin, GPIO_PIN_RESET);
 80004f8:	4b04      	ldr	r3, [pc, #16]	; (800050c <epd_dc_reset+0x18>)
 80004fa:	691b      	ldr	r3, [r3, #16]
 80004fc:	4a03      	ldr	r2, [pc, #12]	; (800050c <epd_dc_reset+0x18>)
 80004fe:	8a91      	ldrh	r1, [r2, #20]
 8000500:	2200      	movs	r2, #0
 8000502:	4618      	mov	r0, r3
 8000504:	f001 ffcb 	bl	800249e <HAL_GPIO_WritePin>
}
 8000508:	bf00      	nop
 800050a:	bd80      	pop	{r7, pc}
 800050c:	20000040 	.word	0x20000040

08000510 <epd_cs_set>:

void epd_cs_set() {
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(epd_pins.cs_port, epd_pins.cs_pin, GPIO_PIN_SET);
 8000514:	4b04      	ldr	r3, [pc, #16]	; (8000528 <epd_cs_set+0x18>)
 8000516:	699b      	ldr	r3, [r3, #24]
 8000518:	4a03      	ldr	r2, [pc, #12]	; (8000528 <epd_cs_set+0x18>)
 800051a:	8b91      	ldrh	r1, [r2, #28]
 800051c:	2201      	movs	r2, #1
 800051e:	4618      	mov	r0, r3
 8000520:	f001 ffbd 	bl	800249e <HAL_GPIO_WritePin>
}
 8000524:	bf00      	nop
 8000526:	bd80      	pop	{r7, pc}
 8000528:	20000040 	.word	0x20000040

0800052c <epd_cs_reset>:

void epd_cs_reset() {
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(epd_pins.cs_port, epd_pins.cs_pin, GPIO_PIN_RESET);
 8000530:	4b04      	ldr	r3, [pc, #16]	; (8000544 <epd_cs_reset+0x18>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	4a03      	ldr	r2, [pc, #12]	; (8000544 <epd_cs_reset+0x18>)
 8000536:	8b91      	ldrh	r1, [r2, #28]
 8000538:	2200      	movs	r2, #0
 800053a:	4618      	mov	r0, r3
 800053c:	f001 ffaf 	bl	800249e <HAL_GPIO_WritePin>
}
 8000540:	bf00      	nop
 8000542:	bd80      	pop	{r7, pc}
 8000544:	20000040 	.word	0x20000040

08000548 <epd_is_busy>:

uint8_t epd_is_busy() {
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(epd_pins.busy_port, epd_pins.busy_pin) == GPIO_PIN_RESET ? 0 : 1;
 800054c:	4b07      	ldr	r3, [pc, #28]	; (800056c <epd_is_busy+0x24>)
 800054e:	689b      	ldr	r3, [r3, #8]
 8000550:	4a06      	ldr	r2, [pc, #24]	; (800056c <epd_is_busy+0x24>)
 8000552:	8992      	ldrh	r2, [r2, #12]
 8000554:	4611      	mov	r1, r2
 8000556:	4618      	mov	r0, r3
 8000558:	f001 ff8a 	bl	8002470 <HAL_GPIO_ReadPin>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	bf14      	ite	ne
 8000562:	2301      	movne	r3, #1
 8000564:	2300      	moveq	r3, #0
 8000566:	b2db      	uxtb	r3, r3
}
 8000568:	4618      	mov	r0, r3
 800056a:	bd80      	pop	{r7, pc}
 800056c:	20000040 	.word	0x20000040

08000570 <epd_io_init>:

void epd_io_init(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure = { 0 };
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	60da      	str	r2, [r3, #12]
 8000582:	611a      	str	r2, [r3, #16]

  /* configure the epaper module res pin */
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000584:	2301      	movs	r3, #1
 8000586:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pin = epd_pins.res_pin;
 8000588:	4b1d      	ldr	r3, [pc, #116]	; (8000600 <epd_io_init+0x90>)
 800058a:	889b      	ldrh	r3, [r3, #4]
 800058c:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800058e:	2303      	movs	r3, #3
 8000590:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(epd_pins.res_port, &GPIO_InitStructure);
 8000592:	4b1b      	ldr	r3, [pc, #108]	; (8000600 <epd_io_init+0x90>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	1d3a      	adds	r2, r7, #4
 8000598:	4611      	mov	r1, r2
 800059a:	4618      	mov	r0, r3
 800059c:	f001 fde8 	bl	8002170 <HAL_GPIO_Init>

  /* configure the epaper module busy pin */
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80005a0:	2300      	movs	r3, #0
 80005a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull = GPIO_PULLUP;
 80005a4:	2301      	movs	r3, #1
 80005a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Pin = epd_pins.busy_pin;
 80005a8:	4b15      	ldr	r3, [pc, #84]	; (8000600 <epd_io_init+0x90>)
 80005aa:	899b      	ldrh	r3, [r3, #12]
 80005ac:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(epd_pins.busy_port, &GPIO_InitStructure);
 80005ae:	4b14      	ldr	r3, [pc, #80]	; (8000600 <epd_io_init+0x90>)
 80005b0:	689b      	ldr	r3, [r3, #8]
 80005b2:	1d3a      	adds	r2, r7, #4
 80005b4:	4611      	mov	r1, r2
 80005b6:	4618      	mov	r0, r3
 80005b8:	f001 fdda 	bl	8002170 <HAL_GPIO_Init>

  /* configure the epaper module d/c pin */
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80005bc:	2301      	movs	r3, #1
 80005be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pin = epd_pins.dc_pin;
 80005c0:	4b0f      	ldr	r3, [pc, #60]	; (8000600 <epd_io_init+0x90>)
 80005c2:	8a9b      	ldrh	r3, [r3, #20]
 80005c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Pull = GPIO_PULLUP; // возможно
 80005c6:	2301      	movs	r3, #1
 80005c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80005ca:	2303      	movs	r3, #3
 80005cc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(epd_pins.dc_port, &GPIO_InitStructure);
 80005ce:	4b0c      	ldr	r3, [pc, #48]	; (8000600 <epd_io_init+0x90>)
 80005d0:	691b      	ldr	r3, [r3, #16]
 80005d2:	1d3a      	adds	r2, r7, #4
 80005d4:	4611      	mov	r1, r2
 80005d6:	4618      	mov	r0, r3
 80005d8:	f001 fdca 	bl	8002170 <HAL_GPIO_Init>

  /* configure the epaper module cs pin */
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80005dc:	2301      	movs	r3, #1
 80005de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pin = epd_pins.cs_pin;
 80005e0:	4b07      	ldr	r3, [pc, #28]	; (8000600 <epd_io_init+0x90>)
 80005e2:	8b9b      	ldrh	r3, [r3, #28]
 80005e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80005e6:	2303      	movs	r3, #3
 80005e8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(epd_pins.cs_port, &GPIO_InitStructure);
 80005ea:	4b05      	ldr	r3, [pc, #20]	; (8000600 <epd_io_init+0x90>)
 80005ec:	699b      	ldr	r3, [r3, #24]
 80005ee:	1d3a      	adds	r2, r7, #4
 80005f0:	4611      	mov	r1, r2
 80005f2:	4618      	mov	r0, r3
 80005f4:	f001 fdbc 	bl	8002170 <HAL_GPIO_Init>
//  spiConfig.SPI_CPOL = SPI_CPOL_High;
//  spiConfig.SPI_CPHA = SPI_CPHA_2Edge;
//  spiConfig.SPI_NSS = SPI_NSS_Soft;
//  SPI_Init(SPI2, &spiConfig);
//  SPI_Cmd(SPI2, ENABLE);
}
 80005f8:	bf00      	nop
 80005fa:	3718      	adds	r7, #24
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000040 	.word	0x20000040

08000604 <epd_write_reg>:

void epd_write_reg(uint8_t reg) {
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0
 800060a:	4603      	mov	r3, r0
 800060c:	71fb      	strb	r3, [r7, #7]
  epd_dc_reset();
 800060e:	f7ff ff71 	bl	80004f4 <epd_dc_reset>
  epd_cs_reset();
 8000612:	f7ff ff8b 	bl	800052c <epd_cs_reset>
  HAL_SPI_Transmit(epd_pins.hspi, &reg, 1, 100);
 8000616:	4b12      	ldr	r3, [pc, #72]	; (8000660 <epd_write_reg+0x5c>)
 8000618:	6a18      	ldr	r0, [r3, #32]
 800061a:	1df9      	adds	r1, r7, #7
 800061c:	2364      	movs	r3, #100	; 0x64
 800061e:	2201      	movs	r2, #1
 8000620:	f002 feca 	bl	80033b8 <HAL_SPI_Transmit>
  uint8_t timeout = 100;
 8000624:	2364      	movs	r3, #100	; 0x64
 8000626:	73fb      	strb	r3, [r7, #15]
  while (HAL_SPI_GetState(epd_pins.hspi) != HAL_SPI_STATE_READY) {
 8000628:	e008      	b.n	800063c <epd_write_reg+0x38>
    timeout--;
 800062a:	7bfb      	ldrb	r3, [r7, #15]
 800062c:	3b01      	subs	r3, #1
 800062e:	73fb      	strb	r3, [r7, #15]
    if (!timeout) break;
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d00b      	beq.n	800064e <epd_write_reg+0x4a>
    HAL_Delay(1);
 8000636:	2001      	movs	r0, #1
 8000638:	f001 f8ae 	bl	8001798 <HAL_Delay>
  while (HAL_SPI_GetState(epd_pins.hspi) != HAL_SPI_STATE_READY) {
 800063c:	4b08      	ldr	r3, [pc, #32]	; (8000660 <epd_write_reg+0x5c>)
 800063e:	6a1b      	ldr	r3, [r3, #32]
 8000640:	4618      	mov	r0, r3
 8000642:	f002 fff5 	bl	8003630 <HAL_SPI_GetState>
 8000646:	4603      	mov	r3, r0
 8000648:	2b01      	cmp	r3, #1
 800064a:	d1ee      	bne.n	800062a <epd_write_reg+0x26>
 800064c:	e000      	b.n	8000650 <epd_write_reg+0x4c>
    if (!timeout) break;
 800064e:	bf00      	nop
  }
  epd_cs_set();
 8000650:	f7ff ff5e 	bl	8000510 <epd_cs_set>
  epd_dc_set();
 8000654:	f7ff ff40 	bl	80004d8 <epd_dc_set>
}
 8000658:	bf00      	nop
 800065a:	3710      	adds	r7, #16
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	20000040 	.word	0x20000040

08000664 <epd_write_data>:

void epd_write_data(uint8_t data) {
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
  epd_cs_reset();
 800066e:	f7ff ff5d 	bl	800052c <epd_cs_reset>
  HAL_SPI_Transmit(epd_pins.hspi, &data, 1, 100);
 8000672:	4b11      	ldr	r3, [pc, #68]	; (80006b8 <epd_write_data+0x54>)
 8000674:	6a18      	ldr	r0, [r3, #32]
 8000676:	1df9      	adds	r1, r7, #7
 8000678:	2364      	movs	r3, #100	; 0x64
 800067a:	2201      	movs	r2, #1
 800067c:	f002 fe9c 	bl	80033b8 <HAL_SPI_Transmit>
  uint8_t timeout = 100;
 8000680:	2364      	movs	r3, #100	; 0x64
 8000682:	73fb      	strb	r3, [r7, #15]
  while (HAL_SPI_GetState(epd_pins.hspi) != HAL_SPI_STATE_READY) {
 8000684:	e008      	b.n	8000698 <epd_write_data+0x34>
    timeout--;
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	3b01      	subs	r3, #1
 800068a:	73fb      	strb	r3, [r7, #15]
    if (!timeout) break;
 800068c:	7bfb      	ldrb	r3, [r7, #15]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d00b      	beq.n	80006aa <epd_write_data+0x46>
    HAL_Delay(1);
 8000692:	2001      	movs	r0, #1
 8000694:	f001 f880 	bl	8001798 <HAL_Delay>
  while (HAL_SPI_GetState(epd_pins.hspi) != HAL_SPI_STATE_READY) {
 8000698:	4b07      	ldr	r3, [pc, #28]	; (80006b8 <epd_write_data+0x54>)
 800069a:	6a1b      	ldr	r3, [r3, #32]
 800069c:	4618      	mov	r0, r3
 800069e:	f002 ffc7 	bl	8003630 <HAL_SPI_GetState>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d1ee      	bne.n	8000686 <epd_write_data+0x22>
 80006a8:	e000      	b.n	80006ac <epd_write_data+0x48>
    if (!timeout) break;
 80006aa:	bf00      	nop
  }
  epd_cs_set();
 80006ac:	f7ff ff30 	bl	8000510 <epd_cs_set>
}
 80006b0:	bf00      	nop
 80006b2:	3710      	adds	r7, #16
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	20000040 	.word	0x20000040

080006bc <_epd_write_data>:

void _epd_write_data(uint8_t data) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	71fb      	strb	r3, [r7, #7]
  uint8_t timeout = 100;
 80006c6:	2364      	movs	r3, #100	; 0x64
 80006c8:	73fb      	strb	r3, [r7, #15]
  while (HAL_SPI_GetState(epd_pins.hspi) != HAL_SPI_STATE_READY) {
 80006ca:	e008      	b.n	80006de <_epd_write_data+0x22>
    timeout--;
 80006cc:	7bfb      	ldrb	r3, [r7, #15]
 80006ce:	3b01      	subs	r3, #1
 80006d0:	73fb      	strb	r3, [r7, #15]
    if (!timeout) break;
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d00b      	beq.n	80006f0 <_epd_write_data+0x34>
    HAL_Delay(1);
 80006d8:	2001      	movs	r0, #1
 80006da:	f001 f85d 	bl	8001798 <HAL_Delay>
  while (HAL_SPI_GetState(epd_pins.hspi) != HAL_SPI_STATE_READY) {
 80006de:	4b0a      	ldr	r3, [pc, #40]	; (8000708 <_epd_write_data+0x4c>)
 80006e0:	6a1b      	ldr	r3, [r3, #32]
 80006e2:	4618      	mov	r0, r3
 80006e4:	f002 ffa4 	bl	8003630 <HAL_SPI_GetState>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b01      	cmp	r3, #1
 80006ec:	d1ee      	bne.n	80006cc <_epd_write_data+0x10>
 80006ee:	e000      	b.n	80006f2 <_epd_write_data+0x36>
    if (!timeout) break;
 80006f0:	bf00      	nop
  }
  HAL_SPI_Transmit(epd_pins.hspi, &data, 1, 100);
 80006f2:	4b05      	ldr	r3, [pc, #20]	; (8000708 <_epd_write_data+0x4c>)
 80006f4:	6a18      	ldr	r0, [r3, #32]
 80006f6:	1df9      	adds	r1, r7, #7
 80006f8:	2364      	movs	r3, #100	; 0x64
 80006fa:	2201      	movs	r2, #1
 80006fc:	f002 fe5c 	bl	80033b8 <HAL_SPI_Transmit>
}
 8000700:	bf00      	nop
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000040 	.word	0x20000040

0800070c <_epd_write_data_over>:

void _epd_write_data_over() {
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
  uint16_t timeout = 1000;
 8000712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000716:	80fb      	strh	r3, [r7, #6]
  while (HAL_SPI_GetState(epd_pins.hspi) != HAL_SPI_STATE_READY) {
 8000718:	e008      	b.n	800072c <_epd_write_data_over+0x20>
    timeout--;
 800071a:	88fb      	ldrh	r3, [r7, #6]
 800071c:	3b01      	subs	r3, #1
 800071e:	80fb      	strh	r3, [r7, #6]
    if (!timeout) break;
 8000720:	88fb      	ldrh	r3, [r7, #6]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d00b      	beq.n	800073e <_epd_write_data_over+0x32>
    HAL_Delay(1);
 8000726:	2001      	movs	r0, #1
 8000728:	f001 f836 	bl	8001798 <HAL_Delay>
  while (HAL_SPI_GetState(epd_pins.hspi) != HAL_SPI_STATE_READY) {
 800072c:	4b06      	ldr	r3, [pc, #24]	; (8000748 <_epd_write_data_over+0x3c>)
 800072e:	6a1b      	ldr	r3, [r3, #32]
 8000730:	4618      	mov	r0, r3
 8000732:	f002 ff7d 	bl	8003630 <HAL_SPI_GetState>
 8000736:	4603      	mov	r3, r0
 8000738:	2b01      	cmp	r3, #1
 800073a:	d1ee      	bne.n	800071a <_epd_write_data_over+0xe>
  }
}
 800073c:	e000      	b.n	8000740 <_epd_write_data_over+0x34>
    if (!timeout) break;
 800073e:	bf00      	nop
}
 8000740:	bf00      	nop
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	20000040 	.word	0x20000040

0800074c <epd_wait_busy>:

uint8_t epd_wait_busy() {
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
  uint32_t timeout = 0;
 8000752:	2300      	movs	r3, #0
 8000754:	607b      	str	r3, [r7, #4]
  while (epd_is_busy()) {
 8000756:	e00b      	b.n	8000770 <epd_wait_busy+0x24>
    timeout++;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	3301      	adds	r3, #1
 800075c:	607b      	str	r3, [r7, #4]
    if (timeout > 4000) {
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000764:	d901      	bls.n	800076a <epd_wait_busy+0x1e>
      return 1;
 8000766:	2301      	movs	r3, #1
 8000768:	e008      	b.n	800077c <epd_wait_busy+0x30>
    }
    epd_delay(1);
 800076a:	2001      	movs	r0, #1
 800076c:	f7ff fe8a 	bl	8000484 <epd_delay>
  while (epd_is_busy()) {
 8000770:	f7ff feea 	bl	8000548 <epd_is_busy>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d1ee      	bne.n	8000758 <epd_wait_busy+0xc>
  }
  return 0;
 800077a:	2300      	movs	r3, #0
}
 800077c:	4618      	mov	r0, r3
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <epd_reset>:

void epd_reset(void) {
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  epd_res_reset();
 8000788:	f7ff fe98 	bl	80004bc <epd_res_reset>
  epd_delay(50);
 800078c:	2032      	movs	r0, #50	; 0x32
 800078e:	f7ff fe79 	bl	8000484 <epd_delay>
  epd_res_set();
 8000792:	f7ff fe85 	bl	80004a0 <epd_res_set>
  epd_delay(50);
 8000796:	2032      	movs	r0, #50	; 0x32
 8000798:	f7ff fe74 	bl	8000484 <epd_delay>
  _hibernating = 0;
 800079c:	4b02      	ldr	r3, [pc, #8]	; (80007a8 <epd_reset+0x24>)
 800079e:	2200      	movs	r2, #0
 80007a0:	701a      	strb	r2, [r3, #0]
}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000000 	.word	0x20000000

080007ac <epd_init>:

uint8_t epd_init(void) {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  if (_hibernating) epd_reset();
 80007b0:	4b37      	ldr	r3, [pc, #220]	; (8000890 <epd_init+0xe4>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <epd_init+0x10>
 80007b8:	f7ff ffe4 	bl	8000784 <epd_reset>

  if (epd_wait_busy()) return 1;
 80007bc:	f7ff ffc6 	bl	800074c <epd_wait_busy>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <epd_init+0x1e>
 80007c6:	2301      	movs	r3, #1
 80007c8:	e05f      	b.n	800088a <epd_init+0xde>

  epd_write_reg(0x12); // SWRESET
 80007ca:	2012      	movs	r0, #18
 80007cc:	f7ff ff1a 	bl	8000604 <epd_write_reg>

  if (epd_wait_busy()) return 1;
 80007d0:	f7ff ffbc 	bl	800074c <epd_wait_busy>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <epd_init+0x32>
 80007da:	2301      	movs	r3, #1
 80007dc:	e055      	b.n	800088a <epd_init+0xde>

  epd_write_reg(0x01); // Driver output control
 80007de:	2001      	movs	r0, #1
 80007e0:	f7ff ff10 	bl	8000604 <epd_write_reg>
  epd_write_data(0x27);
 80007e4:	2027      	movs	r0, #39	; 0x27
 80007e6:	f7ff ff3d 	bl	8000664 <epd_write_data>
  epd_write_data(0x01);
 80007ea:	2001      	movs	r0, #1
 80007ec:	f7ff ff3a 	bl	8000664 <epd_write_data>
  epd_write_data(0x01);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f7ff ff37 	bl	8000664 <epd_write_data>

  epd_write_reg(0x11); // data entry mode
 80007f6:	2011      	movs	r0, #17
 80007f8:	f7ff ff04 	bl	8000604 <epd_write_reg>
  epd_write_data(0x01);
 80007fc:	2001      	movs	r0, #1
 80007fe:	f7ff ff31 	bl	8000664 <epd_write_data>

  epd_write_reg(0x44); // set Ram-X address start/end position
 8000802:	2044      	movs	r0, #68	; 0x44
 8000804:	f7ff fefe 	bl	8000604 <epd_write_reg>
  epd_write_data(0x00);
 8000808:	2000      	movs	r0, #0
 800080a:	f7ff ff2b 	bl	8000664 <epd_write_data>
  epd_write_data(0x0F); // 0x0F-->(15+1)*8=128
 800080e:	200f      	movs	r0, #15
 8000810:	f7ff ff28 	bl	8000664 <epd_write_data>

  epd_write_reg(0x45); // set Ram-Y address start/end position
 8000814:	2045      	movs	r0, #69	; 0x45
 8000816:	f7ff fef5 	bl	8000604 <epd_write_reg>
  epd_write_data(0x27); // 0x127-->(295+1)=296
 800081a:	2027      	movs	r0, #39	; 0x27
 800081c:	f7ff ff22 	bl	8000664 <epd_write_data>
  epd_write_data(0x01);
 8000820:	2001      	movs	r0, #1
 8000822:	f7ff ff1f 	bl	8000664 <epd_write_data>
  epd_write_data(0x00);
 8000826:	2000      	movs	r0, #0
 8000828:	f7ff ff1c 	bl	8000664 <epd_write_data>
  epd_write_data(0x00);
 800082c:	2000      	movs	r0, #0
 800082e:	f7ff ff19 	bl	8000664 <epd_write_data>

  epd_write_reg(0x3C); // BorderWavefrom
 8000832:	203c      	movs	r0, #60	; 0x3c
 8000834:	f7ff fee6 	bl	8000604 <epd_write_reg>
  epd_write_data(0x05);
 8000838:	2005      	movs	r0, #5
 800083a:	f7ff ff13 	bl	8000664 <epd_write_data>

  epd_write_reg(0x21); //  Display update control
 800083e:	2021      	movs	r0, #33	; 0x21
 8000840:	f7ff fee0 	bl	8000604 <epd_write_reg>
  epd_write_data(0x00);
 8000844:	2000      	movs	r0, #0
 8000846:	f7ff ff0d 	bl	8000664 <epd_write_data>
  epd_write_data(0x80);
 800084a:	2080      	movs	r0, #128	; 0x80
 800084c:	f7ff ff0a 	bl	8000664 <epd_write_data>

  epd_write_reg(0x18); // Read built-in temperature sensor
 8000850:	2018      	movs	r0, #24
 8000852:	f7ff fed7 	bl	8000604 <epd_write_reg>
  epd_write_data(0x80);
 8000856:	2080      	movs	r0, #128	; 0x80
 8000858:	f7ff ff04 	bl	8000664 <epd_write_data>

  epd_write_reg(0x4E); // set RAM x address count to 0;
 800085c:	204e      	movs	r0, #78	; 0x4e
 800085e:	f7ff fed1 	bl	8000604 <epd_write_reg>
  epd_write_data(0x00);
 8000862:	2000      	movs	r0, #0
 8000864:	f7ff fefe 	bl	8000664 <epd_write_data>
  epd_write_reg(0x4F); // set RAM y address count to 0x127;
 8000868:	204f      	movs	r0, #79	; 0x4f
 800086a:	f7ff fecb 	bl	8000604 <epd_write_reg>
  epd_write_data(0x27);
 800086e:	2027      	movs	r0, #39	; 0x27
 8000870:	f7ff fef8 	bl	8000664 <epd_write_data>
  epd_write_data(0x01);
 8000874:	2001      	movs	r0, #1
 8000876:	f7ff fef5 	bl	8000664 <epd_write_data>

  if (epd_wait_busy()) return 1;
 800087a:	f7ff ff67 	bl	800074c <epd_wait_busy>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <epd_init+0xdc>
 8000884:	2301      	movs	r3, #1
 8000886:	e000      	b.n	800088a <epd_init+0xde>

  return 0;
 8000888:	2300      	movs	r3, #0
}
 800088a:	4618      	mov	r0, r3
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	20000000 	.word	0x20000000

08000894 <epd_enter_deepsleepmode>:
  epd_cs_set();

  return 0;
}

void epd_enter_deepsleepmode(uint8_t mode) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	71fb      	strb	r3, [r7, #7]
  epd_write_reg(0x10);
 800089e:	2010      	movs	r0, #16
 80008a0:	f7ff feb0 	bl	8000604 <epd_write_reg>
  epd_write_data(mode);
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff fedc 	bl	8000664 <epd_write_data>
  _hibernating = 1;
 80008ac:	4b03      	ldr	r3, [pc, #12]	; (80008bc <epd_enter_deepsleepmode+0x28>)
 80008ae:	2201      	movs	r2, #1
 80008b0:	701a      	strb	r2, [r3, #0]
}
 80008b2:	bf00      	nop
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	20000000 	.word	0x20000000

080008c0 <epd_update>:
  epd_write_reg(0x1A);
  epd_write_data(0x7F);
  epd_write_data(0xF0);
}

void epd_update(void) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  epd_write_reg(0x22); // Display Update Control
 80008c4:	2022      	movs	r0, #34	; 0x22
 80008c6:	f7ff fe9d 	bl	8000604 <epd_write_reg>
  epd_write_data(0xF7);
 80008ca:	20f7      	movs	r0, #247	; 0xf7
 80008cc:	f7ff feca 	bl	8000664 <epd_write_data>
  epd_write_reg(0x20); // Activate Display Update Sequence
 80008d0:	2020      	movs	r0, #32
 80008d2:	f7ff fe97 	bl	8000604 <epd_write_reg>

  epd_wait_busy();
 80008d6:	f7ff ff39 	bl	800074c <epd_wait_busy>
}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}

080008de <epd_setpos>:
  epd_write_reg(0x20); // Activate Display Update Sequence

  epd_wait_busy();
}

void epd_setpos(uint16_t x, uint16_t y) {
 80008de:	b580      	push	{r7, lr}
 80008e0:	b084      	sub	sp, #16
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4603      	mov	r3, r0
 80008e6:	460a      	mov	r2, r1
 80008e8:	80fb      	strh	r3, [r7, #6]
 80008ea:	4613      	mov	r3, r2
 80008ec:	80bb      	strh	r3, [r7, #4]
  uint8_t _x;
  uint16_t _y;

  _x = x / 8;
 80008ee:	88fb      	ldrh	r3, [r7, #6]
 80008f0:	08db      	lsrs	r3, r3, #3
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	73fb      	strb	r3, [r7, #15]

  _y = 295 - y;
 80008f6:	88bb      	ldrh	r3, [r7, #4]
 80008f8:	f5c3 7393 	rsb	r3, r3, #294	; 0x126
 80008fc:	3301      	adds	r3, #1
 80008fe:	81bb      	strh	r3, [r7, #12]

  epd_write_reg(0x4E); // set RAM x address count to 0;
 8000900:	204e      	movs	r0, #78	; 0x4e
 8000902:	f7ff fe7f 	bl	8000604 <epd_write_reg>
  epd_write_data(_x);
 8000906:	7bfb      	ldrb	r3, [r7, #15]
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff feab 	bl	8000664 <epd_write_data>
  epd_write_reg(0x4F); // set RAM y address count to 0x127;
 800090e:	204f      	movs	r0, #79	; 0x4f
 8000910:	f7ff fe78 	bl	8000604 <epd_write_reg>
  epd_write_data(_y & 0xff);
 8000914:	89bb      	ldrh	r3, [r7, #12]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff fea3 	bl	8000664 <epd_write_data>
  epd_write_data(_y >> 8 & 0x01);
 800091e:	89bb      	ldrh	r3, [r7, #12]
 8000920:	0a1b      	lsrs	r3, r3, #8
 8000922:	b29b      	uxth	r3, r3
 8000924:	b2db      	uxtb	r3, r3
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	b2db      	uxtb	r3, r3
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fe99 	bl	8000664 <epd_write_data>
}
 8000932:	bf00      	nop
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <epd_writedata>:

void epd_writedata(uint8_t *Image1, uint32_t length) {
 800093a:	b580      	push	{r7, lr}
 800093c:	b084      	sub	sp, #16
 800093e:	af00      	add	r7, sp, #0
 8000940:	6078      	str	r0, [r7, #4]
 8000942:	6039      	str	r1, [r7, #0]
  epd_cs_reset();
 8000944:	f7ff fdf2 	bl	800052c <epd_cs_reset>
  for (uint32_t j = 0; j < length; j++) {
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	e009      	b.n	8000962 <epd_writedata+0x28>
    _epd_write_data(Image1[j]);
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	4413      	add	r3, r2
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	4618      	mov	r0, r3
 8000958:	f7ff feb0 	bl	80006bc <_epd_write_data>
  for (uint32_t j = 0; j < length; j++) {
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	3301      	adds	r3, #1
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	429a      	cmp	r2, r3
 8000968:	d3f1      	bcc.n	800094e <epd_writedata+0x14>
  }
  _epd_write_data_over();
 800096a:	f7ff fecf 	bl	800070c <_epd_write_data_over>
  epd_cs_set();
 800096e:	f7ff fdcf 	bl	8000510 <epd_cs_set>
}
 8000972:	bf00      	nop
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}

0800097a <epd_displayBW>:
  epd_cs_set();

  epd_update();
}

void epd_displayBW(uint8_t *Image) {
 800097a:	b580      	push	{r7, lr}
 800097c:	b084      	sub	sp, #16
 800097e:	af00      	add	r7, sp, #0
 8000980:	6078      	str	r0, [r7, #4]
  uint32_t Width, Height;

  Width = EPD_H;
 8000982:	f44f 7394 	mov.w	r3, #296	; 0x128
 8000986:	60fb      	str	r3, [r7, #12]
  Height = EPD_W_BUFF_SIZE;
 8000988:	2310      	movs	r3, #16
 800098a:	60bb      	str	r3, [r7, #8]

  epd_setpos(0, 0);
 800098c:	2100      	movs	r1, #0
 800098e:	2000      	movs	r0, #0
 8000990:	f7ff ffa5 	bl	80008de <epd_setpos>
  epd_write_reg(0x26);
 8000994:	2026      	movs	r0, #38	; 0x26
 8000996:	f7ff fe35 	bl	8000604 <epd_write_reg>
  epd_writedata(Image, Width * Height);
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	68ba      	ldr	r2, [r7, #8]
 800099e:	fb02 f303 	mul.w	r3, r2, r3
 80009a2:	4619      	mov	r1, r3
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff ffc8 	bl	800093a <epd_writedata>

  epd_setpos(0, 0);
 80009aa:	2100      	movs	r1, #0
 80009ac:	2000      	movs	r0, #0
 80009ae:	f7ff ff96 	bl	80008de <epd_setpos>
  epd_write_reg(0x24);
 80009b2:	2024      	movs	r0, #36	; 0x24
 80009b4:	f7ff fe26 	bl	8000604 <epd_write_reg>
  epd_writedata(Image, Width * Height);
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	68ba      	ldr	r2, [r7, #8]
 80009bc:	fb02 f303 	mul.w	r3, r2, r3
 80009c0:	4619      	mov	r1, r3
 80009c2:	6878      	ldr	r0, [r7, #4]
 80009c4:	f7ff ffb9 	bl	800093a <epd_writedata>

  epd_update();
 80009c8:	f7ff ff7a 	bl	80008c0 <epd_update>
}
 80009cc:	bf00      	nop
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <epd_paint_newimage>:

  epd_update();
}

void epd_paint_newimage(uint8_t *image, uint16_t Width, uint16_t Height, uint16_t Rotate,
    uint16_t Color) {
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	4608      	mov	r0, r1
 80009de:	4611      	mov	r1, r2
 80009e0:	461a      	mov	r2, r3
 80009e2:	4603      	mov	r3, r0
 80009e4:	817b      	strh	r3, [r7, #10]
 80009e6:	460b      	mov	r3, r1
 80009e8:	813b      	strh	r3, [r7, #8]
 80009ea:	4613      	mov	r3, r2
 80009ec:	80fb      	strh	r3, [r7, #6]
  EPD_Paint.Image = 0x00;
 80009ee:	4b1f      	ldr	r3, [pc, #124]	; (8000a6c <epd_paint_newimage+0x98>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
  EPD_Paint.Image = image;
 80009f4:	4a1d      	ldr	r2, [pc, #116]	; (8000a6c <epd_paint_newimage+0x98>)
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	6013      	str	r3, [r2, #0]

  EPD_Paint.WidthMemory = Width;
 80009fa:	4a1c      	ldr	r2, [pc, #112]	; (8000a6c <epd_paint_newimage+0x98>)
 80009fc:	897b      	ldrh	r3, [r7, #10]
 80009fe:	8113      	strh	r3, [r2, #8]
  EPD_Paint.HeightMemory = Height;
 8000a00:	4a1a      	ldr	r2, [pc, #104]	; (8000a6c <epd_paint_newimage+0x98>)
 8000a02:	893b      	ldrh	r3, [r7, #8]
 8000a04:	8153      	strh	r3, [r2, #10]
  EPD_Paint.Color = Color;
 8000a06:	4a19      	ldr	r2, [pc, #100]	; (8000a6c <epd_paint_newimage+0x98>)
 8000a08:	8b3b      	ldrh	r3, [r7, #24]
 8000a0a:	8193      	strh	r3, [r2, #12]
  EPD_Paint.WidthByte = (Width % 8 == 0) ? (Width / 8) : (Width / 8 + 1);
 8000a0c:	897b      	ldrh	r3, [r7, #10]
 8000a0e:	f003 0307 	and.w	r3, r3, #7
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d103      	bne.n	8000a20 <epd_paint_newimage+0x4c>
 8000a18:	897b      	ldrh	r3, [r7, #10]
 8000a1a:	08db      	lsrs	r3, r3, #3
 8000a1c:	b29b      	uxth	r3, r3
 8000a1e:	e004      	b.n	8000a2a <epd_paint_newimage+0x56>
 8000a20:	897b      	ldrh	r3, [r7, #10]
 8000a22:	08db      	lsrs	r3, r3, #3
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	3301      	adds	r3, #1
 8000a28:	b29b      	uxth	r3, r3
 8000a2a:	4a10      	ldr	r2, [pc, #64]	; (8000a6c <epd_paint_newimage+0x98>)
 8000a2c:	8213      	strh	r3, [r2, #16]
  EPD_Paint.HeightByte = Height;
 8000a2e:	4a0f      	ldr	r2, [pc, #60]	; (8000a6c <epd_paint_newimage+0x98>)
 8000a30:	893b      	ldrh	r3, [r7, #8]
 8000a32:	8253      	strh	r3, [r2, #18]
  EPD_Paint.Rotate = Rotate;
 8000a34:	4a0d      	ldr	r2, [pc, #52]	; (8000a6c <epd_paint_newimage+0x98>)
 8000a36:	88fb      	ldrh	r3, [r7, #6]
 8000a38:	81d3      	strh	r3, [r2, #14]
  if (Rotate == EPD_ROTATE_0 || Rotate == EPD_ROTATE_180) {
 8000a3a:	88fb      	ldrh	r3, [r7, #6]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d002      	beq.n	8000a46 <epd_paint_newimage+0x72>
 8000a40:	88fb      	ldrh	r3, [r7, #6]
 8000a42:	2bb4      	cmp	r3, #180	; 0xb4
 8000a44:	d106      	bne.n	8000a54 <epd_paint_newimage+0x80>

    EPD_Paint.Width = Height;
 8000a46:	4a09      	ldr	r2, [pc, #36]	; (8000a6c <epd_paint_newimage+0x98>)
 8000a48:	893b      	ldrh	r3, [r7, #8]
 8000a4a:	8093      	strh	r3, [r2, #4]
    EPD_Paint.Height = Width;
 8000a4c:	4a07      	ldr	r2, [pc, #28]	; (8000a6c <epd_paint_newimage+0x98>)
 8000a4e:	897b      	ldrh	r3, [r7, #10]
 8000a50:	80d3      	strh	r3, [r2, #6]
 8000a52:	e006      	b.n	8000a62 <epd_paint_newimage+0x8e>
  }
  else {
    EPD_Paint.Width = Width;
 8000a54:	4a05      	ldr	r2, [pc, #20]	; (8000a6c <epd_paint_newimage+0x98>)
 8000a56:	897b      	ldrh	r3, [r7, #10]
 8000a58:	8093      	strh	r3, [r2, #4]
    EPD_Paint.Height = Height;
 8000a5a:	4a04      	ldr	r2, [pc, #16]	; (8000a6c <epd_paint_newimage+0x98>)
 8000a5c:	893b      	ldrh	r3, [r7, #8]
 8000a5e:	80d3      	strh	r3, [r2, #6]
  }
}
 8000a60:	bf00      	nop
 8000a62:	bf00      	nop
 8000a64:	3714      	adds	r7, #20
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr
 8000a6c:	2000002c 	.word	0x2000002c

08000a70 <epd_paint_setpixel>:

void epd_paint_setpixel(uint16_t Xpoint, uint16_t Ypoint, uint16_t Color) {
 8000a70:	b480      	push	{r7}
 8000a72:	b087      	sub	sp, #28
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	80fb      	strh	r3, [r7, #6]
 8000a7a:	460b      	mov	r3, r1
 8000a7c:	80bb      	strh	r3, [r7, #4]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	807b      	strh	r3, [r7, #2]
  uint16_t X, Y;
  uint32_t Addr;
  uint8_t Rdata;
  switch (EPD_Paint.Rotate) {
 8000a82:	4b3c      	ldr	r3, [pc, #240]	; (8000b74 <epd_paint_setpixel+0x104>)
 8000a84:	89db      	ldrh	r3, [r3, #14]
 8000a86:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8000a8a:	d02e      	beq.n	8000aea <epd_paint_setpixel+0x7a>
 8000a8c:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8000a90:	dc6a      	bgt.n	8000b68 <epd_paint_setpixel+0xf8>
 8000a92:	2bb4      	cmp	r3, #180	; 0xb4
 8000a94:	d01f      	beq.n	8000ad6 <epd_paint_setpixel+0x66>
 8000a96:	2bb4      	cmp	r3, #180	; 0xb4
 8000a98:	dc66      	bgt.n	8000b68 <epd_paint_setpixel+0xf8>
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d002      	beq.n	8000aa4 <epd_paint_setpixel+0x34>
 8000a9e:	2b5a      	cmp	r3, #90	; 0x5a
 8000aa0:	d00a      	beq.n	8000ab8 <epd_paint_setpixel+0x48>
  case 270:
    X = Xpoint;
    Y = Ypoint;
    break;
  default:
    return;
 8000aa2:	e061      	b.n	8000b68 <epd_paint_setpixel+0xf8>
    X = EPD_Paint.WidthMemory - Ypoint - 1;
 8000aa4:	4b33      	ldr	r3, [pc, #204]	; (8000b74 <epd_paint_setpixel+0x104>)
 8000aa6:	891a      	ldrh	r2, [r3, #8]
 8000aa8:	88bb      	ldrh	r3, [r7, #4]
 8000aaa:	1ad3      	subs	r3, r2, r3
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	82fb      	strh	r3, [r7, #22]
    Y = Xpoint;
 8000ab2:	88fb      	ldrh	r3, [r7, #6]
 8000ab4:	82bb      	strh	r3, [r7, #20]
    break;
 8000ab6:	e01d      	b.n	8000af4 <epd_paint_setpixel+0x84>
    X = EPD_Paint.WidthMemory - Xpoint - 1;
 8000ab8:	4b2e      	ldr	r3, [pc, #184]	; (8000b74 <epd_paint_setpixel+0x104>)
 8000aba:	891a      	ldrh	r2, [r3, #8]
 8000abc:	88fb      	ldrh	r3, [r7, #6]
 8000abe:	1ad3      	subs	r3, r2, r3
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	3b01      	subs	r3, #1
 8000ac4:	82fb      	strh	r3, [r7, #22]
    Y = EPD_Paint.HeightMemory - Ypoint - 1;
 8000ac6:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <epd_paint_setpixel+0x104>)
 8000ac8:	895a      	ldrh	r2, [r3, #10]
 8000aca:	88bb      	ldrh	r3, [r7, #4]
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	3b01      	subs	r3, #1
 8000ad2:	82bb      	strh	r3, [r7, #20]
    break;
 8000ad4:	e00e      	b.n	8000af4 <epd_paint_setpixel+0x84>
    X = Ypoint;
 8000ad6:	88bb      	ldrh	r3, [r7, #4]
 8000ad8:	82fb      	strh	r3, [r7, #22]
    Y = EPD_Paint.HeightMemory - Xpoint - 1;
 8000ada:	4b26      	ldr	r3, [pc, #152]	; (8000b74 <epd_paint_setpixel+0x104>)
 8000adc:	895a      	ldrh	r2, [r3, #10]
 8000ade:	88fb      	ldrh	r3, [r7, #6]
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	b29b      	uxth	r3, r3
 8000ae4:	3b01      	subs	r3, #1
 8000ae6:	82bb      	strh	r3, [r7, #20]
    break;
 8000ae8:	e004      	b.n	8000af4 <epd_paint_setpixel+0x84>
    X = Xpoint;
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	82fb      	strh	r3, [r7, #22]
    Y = Ypoint;
 8000aee:	88bb      	ldrh	r3, [r7, #4]
 8000af0:	82bb      	strh	r3, [r7, #20]
    break;
 8000af2:	bf00      	nop
  }
  Addr = X / 8 + Y * EPD_Paint.WidthByte;
 8000af4:	8afb      	ldrh	r3, [r7, #22]
 8000af6:	08db      	lsrs	r3, r3, #3
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	4619      	mov	r1, r3
 8000afc:	8abb      	ldrh	r3, [r7, #20]
 8000afe:	4a1d      	ldr	r2, [pc, #116]	; (8000b74 <epd_paint_setpixel+0x104>)
 8000b00:	8a12      	ldrh	r2, [r2, #16]
 8000b02:	fb02 f303 	mul.w	r3, r2, r3
 8000b06:	440b      	add	r3, r1
 8000b08:	613b      	str	r3, [r7, #16]
  Rdata = EPD_Paint.Image[Addr];
 8000b0a:	4b1a      	ldr	r3, [pc, #104]	; (8000b74 <epd_paint_setpixel+0x104>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	693b      	ldr	r3, [r7, #16]
 8000b10:	4413      	add	r3, r2
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	73fb      	strb	r3, [r7, #15]
  if (Color == EPD_COLOR_BLACK) {
 8000b16:	887b      	ldrh	r3, [r7, #2]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d113      	bne.n	8000b44 <epd_paint_setpixel+0xd4>
    EPD_Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 8000b1c:	8afb      	ldrh	r3, [r7, #22]
 8000b1e:	f003 0307 	and.w	r3, r3, #7
 8000b22:	2280      	movs	r2, #128	; 0x80
 8000b24:	fa42 f303 	asr.w	r3, r2, r3
 8000b28:	b25b      	sxtb	r3, r3
 8000b2a:	43db      	mvns	r3, r3
 8000b2c:	b25a      	sxtb	r2, r3
 8000b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b32:	4013      	ands	r3, r2
 8000b34:	b259      	sxtb	r1, r3
 8000b36:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <epd_paint_setpixel+0x104>)
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	b2ca      	uxtb	r2, r1
 8000b40:	701a      	strb	r2, [r3, #0]
 8000b42:	e012      	b.n	8000b6a <epd_paint_setpixel+0xfa>
  }
  else EPD_Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 8000b44:	8afb      	ldrh	r3, [r7, #22]
 8000b46:	f003 0307 	and.w	r3, r3, #7
 8000b4a:	2280      	movs	r2, #128	; 0x80
 8000b4c:	fa42 f303 	asr.w	r3, r2, r3
 8000b50:	b25a      	sxtb	r2, r3
 8000b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b56:	4313      	orrs	r3, r2
 8000b58:	b259      	sxtb	r1, r3
 8000b5a:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <epd_paint_setpixel+0x104>)
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	693b      	ldr	r3, [r7, #16]
 8000b60:	4413      	add	r3, r2
 8000b62:	b2ca      	uxtb	r2, r1
 8000b64:	701a      	strb	r2, [r3, #0]
 8000b66:	e000      	b.n	8000b6a <epd_paint_setpixel+0xfa>
    return;
 8000b68:	bf00      	nop
}
 8000b6a:	371c      	adds	r7, #28
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	2000002c 	.word	0x2000002c

08000b78 <epd_paint_clear>:

void epd_paint_clear(uint16_t color) {
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	80fb      	strh	r3, [r7, #6]
  uint16_t X, Y;
  uint32_t Addr;

  for (Y = 0; Y < EPD_Paint.HeightByte; Y++) {
 8000b82:	2300      	movs	r3, #0
 8000b84:	81bb      	strh	r3, [r7, #12]
 8000b86:	e01c      	b.n	8000bc2 <epd_paint_clear+0x4a>
    for (X = 0; X < EPD_Paint.WidthByte; X++) { // 8 pixel =  1 byte
 8000b88:	2300      	movs	r3, #0
 8000b8a:	81fb      	strh	r3, [r7, #14]
 8000b8c:	e011      	b.n	8000bb2 <epd_paint_clear+0x3a>
      Addr = X + Y * EPD_Paint.WidthByte;
 8000b8e:	89fa      	ldrh	r2, [r7, #14]
 8000b90:	89bb      	ldrh	r3, [r7, #12]
 8000b92:	4911      	ldr	r1, [pc, #68]	; (8000bd8 <epd_paint_clear+0x60>)
 8000b94:	8a09      	ldrh	r1, [r1, #16]
 8000b96:	fb01 f303 	mul.w	r3, r1, r3
 8000b9a:	4413      	add	r3, r2
 8000b9c:	60bb      	str	r3, [r7, #8]
      EPD_Paint.Image[Addr] = color;
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	; (8000bd8 <epd_paint_clear+0x60>)
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	88fa      	ldrh	r2, [r7, #6]
 8000ba8:	b2d2      	uxtb	r2, r2
 8000baa:	701a      	strb	r2, [r3, #0]
    for (X = 0; X < EPD_Paint.WidthByte; X++) { // 8 pixel =  1 byte
 8000bac:	89fb      	ldrh	r3, [r7, #14]
 8000bae:	3301      	adds	r3, #1
 8000bb0:	81fb      	strh	r3, [r7, #14]
 8000bb2:	4b09      	ldr	r3, [pc, #36]	; (8000bd8 <epd_paint_clear+0x60>)
 8000bb4:	8a1b      	ldrh	r3, [r3, #16]
 8000bb6:	89fa      	ldrh	r2, [r7, #14]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d3e8      	bcc.n	8000b8e <epd_paint_clear+0x16>
  for (Y = 0; Y < EPD_Paint.HeightByte; Y++) {
 8000bbc:	89bb      	ldrh	r3, [r7, #12]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	81bb      	strh	r3, [r7, #12]
 8000bc2:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <epd_paint_clear+0x60>)
 8000bc4:	8a5b      	ldrh	r3, [r3, #18]
 8000bc6:	89ba      	ldrh	r2, [r7, #12]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d3dd      	bcc.n	8000b88 <epd_paint_clear+0x10>
    }
  }
}
 8000bcc:	bf00      	nop
 8000bce:	bf00      	nop
 8000bd0:	3714      	adds	r7, #20
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bc80      	pop	{r7}
 8000bd6:	4770      	bx	lr
 8000bd8:	2000002c 	.word	0x2000002c

08000bdc <epd_paint_selectimage>:

void epd_paint_selectimage(uint8_t *image) {
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  EPD_Paint.Image = image;
 8000be4:	4a03      	ldr	r2, [pc, #12]	; (8000bf4 <epd_paint_selectimage+0x18>)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6013      	str	r3, [r2, #0]
}
 8000bea:	bf00      	nop
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bc80      	pop	{r7}
 8000bf2:	4770      	bx	lr
 8000bf4:	2000002c 	.word	0x2000002c

08000bf8 <epd_paint_drawPoint>:

void epd_paint_drawPoint(uint16_t Xpoint, uint16_t Ypoint, uint16_t Color) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	80fb      	strh	r3, [r7, #6]
 8000c02:	460b      	mov	r3, r1
 8000c04:	80bb      	strh	r3, [r7, #4]
 8000c06:	4613      	mov	r3, r2
 8000c08:	807b      	strh	r3, [r7, #2]
  epd_paint_setpixel(Xpoint - 1, Ypoint - 1, Color);
 8000c0a:	88fb      	ldrh	r3, [r7, #6]
 8000c0c:	3b01      	subs	r3, #1
 8000c0e:	b298      	uxth	r0, r3
 8000c10:	88bb      	ldrh	r3, [r7, #4]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	887a      	ldrh	r2, [r7, #2]
 8000c18:	4619      	mov	r1, r3
 8000c1a:	f7ff ff29 	bl	8000a70 <epd_paint_setpixel>
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
	...

08000c28 <epd_paint_showChar>:
      XCurrent++;
    }
  }
}

void epd_paint_showChar(uint16_t x, uint16_t y, uint16_t chr, uint16_t size, uint16_t color) {
 8000c28:	b590      	push	{r4, r7, lr}
 8000c2a:	b087      	sub	sp, #28
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	4604      	mov	r4, r0
 8000c30:	4608      	mov	r0, r1
 8000c32:	4611      	mov	r1, r2
 8000c34:	461a      	mov	r2, r3
 8000c36:	4623      	mov	r3, r4
 8000c38:	80fb      	strh	r3, [r7, #6]
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	80bb      	strh	r3, [r7, #4]
 8000c3e:	460b      	mov	r3, r1
 8000c40:	807b      	strh	r3, [r7, #2]
 8000c42:	4613      	mov	r3, r2
 8000c44:	803b      	strh	r3, [r7, #0]
  uint16_t i, m, temp, size2, chr1;
  uint16_t x0, y0;
  x += 1, y += 1, x0 = x, y0 = y;
 8000c46:	88fb      	ldrh	r3, [r7, #6]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	80fb      	strh	r3, [r7, #6]
 8000c4c:	88bb      	ldrh	r3, [r7, #4]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	80bb      	strh	r3, [r7, #4]
 8000c52:	88fb      	ldrh	r3, [r7, #6]
 8000c54:	81bb      	strh	r3, [r7, #12]
 8000c56:	88bb      	ldrh	r3, [r7, #4]
 8000c58:	81fb      	strh	r3, [r7, #14]
  if (x - size > EPD_H) return;
 8000c5a:	88fa      	ldrh	r2, [r7, #6]
 8000c5c:	883b      	ldrh	r3, [r7, #0]
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	f5b3 7f94 	cmp.w	r3, #296	; 0x128
 8000c64:	f300 809d 	bgt.w	8000da2 <epd_paint_showChar+0x17a>
  if (size == 8) size2 = 6;
 8000c68:	883b      	ldrh	r3, [r7, #0]
 8000c6a:	2b08      	cmp	r3, #8
 8000c6c:	d102      	bne.n	8000c74 <epd_paint_showChar+0x4c>
 8000c6e:	2306      	movs	r3, #6
 8000c70:	823b      	strh	r3, [r7, #16]
 8000c72:	e014      	b.n	8000c9e <epd_paint_showChar+0x76>
  else size2 = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2);
 8000c74:	883b      	ldrh	r3, [r7, #0]
 8000c76:	08db      	lsrs	r3, r3, #3
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	883b      	ldrh	r3, [r7, #0]
 8000c7e:	f003 0307 	and.w	r3, r3, #7
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	bf14      	ite	ne
 8000c88:	2301      	movne	r3, #1
 8000c8a:	2300      	moveq	r3, #0
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	4413      	add	r3, r2
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	883a      	ldrh	r2, [r7, #0]
 8000c94:	0852      	lsrs	r2, r2, #1
 8000c96:	b292      	uxth	r2, r2
 8000c98:	fb02 f303 	mul.w	r3, r2, r3
 8000c9c:	823b      	strh	r3, [r7, #16]
  chr1 = chr - ' ';
 8000c9e:	887b      	ldrh	r3, [r7, #2]
 8000ca0:	3b20      	subs	r3, #32
 8000ca2:	817b      	strh	r3, [r7, #10]
  for (i = 0; i < size2; i++) {
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	82fb      	strh	r3, [r7, #22]
 8000ca8:	e076      	b.n	8000d98 <epd_paint_showChar+0x170>
    if (size == 8) {
 8000caa:	883b      	ldrh	r3, [r7, #0]
 8000cac:	2b08      	cmp	r3, #8
 8000cae:	d10b      	bne.n	8000cc8 <epd_paint_showChar+0xa0>
      temp = asc2_0806[chr1][i];
 8000cb0:	897a      	ldrh	r2, [r7, #10]
 8000cb2:	8af9      	ldrh	r1, [r7, #22]
 8000cb4:	483e      	ldr	r0, [pc, #248]	; (8000db0 <epd_paint_showChar+0x188>)
 8000cb6:	4613      	mov	r3, r2
 8000cb8:	005b      	lsls	r3, r3, #1
 8000cba:	4413      	add	r3, r2
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	4403      	add	r3, r0
 8000cc0:	440b      	add	r3, r1
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	827b      	strh	r3, [r7, #18]
 8000cc6:	e028      	b.n	8000d1a <epd_paint_showChar+0xf2>
    } // 0806
    else if (size == 12) {
 8000cc8:	883b      	ldrh	r3, [r7, #0]
 8000cca:	2b0c      	cmp	r3, #12
 8000ccc:	d10b      	bne.n	8000ce6 <epd_paint_showChar+0xbe>
      temp = asc2_1206[chr1][i];
 8000cce:	897a      	ldrh	r2, [r7, #10]
 8000cd0:	8af9      	ldrh	r1, [r7, #22]
 8000cd2:	4838      	ldr	r0, [pc, #224]	; (8000db4 <epd_paint_showChar+0x18c>)
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	005b      	lsls	r3, r3, #1
 8000cd8:	4413      	add	r3, r2
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	4403      	add	r3, r0
 8000cde:	440b      	add	r3, r1
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	827b      	strh	r3, [r7, #18]
 8000ce4:	e019      	b.n	8000d1a <epd_paint_showChar+0xf2>
    } // 1206
    else if (size == 16) {
 8000ce6:	883b      	ldrh	r3, [r7, #0]
 8000ce8:	2b10      	cmp	r3, #16
 8000cea:	d108      	bne.n	8000cfe <epd_paint_showChar+0xd6>
      temp = asc2_1608[chr1][i];
 8000cec:	897a      	ldrh	r2, [r7, #10]
 8000cee:	8afb      	ldrh	r3, [r7, #22]
 8000cf0:	4931      	ldr	r1, [pc, #196]	; (8000db8 <epd_paint_showChar+0x190>)
 8000cf2:	0112      	lsls	r2, r2, #4
 8000cf4:	440a      	add	r2, r1
 8000cf6:	4413      	add	r3, r2
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	827b      	strh	r3, [r7, #18]
 8000cfc:	e00d      	b.n	8000d1a <epd_paint_showChar+0xf2>
    } // 1608
    else if (size == 24) {
 8000cfe:	883b      	ldrh	r3, [r7, #0]
 8000d00:	2b18      	cmp	r3, #24
 8000d02:	d150      	bne.n	8000da6 <epd_paint_showChar+0x17e>
      temp = asc2_2412[chr1][i];
 8000d04:	897a      	ldrh	r2, [r7, #10]
 8000d06:	8af9      	ldrh	r1, [r7, #22]
 8000d08:	482c      	ldr	r0, [pc, #176]	; (8000dbc <epd_paint_showChar+0x194>)
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	4413      	add	r3, r2
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	4403      	add	r3, r0
 8000d14:	440b      	add	r3, r1
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	827b      	strh	r3, [r7, #18]
    } // 2412
    else return;
    for (m = 0; m < 8; m++) {
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	82bb      	strh	r3, [r7, #20]
 8000d1e:	e020      	b.n	8000d62 <epd_paint_showChar+0x13a>
      if (temp & 0x01) epd_paint_drawPoint(x, y, color);
 8000d20:	8a7b      	ldrh	r3, [r7, #18]
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d006      	beq.n	8000d38 <epd_paint_showChar+0x110>
 8000d2a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000d2c:	88b9      	ldrh	r1, [r7, #4]
 8000d2e:	88fb      	ldrh	r3, [r7, #6]
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff ff61 	bl	8000bf8 <epd_paint_drawPoint>
 8000d36:	e00b      	b.n	8000d50 <epd_paint_showChar+0x128>
      else epd_paint_drawPoint(x, y, !color);
 8000d38:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	bf0c      	ite	eq
 8000d3e:	2301      	moveq	r3, #1
 8000d40:	2300      	movne	r3, #0
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	b29a      	uxth	r2, r3
 8000d46:	88b9      	ldrh	r1, [r7, #4]
 8000d48:	88fb      	ldrh	r3, [r7, #6]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff ff54 	bl	8000bf8 <epd_paint_drawPoint>
      temp >>= 1;
 8000d50:	8a7b      	ldrh	r3, [r7, #18]
 8000d52:	085b      	lsrs	r3, r3, #1
 8000d54:	827b      	strh	r3, [r7, #18]
      y++;
 8000d56:	88bb      	ldrh	r3, [r7, #4]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	80bb      	strh	r3, [r7, #4]
    for (m = 0; m < 8; m++) {
 8000d5c:	8abb      	ldrh	r3, [r7, #20]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	82bb      	strh	r3, [r7, #20]
 8000d62:	8abb      	ldrh	r3, [r7, #20]
 8000d64:	2b07      	cmp	r3, #7
 8000d66:	d9db      	bls.n	8000d20 <epd_paint_showChar+0xf8>
    }
    x++;
 8000d68:	88fb      	ldrh	r3, [r7, #6]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	80fb      	strh	r3, [r7, #6]
    if ((size != 8) && ((x - x0) == size / 2)) {
 8000d6e:	883b      	ldrh	r3, [r7, #0]
 8000d70:	2b08      	cmp	r3, #8
 8000d72:	d00c      	beq.n	8000d8e <epd_paint_showChar+0x166>
 8000d74:	88fa      	ldrh	r2, [r7, #6]
 8000d76:	89bb      	ldrh	r3, [r7, #12]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	883a      	ldrh	r2, [r7, #0]
 8000d7c:	0852      	lsrs	r2, r2, #1
 8000d7e:	b292      	uxth	r2, r2
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d104      	bne.n	8000d8e <epd_paint_showChar+0x166>
      x = x0;
 8000d84:	89bb      	ldrh	r3, [r7, #12]
 8000d86:	80fb      	strh	r3, [r7, #6]
      y0 = y0 + 8;
 8000d88:	89fb      	ldrh	r3, [r7, #14]
 8000d8a:	3308      	adds	r3, #8
 8000d8c:	81fb      	strh	r3, [r7, #14]
    }
    y = y0;
 8000d8e:	89fb      	ldrh	r3, [r7, #14]
 8000d90:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < size2; i++) {
 8000d92:	8afb      	ldrh	r3, [r7, #22]
 8000d94:	3301      	adds	r3, #1
 8000d96:	82fb      	strh	r3, [r7, #22]
 8000d98:	8afa      	ldrh	r2, [r7, #22]
 8000d9a:	8a3b      	ldrh	r3, [r7, #16]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d384      	bcc.n	8000caa <epd_paint_showChar+0x82>
 8000da0:	e002      	b.n	8000da8 <epd_paint_showChar+0x180>
  if (x - size > EPD_H) return;
 8000da2:	bf00      	nop
 8000da4:	e000      	b.n	8000da8 <epd_paint_showChar+0x180>
    else return;
 8000da6:	bf00      	nop
  }
}
 8000da8:	371c      	adds	r7, #28
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd90      	pop	{r4, r7, pc}
 8000dae:	bf00      	nop
 8000db0:	08003ae8 	.word	0x08003ae8
 8000db4:	08003d10 	.word	0x08003d10
 8000db8:	08004184 	.word	0x08004184
 8000dbc:	08004774 	.word	0x08004774

08000dc0 <epd_paint_showString>:

void epd_paint_showString(uint16_t x, uint16_t y, uint8_t *chr, uint16_t size, uint16_t color) {
 8000dc0:	b590      	push	{r4, r7, lr}
 8000dc2:	b087      	sub	sp, #28
 8000dc4:	af02      	add	r7, sp, #8
 8000dc6:	60ba      	str	r2, [r7, #8]
 8000dc8:	461a      	mov	r2, r3
 8000dca:	4603      	mov	r3, r0
 8000dcc:	81fb      	strh	r3, [r7, #14]
 8000dce:	460b      	mov	r3, r1
 8000dd0:	81bb      	strh	r3, [r7, #12]
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	80fb      	strh	r3, [r7, #6]
  while (*chr != '\0') {
 8000dd6:	e01a      	b.n	8000e0e <epd_paint_showString+0x4e>
    epd_paint_showChar(x, y, *chr, size, color);
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	b29a      	uxth	r2, r3
 8000dde:	88fc      	ldrh	r4, [r7, #6]
 8000de0:	89b9      	ldrh	r1, [r7, #12]
 8000de2:	89f8      	ldrh	r0, [r7, #14]
 8000de4:	8c3b      	ldrh	r3, [r7, #32]
 8000de6:	9300      	str	r3, [sp, #0]
 8000de8:	4623      	mov	r3, r4
 8000dea:	f7ff ff1d 	bl	8000c28 <epd_paint_showChar>
    chr++;
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	3301      	adds	r3, #1
 8000df2:	60bb      	str	r3, [r7, #8]
    if (size == 8) {
 8000df4:	88fb      	ldrh	r3, [r7, #6]
 8000df6:	2b08      	cmp	r3, #8
 8000df8:	d103      	bne.n	8000e02 <epd_paint_showString+0x42>
      x += 6;
 8000dfa:	89fb      	ldrh	r3, [r7, #14]
 8000dfc:	3306      	adds	r3, #6
 8000dfe:	81fb      	strh	r3, [r7, #14]
 8000e00:	e005      	b.n	8000e0e <epd_paint_showString+0x4e>
    }
    else {
      x += size / 2;
 8000e02:	88fb      	ldrh	r3, [r7, #6]
 8000e04:	085b      	lsrs	r3, r3, #1
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	89fb      	ldrh	r3, [r7, #14]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	81fb      	strh	r3, [r7, #14]
  while (*chr != '\0') {
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d1e0      	bne.n	8000dd8 <epd_paint_showString+0x18>
    }
  }
}
 8000e16:	bf00      	nop
 8000e18:	bf00      	nop
 8000e1a:	3714      	adds	r7, #20
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd90      	pop	{r4, r7, pc}

08000e20 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */
	/* Define display pins and interface */
	epd_pins.busy_port = DISP_BUSY_GPIO_Port;
 8000e26:	4b2f      	ldr	r3, [pc, #188]	; (8000ee4 <main+0xc4>)
 8000e28:	4a2f      	ldr	r2, [pc, #188]	; (8000ee8 <main+0xc8>)
 8000e2a:	609a      	str	r2, [r3, #8]
	epd_pins.busy_pin = DISP_BUSY_Pin;
 8000e2c:	4b2d      	ldr	r3, [pc, #180]	; (8000ee4 <main+0xc4>)
 8000e2e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000e32:	819a      	strh	r2, [r3, #12]
	epd_pins.cs_port = DISP_CS_GPIO_Port;
 8000e34:	4b2b      	ldr	r3, [pc, #172]	; (8000ee4 <main+0xc4>)
 8000e36:	4a2d      	ldr	r2, [pc, #180]	; (8000eec <main+0xcc>)
 8000e38:	619a      	str	r2, [r3, #24]
	epd_pins.cs_pin = DISP_CS_Pin;
 8000e3a:	4b2a      	ldr	r3, [pc, #168]	; (8000ee4 <main+0xc4>)
 8000e3c:	2210      	movs	r2, #16
 8000e3e:	839a      	strh	r2, [r3, #28]
	epd_pins.dc_port = DISP_DC_GPIO_Port;
 8000e40:	4b28      	ldr	r3, [pc, #160]	; (8000ee4 <main+0xc4>)
 8000e42:	4a2a      	ldr	r2, [pc, #168]	; (8000eec <main+0xcc>)
 8000e44:	611a      	str	r2, [r3, #16]
	epd_pins.dc_pin = DISP_DC_Pin;
 8000e46:	4b27      	ldr	r3, [pc, #156]	; (8000ee4 <main+0xc4>)
 8000e48:	2208      	movs	r2, #8
 8000e4a:	829a      	strh	r2, [r3, #20]
	epd_pins.res_port = DISP_RESET_GPIO_Port;
 8000e4c:	4b25      	ldr	r3, [pc, #148]	; (8000ee4 <main+0xc4>)
 8000e4e:	4a27      	ldr	r2, [pc, #156]	; (8000eec <main+0xcc>)
 8000e50:	601a      	str	r2, [r3, #0]
	epd_pins.res_pin = DISP_RESET_Pin;
 8000e52:	4b24      	ldr	r3, [pc, #144]	; (8000ee4 <main+0xc4>)
 8000e54:	2204      	movs	r2, #4
 8000e56:	809a      	strh	r2, [r3, #4]
	epd_pins.hspi = &hspi1;
 8000e58:	4b22      	ldr	r3, [pc, #136]	; (8000ee4 <main+0xc4>)
 8000e5a:	4a25      	ldr	r2, [pc, #148]	; (8000ef0 <main+0xd0>)
 8000e5c:	621a      	str	r2, [r3, #32]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000e5e:	f000 fc2c 	bl	80016ba <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000e62:	f000 f84f 	bl	8000f04 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000e66:	f000 f9b3 	bl	80011d0 <MX_GPIO_Init>
	MX_I2C1_Init();
 8000e6a:	f000 f8ef 	bl	800104c <MX_I2C1_Init>
	MX_SPI1_Init();
 8000e6e:	f000 f91b 	bl	80010a8 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8000e72:	f000 f983 	bl	800117c <MX_USART1_UART_Init>
	MX_SPI2_Init();
 8000e76:	f000 f94d 	bl	8001114 <MX_SPI2_Init>
	MX_ADC_Init();
 8000e7a:	f000 f88f 	bl	8000f9c <MX_ADC_Init>

	/* USER CODE BEGIN 2 */
	epd_io_init();
 8000e7e:	f7ff fb77 	bl	8000570 <epd_io_init>
	epd_init();
 8000e82:	f7ff fc93 	bl	80007ac <epd_init>
	epd_paint_newimage(image_bw, EPD_W, EPD_H, EPD_ROTATE_180, EPD_COLOR_WHITE);
 8000e86:	23ff      	movs	r3, #255	; 0xff
 8000e88:	9300      	str	r3, [sp, #0]
 8000e8a:	23b4      	movs	r3, #180	; 0xb4
 8000e8c:	f44f 7294 	mov.w	r2, #296	; 0x128
 8000e90:	2180      	movs	r1, #128	; 0x80
 8000e92:	4818      	ldr	r0, [pc, #96]	; (8000ef4 <main+0xd4>)
 8000e94:	f7ff fd9e 	bl	80009d4 <epd_paint_newimage>
	epd_paint_selectimage(image_bw);
 8000e98:	4816      	ldr	r0, [pc, #88]	; (8000ef4 <main+0xd4>)
 8000e9a:	f7ff fe9f 	bl	8000bdc <epd_paint_selectimage>
	epd_paint_clear(EPD_COLOR_WHITE);
 8000e9e:	20ff      	movs	r0, #255	; 0xff
 8000ea0:	f7ff fe6a 	bl	8000b78 <epd_paint_clear>
	epd_paint_showString(10, 0, (uint8_t*) &"Hello world!", EPD_FONT_SIZE24x12,
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	9300      	str	r3, [sp, #0]
 8000ea8:	2318      	movs	r3, #24
 8000eaa:	4a13      	ldr	r2, [pc, #76]	; (8000ef8 <main+0xd8>)
 8000eac:	2100      	movs	r1, #0
 8000eae:	200a      	movs	r0, #10
 8000eb0:	f7ff ff86 	bl	8000dc0 <epd_paint_showString>
			EPD_COLOR_BLACK);
	epd_paint_showString(10, 29, (uint8_t*) &"This is e-ink",
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	9300      	str	r3, [sp, #0]
 8000eb8:	2310      	movs	r3, #16
 8000eba:	4a10      	ldr	r2, [pc, #64]	; (8000efc <main+0xdc>)
 8000ebc:	211d      	movs	r1, #29
 8000ebe:	200a      	movs	r0, #10
 8000ec0:	f7ff ff7e 	bl	8000dc0 <epd_paint_showString>
			EPD_FONT_SIZE16x8,
			EPD_COLOR_BLACK);
	epd_paint_showString(10, 50, (uint8_t*) &"test 0.1.2.3.4.5..",
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	9300      	str	r3, [sp, #0]
 8000ec8:	2310      	movs	r3, #16
 8000eca:	4a0d      	ldr	r2, [pc, #52]	; (8000f00 <main+0xe0>)
 8000ecc:	2132      	movs	r1, #50	; 0x32
 8000ece:	200a      	movs	r0, #10
 8000ed0:	f7ff ff76 	bl	8000dc0 <epd_paint_showString>
			EPD_FONT_SIZE16x8,
			EPD_COLOR_BLACK);
	epd_displayBW(image_bw);
 8000ed4:	4807      	ldr	r0, [pc, #28]	; (8000ef4 <main+0xd4>)
 8000ed6:	f7ff fd50 	bl	800097a <epd_displayBW>
	epd_enter_deepsleepmode(EPD_DEEPSLEEP_MODE1);
 8000eda:	2001      	movs	r0, #1
 8000edc:	f7ff fcda 	bl	8000894 <epd_enter_deepsleepmode>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
 8000ee0:	e7fe      	b.n	8000ee0 <main+0xc0>
 8000ee2:	bf00      	nop
 8000ee4:	20000040 	.word	0x20000040
 8000ee8:	40020800 	.word	0x40020800
 8000eec:	40020000 	.word	0x40020000
 8000ef0:	2000010c 	.word	0x2000010c
 8000ef4:	20000200 	.word	0x20000200
 8000ef8:	08003ab4 	.word	0x08003ab4
 8000efc:	08003ac4 	.word	0x08003ac4
 8000f00:	08003ad4 	.word	0x08003ad4

08000f04 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b092      	sub	sp, #72	; 0x48
 8000f08:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	2234      	movs	r2, #52	; 0x34
 8000f10:	2100      	movs	r1, #0
 8000f12:	4618      	mov	r0, r3
 8000f14:	f002 fdba 	bl	8003a8c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000f18:	463b      	mov	r3, r7
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	605a      	str	r2, [r3, #4]
 8000f20:	609a      	str	r2, [r3, #8]
 8000f22:	60da      	str	r2, [r3, #12]
 8000f24:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f26:	4b1c      	ldr	r3, [pc, #112]	; (8000f98 <SystemClock_Config+0x94>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000f2e:	4a1a      	ldr	r2, [pc, #104]	; (8000f98 <SystemClock_Config+0x94>)
 8000f30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f34:	6013      	str	r3, [r2, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f36:	2302      	movs	r3, #2
 8000f38:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f3e:	2310      	movs	r3, #16
 8000f40:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f42:	2302      	movs	r3, #2
 8000f44:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f46:	2300      	movs	r3, #0
 8000f48:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8000f4e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f52:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f001 fbfd 	bl	8002758 <HAL_RCC_OscConfig>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <SystemClock_Config+0x64>
		Error_Handler();
 8000f64:	f000 f9d2 	bl	800130c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000f68:	230f      	movs	r3, #15
 8000f6a:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f70:	2300      	movs	r3, #0
 8000f72:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f74:	2300      	movs	r3, #0
 8000f76:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	2101      	movs	r1, #1
 8000f80:	4618      	mov	r0, r3
 8000f82:	f001 ff19 	bl	8002db8 <HAL_RCC_ClockConfig>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <SystemClock_Config+0x8c>
		Error_Handler();
 8000f8c:	f000 f9be 	bl	800130c <Error_Handler>
	}
}
 8000f90:	bf00      	nop
 8000f92:	3748      	adds	r7, #72	; 0x48
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40007000 	.word	0x40007000

08000f9c <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 8000fac:	4b25      	ldr	r3, [pc, #148]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fae:	4a26      	ldr	r2, [pc, #152]	; (8001048 <MX_ADC_Init+0xac>)
 8000fb0:	601a      	str	r2, [r3, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fb2:	4b24      	ldr	r3, [pc, #144]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000fb8:	4b22      	ldr	r3, [pc, #136]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fbe:	4b21      	ldr	r3, [pc, #132]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	60da      	str	r2, [r3, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fc4:	4b1f      	ldr	r3, [pc, #124]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	611a      	str	r2, [r3, #16]
	hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000fca:	4b1e      	ldr	r3, [pc, #120]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	615a      	str	r2, [r3, #20]
	hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000fd0:	4b1c      	ldr	r3, [pc, #112]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000fd6:	4b1b      	ldr	r3, [pc, #108]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	61da      	str	r2, [r3, #28]
	hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000fdc:	4b19      	ldr	r3, [pc, #100]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	621a      	str	r2, [r3, #32]
	hadc.Init.ContinuousConvMode = DISABLE;
 8000fe2:	4b18      	ldr	r3, [pc, #96]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	hadc.Init.NbrOfConversion = 1;
 8000fea:	4b16      	ldr	r3, [pc, #88]	; (8001044 <MX_ADC_Init+0xa8>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	629a      	str	r2, [r3, #40]	; 0x28
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8000ff0:	4b14      	ldr	r3, [pc, #80]	; (8001044 <MX_ADC_Init+0xa8>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ff8:	4b12      	ldr	r3, [pc, #72]	; (8001044 <MX_ADC_Init+0xa8>)
 8000ffa:	2210      	movs	r2, #16
 8000ffc:	635a      	str	r2, [r3, #52]	; 0x34
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ffe:	4b11      	ldr	r3, [pc, #68]	; (8001044 <MX_ADC_Init+0xa8>)
 8001000:	2200      	movs	r2, #0
 8001002:	639a      	str	r2, [r3, #56]	; 0x38
	hadc.Init.DMAContinuousRequests = DISABLE;
 8001004:	4b0f      	ldr	r3, [pc, #60]	; (8001044 <MX_ADC_Init+0xa8>)
 8001006:	2200      	movs	r2, #0
 8001008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 800100c:	480d      	ldr	r0, [pc, #52]	; (8001044 <MX_ADC_Init+0xa8>)
 800100e:	f000 fbe5 	bl	80017dc <HAL_ADC_Init>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_ADC_Init+0x80>
		Error_Handler();
 8001018:	f000 f978 	bl	800130c <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 800101c:	2301      	movs	r3, #1
 800101e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001020:	2301      	movs	r3, #1
 8001022:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8001024:	2300      	movs	r3, #0
 8001026:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	4619      	mov	r1, r3
 800102c:	4805      	ldr	r0, [pc, #20]	; (8001044 <MX_ADC_Init+0xa8>)
 800102e:	f000 fe37 	bl	8001ca0 <HAL_ADC_ConfigChannel>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_ADC_Init+0xa0>
		Error_Handler();
 8001038:	f000 f968 	bl	800130c <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 800103c:	bf00      	nop
 800103e:	3710      	adds	r7, #16
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000064 	.word	0x20000064
 8001048:	40012400 	.word	0x40012400

0800104c <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001050:	4b12      	ldr	r3, [pc, #72]	; (800109c <MX_I2C1_Init+0x50>)
 8001052:	4a13      	ldr	r2, [pc, #76]	; (80010a0 <MX_I2C1_Init+0x54>)
 8001054:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001056:	4b11      	ldr	r3, [pc, #68]	; (800109c <MX_I2C1_Init+0x50>)
 8001058:	4a12      	ldr	r2, [pc, #72]	; (80010a4 <MX_I2C1_Init+0x58>)
 800105a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <MX_I2C1_Init+0x50>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001062:	4b0e      	ldr	r3, [pc, #56]	; (800109c <MX_I2C1_Init+0x50>)
 8001064:	2200      	movs	r2, #0
 8001066:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001068:	4b0c      	ldr	r3, [pc, #48]	; (800109c <MX_I2C1_Init+0x50>)
 800106a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800106e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001070:	4b0a      	ldr	r3, [pc, #40]	; (800109c <MX_I2C1_Init+0x50>)
 8001072:	2200      	movs	r2, #0
 8001074:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001076:	4b09      	ldr	r3, [pc, #36]	; (800109c <MX_I2C1_Init+0x50>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800107c:	4b07      	ldr	r3, [pc, #28]	; (800109c <MX_I2C1_Init+0x50>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <MX_I2C1_Init+0x50>)
 8001084:	2200      	movs	r2, #0
 8001086:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001088:	4804      	ldr	r0, [pc, #16]	; (800109c <MX_I2C1_Init+0x50>)
 800108a:	f001 fa21 	bl	80024d0 <HAL_I2C_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001094:	f000 f93a 	bl	800130c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	200000b8 	.word	0x200000b8
 80010a0:	40005400 	.word	0x40005400
 80010a4:	000186a0 	.word	0x000186a0

080010a8 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80010ac:	4b17      	ldr	r3, [pc, #92]	; (800110c <MX_SPI1_Init+0x64>)
 80010ae:	4a18      	ldr	r2, [pc, #96]	; (8001110 <MX_SPI1_Init+0x68>)
 80010b0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80010b2:	4b16      	ldr	r3, [pc, #88]	; (800110c <MX_SPI1_Init+0x64>)
 80010b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010b8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010ba:	4b14      	ldr	r3, [pc, #80]	; (800110c <MX_SPI1_Init+0x64>)
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010c0:	4b12      	ldr	r3, [pc, #72]	; (800110c <MX_SPI1_Init+0x64>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010c6:	4b11      	ldr	r3, [pc, #68]	; (800110c <MX_SPI1_Init+0x64>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010cc:	4b0f      	ldr	r3, [pc, #60]	; (800110c <MX_SPI1_Init+0x64>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80010d2:	4b0e      	ldr	r3, [pc, #56]	; (800110c <MX_SPI1_Init+0x64>)
 80010d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010d8:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80010da:	4b0c      	ldr	r3, [pc, #48]	; (800110c <MX_SPI1_Init+0x64>)
 80010dc:	2208      	movs	r2, #8
 80010de:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010e0:	4b0a      	ldr	r3, [pc, #40]	; (800110c <MX_SPI1_Init+0x64>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010e6:	4b09      	ldr	r3, [pc, #36]	; (800110c <MX_SPI1_Init+0x64>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010ec:	4b07      	ldr	r3, [pc, #28]	; (800110c <MX_SPI1_Init+0x64>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80010f2:	4b06      	ldr	r3, [pc, #24]	; (800110c <MX_SPI1_Init+0x64>)
 80010f4:	220a      	movs	r2, #10
 80010f6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80010f8:	4804      	ldr	r0, [pc, #16]	; (800110c <MX_SPI1_Init+0x64>)
 80010fa:	f002 f8e1 	bl	80032c0 <HAL_SPI_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_SPI1_Init+0x60>
		Error_Handler();
 8001104:	f000 f902 	bl	800130c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}
 800110c:	2000010c 	.word	0x2000010c
 8001110:	40013000 	.word	0x40013000

08001114 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001118:	4b16      	ldr	r3, [pc, #88]	; (8001174 <MX_SPI2_Init+0x60>)
 800111a:	4a17      	ldr	r2, [pc, #92]	; (8001178 <MX_SPI2_Init+0x64>)
 800111c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_SLAVE;
 800111e:	4b15      	ldr	r3, [pc, #84]	; (8001174 <MX_SPI2_Init+0x60>)
 8001120:	2200      	movs	r2, #0
 8001122:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8001124:	4b13      	ldr	r3, [pc, #76]	; (8001174 <MX_SPI2_Init+0x60>)
 8001126:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800112a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800112c:	4b11      	ldr	r3, [pc, #68]	; (8001174 <MX_SPI2_Init+0x60>)
 800112e:	2200      	movs	r2, #0
 8001130:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001132:	4b10      	ldr	r3, [pc, #64]	; (8001174 <MX_SPI2_Init+0x60>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001138:	4b0e      	ldr	r3, [pc, #56]	; (8001174 <MX_SPI2_Init+0x60>)
 800113a:	2200      	movs	r2, #0
 800113c:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800113e:	4b0d      	ldr	r3, [pc, #52]	; (8001174 <MX_SPI2_Init+0x60>)
 8001140:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001144:	619a      	str	r2, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001146:	4b0b      	ldr	r3, [pc, #44]	; (8001174 <MX_SPI2_Init+0x60>)
 8001148:	2200      	movs	r2, #0
 800114a:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800114c:	4b09      	ldr	r3, [pc, #36]	; (8001174 <MX_SPI2_Init+0x60>)
 800114e:	2200      	movs	r2, #0
 8001150:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001152:	4b08      	ldr	r3, [pc, #32]	; (8001174 <MX_SPI2_Init+0x60>)
 8001154:	2200      	movs	r2, #0
 8001156:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8001158:	4b06      	ldr	r3, [pc, #24]	; (8001174 <MX_SPI2_Init+0x60>)
 800115a:	220a      	movs	r2, #10
 800115c:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 800115e:	4805      	ldr	r0, [pc, #20]	; (8001174 <MX_SPI2_Init+0x60>)
 8001160:	f002 f8ae 	bl	80032c0 <HAL_SPI_Init>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_SPI2_Init+0x5a>
		Error_Handler();
 800116a:	f000 f8cf 	bl	800130c <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	20000164 	.word	0x20000164
 8001178:	40003800 	.word	0x40003800

0800117c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001180:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <MX_USART1_UART_Init+0x4c>)
 8001182:	4a12      	ldr	r2, [pc, #72]	; (80011cc <MX_USART1_UART_Init+0x50>)
 8001184:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001186:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <MX_USART1_UART_Init+0x4c>)
 8001188:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800118c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <MX_USART1_UART_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001194:	4b0c      	ldr	r3, [pc, #48]	; (80011c8 <MX_USART1_UART_Init+0x4c>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800119a:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <MX_USART1_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80011a0:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <MX_USART1_UART_Init+0x4c>)
 80011a2:	220c      	movs	r2, #12
 80011a4:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011a6:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <MX_USART1_UART_Init+0x4c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <MX_USART1_UART_Init+0x4c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80011b2:	4805      	ldr	r0, [pc, #20]	; (80011c8 <MX_USART1_UART_Init+0x4c>)
 80011b4:	f002 fb14 	bl	80037e0 <HAL_UART_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 80011be:	f000 f8a5 	bl	800130c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	200001bc 	.word	0x200001bc
 80011cc:	40013800 	.word	0x40013800

080011d0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80011d6:	f107 030c 	add.w	r3, r7, #12
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80011e6:	4b45      	ldr	r3, [pc, #276]	; (80012fc <MX_GPIO_Init+0x12c>)
 80011e8:	69db      	ldr	r3, [r3, #28]
 80011ea:	4a44      	ldr	r2, [pc, #272]	; (80012fc <MX_GPIO_Init+0x12c>)
 80011ec:	f043 0304 	orr.w	r3, r3, #4
 80011f0:	61d3      	str	r3, [r2, #28]
 80011f2:	4b42      	ldr	r3, [pc, #264]	; (80012fc <MX_GPIO_Init+0x12c>)
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	f003 0304 	and.w	r3, r3, #4
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80011fe:	4b3f      	ldr	r3, [pc, #252]	; (80012fc <MX_GPIO_Init+0x12c>)
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	4a3e      	ldr	r2, [pc, #248]	; (80012fc <MX_GPIO_Init+0x12c>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	61d3      	str	r3, [r2, #28]
 800120a:	4b3c      	ldr	r3, [pc, #240]	; (80012fc <MX_GPIO_Init+0x12c>)
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001216:	4b39      	ldr	r3, [pc, #228]	; (80012fc <MX_GPIO_Init+0x12c>)
 8001218:	69db      	ldr	r3, [r3, #28]
 800121a:	4a38      	ldr	r2, [pc, #224]	; (80012fc <MX_GPIO_Init+0x12c>)
 800121c:	f043 0302 	orr.w	r3, r3, #2
 8001220:	61d3      	str	r3, [r2, #28]
 8001222:	4b36      	ldr	r3, [pc, #216]	; (80012fc <MX_GPIO_Init+0x12c>)
 8001224:	69db      	ldr	r3, [r3, #28]
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	603b      	str	r3, [r7, #0]
 800122c:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, DISP_RESET_Pin | DISP_DC_Pin | DISP_CS_Pin,
 800122e:	2200      	movs	r2, #0
 8001230:	211c      	movs	r1, #28
 8001232:	4833      	ldr	r0, [pc, #204]	; (8001300 <MX_GPIO_Init+0x130>)
 8001234:	f001 f933 	bl	800249e <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, NRF24_CS_Pin | NRF24_EN_Pin, GPIO_PIN_SET);
 8001238:	2201      	movs	r2, #1
 800123a:	2106      	movs	r1, #6
 800123c:	4831      	ldr	r0, [pc, #196]	; (8001304 <MX_GPIO_Init+0x134>)
 800123e:	f001 f92e 	bl	800249e <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CLOCK_RST_GPIO_Port, CLOCK_RST_Pin, GPIO_PIN_RESET);
 8001242:	2200      	movs	r2, #0
 8001244:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001248:	482e      	ldr	r0, [pc, #184]	; (8001304 <MX_GPIO_Init+0x134>)
 800124a:	f001 f928 	bl	800249e <HAL_GPIO_WritePin>

	/*Configure GPIO pin : DISP_BUSY_Pin */
	GPIO_InitStruct.Pin = DISP_BUSY_Pin;
 800124e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001252:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001254:	2300      	movs	r3, #0
 8001256:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001258:	2301      	movs	r3, #1
 800125a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(DISP_BUSY_GPIO_Port, &GPIO_InitStruct);
 800125c:	f107 030c 	add.w	r3, r7, #12
 8001260:	4619      	mov	r1, r3
 8001262:	4829      	ldr	r0, [pc, #164]	; (8001308 <MX_GPIO_Init+0x138>)
 8001264:	f000 ff84 	bl	8002170 <HAL_GPIO_Init>

	/*Configure GPIO pins : DISP_RESET_Pin DISP_CS_Pin */
	GPIO_InitStruct.Pin = DISP_RESET_Pin | DISP_CS_Pin;
 8001268:	2314      	movs	r3, #20
 800126a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001274:	2303      	movs	r3, #3
 8001276:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	4619      	mov	r1, r3
 800127e:	4820      	ldr	r0, [pc, #128]	; (8001300 <MX_GPIO_Init+0x130>)
 8001280:	f000 ff76 	bl	8002170 <HAL_GPIO_Init>

	/*Configure GPIO pin : DISP_DC_Pin */
	GPIO_InitStruct.Pin = DISP_DC_Pin;
 8001284:	2308      	movs	r3, #8
 8001286:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001288:	2301      	movs	r3, #1
 800128a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800128c:	2301      	movs	r3, #1
 800128e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001290:	2303      	movs	r3, #3
 8001292:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(DISP_DC_GPIO_Port, &GPIO_InitStruct);
 8001294:	f107 030c 	add.w	r3, r7, #12
 8001298:	4619      	mov	r1, r3
 800129a:	4819      	ldr	r0, [pc, #100]	; (8001300 <MX_GPIO_Init+0x130>)
 800129c:	f000 ff68 	bl	8002170 <HAL_GPIO_Init>

	/*Configure GPIO pins : NRF24_IRQ_Pin BTN_IRQ_Pin BTN_1_Pin BTN_2_Pin
	 BTN_3_Pin */
	GPIO_InitStruct.Pin = NRF24_IRQ_Pin | BTN_IRQ_Pin | BTN_1_Pin | BTN_2_Pin
 80012a0:	f649 4301 	movw	r3, #39937	; 0x9c01
 80012a4:	60fb      	str	r3, [r7, #12]
			| BTN_3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	f107 030c 	add.w	r3, r7, #12
 80012b2:	4619      	mov	r1, r3
 80012b4:	4813      	ldr	r0, [pc, #76]	; (8001304 <MX_GPIO_Init+0x134>)
 80012b6:	f000 ff5b 	bl	8002170 <HAL_GPIO_Init>

	/*Configure GPIO pins : NRF24_CS_Pin NRF24_EN_Pin CLOCK_RST_Pin */
	GPIO_InitStruct.Pin = NRF24_CS_Pin | NRF24_EN_Pin | CLOCK_RST_Pin;
 80012ba:	f44f 7383 	mov.w	r3, #262	; 0x106
 80012be:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c0:	2301      	movs	r3, #1
 80012c2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012cc:	f107 030c 	add.w	r3, r7, #12
 80012d0:	4619      	mov	r1, r3
 80012d2:	480c      	ldr	r0, [pc, #48]	; (8001304 <MX_GPIO_Init+0x134>)
 80012d4:	f000 ff4c 	bl	8002170 <HAL_GPIO_Init>

	/*Configure GPIO pin : BTN_4_Pin */
	GPIO_InitStruct.Pin = BTN_4_Pin;
 80012d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012dc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012de:	2300      	movs	r3, #0
 80012e0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(BTN_4_GPIO_Port, &GPIO_InitStruct);
 80012e6:	f107 030c 	add.w	r3, r7, #12
 80012ea:	4619      	mov	r1, r3
 80012ec:	4804      	ldr	r0, [pc, #16]	; (8001300 <MX_GPIO_Init+0x130>)
 80012ee:	f000 ff3f 	bl	8002170 <HAL_GPIO_Init>

}
 80012f2:	bf00      	nop
 80012f4:	3720      	adds	r7, #32
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40023800 	.word	0x40023800
 8001300:	40020000 	.word	0x40020000
 8001304:	40020400 	.word	0x40020400
 8001308:	40020800 	.word	0x40020800

0800130c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001310:	b672      	cpsid	i
}
 8001312:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001314:	e7fe      	b.n	8001314 <Error_Handler+0x8>
	...

08001318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800131e:	4b14      	ldr	r3, [pc, #80]	; (8001370 <HAL_MspInit+0x58>)
 8001320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001322:	4a13      	ldr	r2, [pc, #76]	; (8001370 <HAL_MspInit+0x58>)
 8001324:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001328:	6253      	str	r3, [r2, #36]	; 0x24
 800132a:	4b11      	ldr	r3, [pc, #68]	; (8001370 <HAL_MspInit+0x58>)
 800132c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800132e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001336:	4b0e      	ldr	r3, [pc, #56]	; (8001370 <HAL_MspInit+0x58>)
 8001338:	6a1b      	ldr	r3, [r3, #32]
 800133a:	4a0d      	ldr	r2, [pc, #52]	; (8001370 <HAL_MspInit+0x58>)
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	6213      	str	r3, [r2, #32]
 8001342:	4b0b      	ldr	r3, [pc, #44]	; (8001370 <HAL_MspInit+0x58>)
 8001344:	6a1b      	ldr	r3, [r3, #32]
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800134e:	4b08      	ldr	r3, [pc, #32]	; (8001370 <HAL_MspInit+0x58>)
 8001350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001352:	4a07      	ldr	r2, [pc, #28]	; (8001370 <HAL_MspInit+0x58>)
 8001354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001358:	6253      	str	r3, [r2, #36]	; 0x24
 800135a:	4b05      	ldr	r3, [pc, #20]	; (8001370 <HAL_MspInit+0x58>)
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr
 8001370:	40023800 	.word	0x40023800

08001374 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b08a      	sub	sp, #40	; 0x28
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a19      	ldr	r2, [pc, #100]	; (80013f8 <HAL_ADC_MspInit+0x84>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d12b      	bne.n	80013ee <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001396:	4b19      	ldr	r3, [pc, #100]	; (80013fc <HAL_ADC_MspInit+0x88>)
 8001398:	6a1b      	ldr	r3, [r3, #32]
 800139a:	4a18      	ldr	r2, [pc, #96]	; (80013fc <HAL_ADC_MspInit+0x88>)
 800139c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013a0:	6213      	str	r3, [r2, #32]
 80013a2:	4b16      	ldr	r3, [pc, #88]	; (80013fc <HAL_ADC_MspInit+0x88>)
 80013a4:	6a1b      	ldr	r3, [r3, #32]
 80013a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ae:	4b13      	ldr	r3, [pc, #76]	; (80013fc <HAL_ADC_MspInit+0x88>)
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	4a12      	ldr	r2, [pc, #72]	; (80013fc <HAL_ADC_MspInit+0x88>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	61d3      	str	r3, [r2, #28]
 80013ba:	4b10      	ldr	r3, [pc, #64]	; (80013fc <HAL_ADC_MspInit+0x88>)
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = LIGHT_Pin;
 80013c6:	2302      	movs	r3, #2
 80013c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ca:	2303      	movs	r3, #3
 80013cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LIGHT_GPIO_Port, &GPIO_InitStruct);
 80013d2:	f107 0314 	add.w	r3, r7, #20
 80013d6:	4619      	mov	r1, r3
 80013d8:	4809      	ldr	r0, [pc, #36]	; (8001400 <HAL_ADC_MspInit+0x8c>)
 80013da:	f000 fec9 	bl	8002170 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2100      	movs	r1, #0
 80013e2:	2012      	movs	r0, #18
 80013e4:	f000 fe8d 	bl	8002102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80013e8:	2012      	movs	r0, #18
 80013ea:	f000 fea6 	bl	800213a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80013ee:	bf00      	nop
 80013f0:	3728      	adds	r7, #40	; 0x28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40012400 	.word	0x40012400
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020000 	.word	0x40020000

08001404 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	; 0x28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a17      	ldr	r2, [pc, #92]	; (8001480 <HAL_I2C_MspInit+0x7c>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d127      	bne.n	8001476 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001426:	4b17      	ldr	r3, [pc, #92]	; (8001484 <HAL_I2C_MspInit+0x80>)
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	4a16      	ldr	r2, [pc, #88]	; (8001484 <HAL_I2C_MspInit+0x80>)
 800142c:	f043 0302 	orr.w	r3, r3, #2
 8001430:	61d3      	str	r3, [r2, #28]
 8001432:	4b14      	ldr	r3, [pc, #80]	; (8001484 <HAL_I2C_MspInit+0x80>)
 8001434:	69db      	ldr	r3, [r3, #28]
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	613b      	str	r3, [r7, #16]
 800143c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800143e:	23c0      	movs	r3, #192	; 0xc0
 8001440:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001442:	2312      	movs	r3, #18
 8001444:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001446:	2301      	movs	r3, #1
 8001448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144a:	2303      	movs	r3, #3
 800144c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800144e:	2304      	movs	r3, #4
 8001450:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001452:	f107 0314 	add.w	r3, r7, #20
 8001456:	4619      	mov	r1, r3
 8001458:	480b      	ldr	r0, [pc, #44]	; (8001488 <HAL_I2C_MspInit+0x84>)
 800145a:	f000 fe89 	bl	8002170 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <HAL_I2C_MspInit+0x80>)
 8001460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001462:	4a08      	ldr	r2, [pc, #32]	; (8001484 <HAL_I2C_MspInit+0x80>)
 8001464:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001468:	6253      	str	r3, [r2, #36]	; 0x24
 800146a:	4b06      	ldr	r3, [pc, #24]	; (8001484 <HAL_I2C_MspInit+0x80>)
 800146c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001476:	bf00      	nop
 8001478:	3728      	adds	r7, #40	; 0x28
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40005400 	.word	0x40005400
 8001484:	40023800 	.word	0x40023800
 8001488:	40020400 	.word	0x40020400

0800148c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08c      	sub	sp, #48	; 0x30
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 031c 	add.w	r3, r7, #28
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a2e      	ldr	r2, [pc, #184]	; (8001564 <HAL_SPI_MspInit+0xd8>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d128      	bne.n	8001500 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014ae:	4b2e      	ldr	r3, [pc, #184]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 80014b0:	6a1b      	ldr	r3, [r3, #32]
 80014b2:	4a2d      	ldr	r2, [pc, #180]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 80014b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014b8:	6213      	str	r3, [r2, #32]
 80014ba:	4b2b      	ldr	r3, [pc, #172]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 80014bc:	6a1b      	ldr	r3, [r3, #32]
 80014be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014c2:	61bb      	str	r3, [r7, #24]
 80014c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c6:	4b28      	ldr	r3, [pc, #160]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 80014c8:	69db      	ldr	r3, [r3, #28]
 80014ca:	4a27      	ldr	r2, [pc, #156]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	61d3      	str	r3, [r2, #28]
 80014d2:	4b25      	ldr	r3, [pc, #148]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 80014d4:	69db      	ldr	r3, [r3, #28]
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	617b      	str	r3, [r7, #20]
 80014dc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80014de:	23e0      	movs	r3, #224	; 0xe0
 80014e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e2:	2302      	movs	r3, #2
 80014e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ea:	2303      	movs	r3, #3
 80014ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014ee:	2305      	movs	r3, #5
 80014f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f2:	f107 031c 	add.w	r3, r7, #28
 80014f6:	4619      	mov	r1, r3
 80014f8:	481c      	ldr	r0, [pc, #112]	; (800156c <HAL_SPI_MspInit+0xe0>)
 80014fa:	f000 fe39 	bl	8002170 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80014fe:	e02d      	b.n	800155c <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI2)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a1a      	ldr	r2, [pc, #104]	; (8001570 <HAL_SPI_MspInit+0xe4>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d128      	bne.n	800155c <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800150a:	4b17      	ldr	r3, [pc, #92]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 800150c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800150e:	4a16      	ldr	r2, [pc, #88]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 8001510:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001514:	6253      	str	r3, [r2, #36]	; 0x24
 8001516:	4b14      	ldr	r3, [pc, #80]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 8001518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001522:	4b11      	ldr	r3, [pc, #68]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	4a10      	ldr	r2, [pc, #64]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 8001528:	f043 0302 	orr.w	r3, r3, #2
 800152c:	61d3      	str	r3, [r2, #28]
 800152e:	4b0e      	ldr	r3, [pc, #56]	; (8001568 <HAL_SPI_MspInit+0xdc>)
 8001530:	69db      	ldr	r3, [r3, #28]
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800153a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800153e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001540:	2302      	movs	r3, #2
 8001542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001548:	2303      	movs	r3, #3
 800154a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800154c:	2305      	movs	r3, #5
 800154e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	4619      	mov	r1, r3
 8001556:	4807      	ldr	r0, [pc, #28]	; (8001574 <HAL_SPI_MspInit+0xe8>)
 8001558:	f000 fe0a 	bl	8002170 <HAL_GPIO_Init>
}
 800155c:	bf00      	nop
 800155e:	3730      	adds	r7, #48	; 0x30
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40013000 	.word	0x40013000
 8001568:	40023800 	.word	0x40023800
 800156c:	40020000 	.word	0x40020000
 8001570:	40003800 	.word	0x40003800
 8001574:	40020400 	.word	0x40020400

08001578 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08a      	sub	sp, #40	; 0x28
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a17      	ldr	r2, [pc, #92]	; (80015f4 <HAL_UART_MspInit+0x7c>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d128      	bne.n	80015ec <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800159a:	4b17      	ldr	r3, [pc, #92]	; (80015f8 <HAL_UART_MspInit+0x80>)
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	4a16      	ldr	r2, [pc, #88]	; (80015f8 <HAL_UART_MspInit+0x80>)
 80015a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015a4:	6213      	str	r3, [r2, #32]
 80015a6:	4b14      	ldr	r3, [pc, #80]	; (80015f8 <HAL_UART_MspInit+0x80>)
 80015a8:	6a1b      	ldr	r3, [r3, #32]
 80015aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <HAL_UART_MspInit+0x80>)
 80015b4:	69db      	ldr	r3, [r3, #28]
 80015b6:	4a10      	ldr	r2, [pc, #64]	; (80015f8 <HAL_UART_MspInit+0x80>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	61d3      	str	r3, [r2, #28]
 80015be:	4b0e      	ldr	r3, [pc, #56]	; (80015f8 <HAL_UART_MspInit+0x80>)
 80015c0:	69db      	ldr	r3, [r3, #28]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80015ca:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80015ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d0:	2302      	movs	r3, #2
 80015d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d8:	2303      	movs	r3, #3
 80015da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015dc:	2307      	movs	r3, #7
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	4619      	mov	r1, r3
 80015e6:	4805      	ldr	r0, [pc, #20]	; (80015fc <HAL_UART_MspInit+0x84>)
 80015e8:	f000 fdc2 	bl	8002170 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80015ec:	bf00      	nop
 80015ee:	3728      	adds	r7, #40	; 0x28
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40013800 	.word	0x40013800
 80015f8:	40023800 	.word	0x40023800
 80015fc:	40020000 	.word	0x40020000

08001600 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001604:	e7fe      	b.n	8001604 <NMI_Handler+0x4>

08001606 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800160a:	e7fe      	b.n	800160a <HardFault_Handler+0x4>

0800160c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001610:	e7fe      	b.n	8001610 <MemManage_Handler+0x4>

08001612 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001616:	e7fe      	b.n	8001616 <BusFault_Handler+0x4>

08001618 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800161c:	e7fe      	b.n	800161c <UsageFault_Handler+0x4>

0800161e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr

08001636 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr

08001642 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001646:	f000 f88b 	bl	8001760 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8001654:	4802      	ldr	r0, [pc, #8]	; (8001660 <ADC1_IRQHandler+0x10>)
 8001656:	f000 fa07 	bl	8001a68 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000064 	.word	0x20000064

08001664 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001670:	480c      	ldr	r0, [pc, #48]	; (80016a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001672:	490d      	ldr	r1, [pc, #52]	; (80016a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001674:	4a0d      	ldr	r2, [pc, #52]	; (80016ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001678:	e002      	b.n	8001680 <LoopCopyDataInit>

0800167a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800167a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800167c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800167e:	3304      	adds	r3, #4

08001680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001684:	d3f9      	bcc.n	800167a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001686:	4a0a      	ldr	r2, [pc, #40]	; (80016b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001688:	4c0a      	ldr	r4, [pc, #40]	; (80016b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800168a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800168c:	e001      	b.n	8001692 <LoopFillZerobss>

0800168e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800168e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001690:	3204      	adds	r2, #4

08001692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001694:	d3fb      	bcc.n	800168e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001696:	f7ff ffe5 	bl	8001664 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800169a:	f002 f9d3 	bl	8003a44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800169e:	f7ff fbbf 	bl	8000e20 <main>
  bx lr
 80016a2:	4770      	bx	lr
  ldr r0, =_sdata
 80016a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016a8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80016ac:	08005504 	.word	0x08005504
  ldr r2, =_sbss
 80016b0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80016b4:	20001484 	.word	0x20001484

080016b8 <COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016b8:	e7fe      	b.n	80016b8 <COMP_IRQHandler>

080016ba <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b082      	sub	sp, #8
 80016be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016c0:	2300      	movs	r3, #0
 80016c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c4:	2003      	movs	r0, #3
 80016c6:	f000 fd11 	bl	80020ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016ca:	200f      	movs	r0, #15
 80016cc:	f000 f80e 	bl	80016ec <HAL_InitTick>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	71fb      	strb	r3, [r7, #7]
 80016da:	e001      	b.n	80016e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016dc:	f7ff fe1c 	bl	8001318 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016e0:	79fb      	ldrb	r3, [r7, #7]
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016f4:	2300      	movs	r3, #0
 80016f6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80016f8:	4b16      	ldr	r3, [pc, #88]	; (8001754 <HAL_InitTick+0x68>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d022      	beq.n	8001746 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001700:	4b15      	ldr	r3, [pc, #84]	; (8001758 <HAL_InitTick+0x6c>)
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	4b13      	ldr	r3, [pc, #76]	; (8001754 <HAL_InitTick+0x68>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800170c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001710:	fbb2 f3f3 	udiv	r3, r2, r3
 8001714:	4618      	mov	r0, r3
 8001716:	f000 fd1e 	bl	8002156 <HAL_SYSTICK_Config>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d10f      	bne.n	8001740 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2b0f      	cmp	r3, #15
 8001724:	d809      	bhi.n	800173a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001726:	2200      	movs	r2, #0
 8001728:	6879      	ldr	r1, [r7, #4]
 800172a:	f04f 30ff 	mov.w	r0, #4294967295
 800172e:	f000 fce8 	bl	8002102 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001732:	4a0a      	ldr	r2, [pc, #40]	; (800175c <HAL_InitTick+0x70>)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6013      	str	r3, [r2, #0]
 8001738:	e007      	b.n	800174a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	73fb      	strb	r3, [r7, #15]
 800173e:	e004      	b.n	800174a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	73fb      	strb	r3, [r7, #15]
 8001744:	e001      	b.n	800174a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800174a:	7bfb      	ldrb	r3, [r7, #15]
}
 800174c:	4618      	mov	r0, r3
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	2000000c 	.word	0x2000000c
 8001758:	20000004 	.word	0x20000004
 800175c:	20000008 	.word	0x20000008

08001760 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <HAL_IncTick+0x1c>)
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <HAL_IncTick+0x20>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4413      	add	r3, r2
 800176e:	4a03      	ldr	r2, [pc, #12]	; (800177c <HAL_IncTick+0x1c>)
 8001770:	6013      	str	r3, [r2, #0]
}
 8001772:	bf00      	nop
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20001480 	.word	0x20001480
 8001780:	2000000c 	.word	0x2000000c

08001784 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return uwTick;
 8001788:	4b02      	ldr	r3, [pc, #8]	; (8001794 <HAL_GetTick+0x10>)
 800178a:	681b      	ldr	r3, [r3, #0]
}
 800178c:	4618      	mov	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr
 8001794:	20001480 	.word	0x20001480

08001798 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017a0:	f7ff fff0 	bl	8001784 <HAL_GetTick>
 80017a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017b0:	d004      	beq.n	80017bc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80017b2:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <HAL_Delay+0x40>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	68fa      	ldr	r2, [r7, #12]
 80017b8:	4413      	add	r3, r2
 80017ba:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017bc:	bf00      	nop
 80017be:	f7ff ffe1 	bl	8001784 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	68fa      	ldr	r2, [r7, #12]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d8f7      	bhi.n	80017be <HAL_Delay+0x26>
  {
  }
}
 80017ce:	bf00      	nop
 80017d0:	bf00      	nop
 80017d2:	3710      	adds	r7, #16
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	2000000c 	.word	0x2000000c

080017dc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08e      	sub	sp, #56	; 0x38
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017e4:	2300      	movs	r3, #0
 80017e6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e127      	b.n	8001a4c <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001806:	2b00      	cmp	r3, #0
 8001808:	d115      	bne.n	8001836 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001818:	4b8e      	ldr	r3, [pc, #568]	; (8001a54 <HAL_ADC_Init+0x278>)
 800181a:	6a1b      	ldr	r3, [r3, #32]
 800181c:	4a8d      	ldr	r2, [pc, #564]	; (8001a54 <HAL_ADC_Init+0x278>)
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	6213      	str	r3, [r2, #32]
 8001824:	4b8b      	ldr	r3, [pc, #556]	; (8001a54 <HAL_ADC_Init+0x278>)
 8001826:	6a1b      	ldr	r3, [r3, #32]
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff fd9f 	bl	8001374 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183a:	f003 0310 	and.w	r3, r3, #16
 800183e:	2b00      	cmp	r3, #0
 8001840:	f040 80ff 	bne.w	8001a42 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001848:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800184c:	f023 0302 	bic.w	r3, r3, #2
 8001850:	f043 0202 	orr.w	r2, r3, #2
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001858:	4b7f      	ldr	r3, [pc, #508]	; (8001a58 <HAL_ADC_Init+0x27c>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	497c      	ldr	r1, [pc, #496]	; (8001a58 <HAL_ADC_Init+0x27c>)
 8001866:	4313      	orrs	r3, r2
 8001868:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001872:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800187a:	4619      	mov	r1, r3
 800187c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001880:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001882:	6a3b      	ldr	r3, [r7, #32]
 8001884:	fa93 f3a3 	rbit	r3, r3
 8001888:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	fab3 f383 	clz	r3, r3
 8001890:	b2db      	uxtb	r3, r3
 8001892:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001896:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800189c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80018a4:	4619      	mov	r1, r3
 80018a6:	2302      	movs	r3, #2
 80018a8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ac:	fa93 f3a3 	rbit	r3, r3
 80018b0:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80018b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b4:	fab3 f383 	clz	r3, r3
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 80018be:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80018c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018c2:	4313      	orrs	r3, r2
 80018c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018ca:	2b10      	cmp	r3, #16
 80018cc:	d007      	beq.n	80018de <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80018d6:	4313      	orrs	r3, r2
 80018d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018da:	4313      	orrs	r3, r2
 80018dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018e8:	2b40      	cmp	r3, #64	; 0x40
 80018ea:	d04f      	beq.n	800198c <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018f2:	4313      	orrs	r3, r2
 80018f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80018fe:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	6912      	ldr	r2, [r2, #16]
 8001904:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001908:	d003      	beq.n	8001912 <HAL_ADC_Init+0x136>
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	6912      	ldr	r2, [r2, #16]
 800190e:	2a01      	cmp	r2, #1
 8001910:	d102      	bne.n	8001918 <HAL_ADC_Init+0x13c>
 8001912:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001916:	e000      	b.n	800191a <HAL_ADC_Init+0x13e>
 8001918:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 800191a:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800191c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800191e:	4313      	orrs	r3, r2
 8001920:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001928:	2b01      	cmp	r3, #1
 800192a:	d125      	bne.n	8001978 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001932:	2b00      	cmp	r3, #0
 8001934:	d114      	bne.n	8001960 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	3b01      	subs	r3, #1
 800193c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001940:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	fa92 f2a2 	rbit	r2, r2
 8001948:	617a      	str	r2, [r7, #20]
  return result;
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	fab2 f282 	clz	r2, r2
 8001950:	b2d2      	uxtb	r2, r2
 8001952:	4093      	lsls	r3, r2
 8001954:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001958:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800195a:	4313      	orrs	r3, r2
 800195c:	633b      	str	r3, [r7, #48]	; 0x30
 800195e:	e00b      	b.n	8001978 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001964:	f043 0220 	orr.w	r2, r3, #32
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001970:	f043 0201 	orr.w	r2, r3, #1
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	4b37      	ldr	r3, [pc, #220]	; (8001a5c <HAL_ADC_Init+0x280>)
 8001980:	4013      	ands	r3, r2
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	6812      	ldr	r2, [r2, #0]
 8001986:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001988:	430b      	orrs	r3, r1
 800198a:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	689a      	ldr	r2, [r3, #8]
 8001992:	4b33      	ldr	r3, [pc, #204]	; (8001a60 <HAL_ADC_Init+0x284>)
 8001994:	4013      	ands	r3, r2
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	6812      	ldr	r2, [r2, #0]
 800199a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800199c:	430b      	orrs	r3, r1
 800199e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019a8:	d003      	beq.n	80019b2 <HAL_ADC_Init+0x1d6>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d119      	bne.n	80019e6 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b8:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c0:	3b01      	subs	r3, #1
 80019c2:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 80019c6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	fa92 f2a2 	rbit	r2, r2
 80019ce:	60fa      	str	r2, [r7, #12]
  return result;
 80019d0:	68fa      	ldr	r2, [r7, #12]
 80019d2:	fab2 f282 	clz	r2, r2
 80019d6:	b2d2      	uxtb	r2, r2
 80019d8:	fa03 f202 	lsl.w	r2, r3, r2
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	430a      	orrs	r2, r1
 80019e2:	631a      	str	r2, [r3, #48]	; 0x30
 80019e4:	e007      	b.n	80019f6 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 80019f4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <HAL_ADC_Init+0x288>)
 80019fe:	4013      	ands	r3, r2
 8001a00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d10b      	bne.n	8001a1e <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a10:	f023 0303 	bic.w	r3, r3, #3
 8001a14:	f043 0201 	orr.w	r2, r3, #1
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a1c:	e014      	b.n	8001a48 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a22:	f023 0312 	bic.w	r3, r3, #18
 8001a26:	f043 0210 	orr.w	r2, r3, #16
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a32:	f043 0201 	orr.w	r2, r3, #1
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001a40:	e002      	b.n	8001a48 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001a48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3738      	adds	r7, #56	; 0x38
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40012700 	.word	0x40012700
 8001a5c:	fcfc16ff 	.word	0xfcfc16ff
 8001a60:	c0fff18d 	.word	0xc0fff18d
 8001a64:	bf80fffe 	.word	0xbf80fffe

08001a68 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f003 0320 	and.w	r3, r3, #32
 8001a7a:	2b20      	cmp	r3, #32
 8001a7c:	d14e      	bne.n	8001b1c <HAL_ADC_IRQHandler+0xb4>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d147      	bne.n	8001b1c <HAL_ADC_IRQHandler+0xb4>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a90:	f003 0310 	and.w	r3, r3, #16
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d105      	bne.n	8001aa4 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	64da      	str	r2, [r3, #76]	; 0x4c
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32L1, there is no independent flag of end of sequence.   */
      /*       The test of scan sequence on going is done either with scan    */
      /*       sequence disabled or with end of conversion flag set to        */
      /*       of end of sequence.                                            */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d12c      	bne.n	8001b0c <HAL_ADC_IRQHandler+0xa4>
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d127      	bne.n	8001b0c <HAL_ADC_IRQHandler+0xa4>
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d006      	beq.n	8001ad8 <HAL_ADC_IRQHandler+0x70>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d119      	bne.n	8001b0c <HAL_ADC_IRQHandler+0xa4>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	685a      	ldr	r2, [r3, #4]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f022 0220 	bic.w	r2, r2, #32
 8001ae6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	64da      	str	r2, [r3, #76]	; 0x4c
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d105      	bne.n	8001b0c <HAL_ADC_IRQHandler+0xa4>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b04:	f043 0201 	orr.w	r2, r3, #1
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f000 f8ab 	bl	8001c68 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f06f 0212 	mvn.w	r2, #18
 8001b1a:	601a      	str	r2, [r3, #0]
    }
  }

  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b26:	2b80      	cmp	r3, #128	; 0x80
 8001b28:	d15c      	bne.n	8001be4 <HAL_ADC_IRQHandler+0x17c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0304 	and.w	r3, r3, #4
 8001b34:	2b04      	cmp	r3, #4
 8001b36:	d155      	bne.n	8001be4 <HAL_ADC_IRQHandler+0x17c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3c:	f003 0310 	and.w	r3, r3, #16
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d105      	bne.n	8001b50 <HAL_ADC_IRQHandler+0xe8>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b48:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Determine whether any further conversion upcoming on group injected  */
      /* by external trigger, scan sequence on going or by automatic injected */
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d13a      	bne.n	8001bd4 <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b64:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d006      	beq.n	8001b7a <HAL_ADC_IRQHandler+0x112>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d12c      	bne.n	8001bd4 <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d125      	bne.n	8001bd4 <HAL_ADC_IRQHandler+0x16c>
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d11e      	bne.n	8001bd4 <HAL_ADC_IRQHandler+0x16c>
          (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d119      	bne.n	8001bd4 <HAL_ADC_IRQHandler+0x16c>
      {
        /* Disable ADC end of single conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001bae:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bb4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	64da      	str	r2, [r3, #76]	; 0x4c

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d105      	bne.n	8001bd4 <HAL_ADC_IRQHandler+0x16c>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bcc:	f043 0201 	orr.w	r2, r3, #1
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f000 f9b3 	bl	8001f40 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f06f 020c 	mvn.w	r2, #12
 8001be2:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bee:	2b40      	cmp	r3, #64	; 0x40
 8001bf0:	d114      	bne.n	8001c1c <HAL_ADC_IRQHandler+0x1b4>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d10d      	bne.n	8001c1c <HAL_ADC_IRQHandler+0x1b4>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c04:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	64da      	str	r2, [r3, #76]	; 0x4c
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 f834 	bl	8001c7a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f06f 0201 	mvn.w	r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001c26:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001c2a:	d119      	bne.n	8001c60 <HAL_ADC_IRQHandler+0x1f8>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0320 	and.w	r3, r3, #32
 8001c36:	2b20      	cmp	r3, #32
 8001c38:	d112      	bne.n	8001c60 <HAL_ADC_IRQHandler+0x1f8>
      /* Note: On STM32L1, ADC overrun can be set through other parameters    */
      /*       refer to description of parameter "EOCSelection" for more      */
      /*       details.                                                       */
      
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c3e:	f043 0202 	orr.w	r2, r3, #2
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f06f 0220 	mvn.w	r2, #32
 8001c4e:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f000 f81b 	bl	8001c8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the Overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f06f 0220 	mvn.w	r2, #32
 8001c5e:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bc80      	pop	{r7}
 8001c78:	4770      	bx	lr

08001c7a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b083      	sub	sp, #12
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr

08001c8c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr
	...

08001ca0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001caa:	2300      	movs	r3, #0
 8001cac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d101      	bne.n	8001cc0 <HAL_ADC_ConfigChannel+0x20>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	e134      	b.n	8001f2a <HAL_ADC_ConfigChannel+0x28a>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	2b06      	cmp	r3, #6
 8001cce:	d81c      	bhi.n	8001d0a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685a      	ldr	r2, [r3, #4]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4413      	add	r3, r2
 8001ce0:	3b05      	subs	r3, #5
 8001ce2:	221f      	movs	r2, #31
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	4019      	ands	r1, r3
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	6818      	ldr	r0, [r3, #0]
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685a      	ldr	r2, [r3, #4]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3b05      	subs	r3, #5
 8001cfc:	fa00 f203 	lsl.w	r2, r0, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	641a      	str	r2, [r3, #64]	; 0x40
 8001d08:	e07e      	b.n	8001e08 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	2b0c      	cmp	r3, #12
 8001d10:	d81c      	bhi.n	8001d4c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	3b23      	subs	r3, #35	; 0x23
 8001d24:	221f      	movs	r2, #31
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	4019      	ands	r1, r3
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	6818      	ldr	r0, [r3, #0]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	4613      	mov	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	4413      	add	r3, r2
 8001d3c:	3b23      	subs	r3, #35	; 0x23
 8001d3e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	430a      	orrs	r2, r1
 8001d48:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d4a:	e05d      	b.n	8001e08 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b12      	cmp	r3, #18
 8001d52:	d81c      	bhi.n	8001d8e <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	4613      	mov	r3, r2
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	4413      	add	r3, r2
 8001d64:	3b41      	subs	r3, #65	; 0x41
 8001d66:	221f      	movs	r2, #31
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	4019      	ands	r1, r3
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	6818      	ldr	r0, [r3, #0]
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	4413      	add	r3, r2
 8001d7e:	3b41      	subs	r3, #65	; 0x41
 8001d80:	fa00 f203 	lsl.w	r2, r0, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	639a      	str	r2, [r3, #56]	; 0x38
 8001d8c:	e03c      	b.n	8001e08 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	2b18      	cmp	r3, #24
 8001d94:	d81c      	bhi.n	8001dd0 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	4613      	mov	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	3b5f      	subs	r3, #95	; 0x5f
 8001da8:	221f      	movs	r2, #31
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	43db      	mvns	r3, r3
 8001db0:	4019      	ands	r1, r3
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	6818      	ldr	r0, [r3, #0]
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685a      	ldr	r2, [r3, #4]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4413      	add	r3, r2
 8001dc0:	3b5f      	subs	r3, #95	; 0x5f
 8001dc2:	fa00 f203 	lsl.w	r2, r0, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	635a      	str	r2, [r3, #52]	; 0x34
 8001dce:	e01b      	b.n	8001e08 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	3b7d      	subs	r3, #125	; 0x7d
 8001de2:	221f      	movs	r2, #31
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	4019      	ands	r1, r3
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	6818      	ldr	r0, [r3, #0]
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685a      	ldr	r2, [r3, #4]
 8001df4:	4613      	mov	r3, r2
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	3b7d      	subs	r3, #125	; 0x7d
 8001dfc:	fa00 f203 	lsl.w	r2, r0, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	430a      	orrs	r2, r1
 8001e06:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b09      	cmp	r3, #9
 8001e0e:	d81a      	bhi.n	8001e46 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	6959      	ldr	r1, [r3, #20]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	4413      	add	r3, r2
 8001e20:	2207      	movs	r2, #7
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43db      	mvns	r3, r3
 8001e28:	4019      	ands	r1, r3
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	6898      	ldr	r0, [r3, #8]
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	4613      	mov	r3, r2
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	4413      	add	r3, r2
 8001e38:	fa00 f203 	lsl.w	r2, r0, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	430a      	orrs	r2, r1
 8001e42:	615a      	str	r2, [r3, #20]
 8001e44:	e042      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2b13      	cmp	r3, #19
 8001e4c:	d81c      	bhi.n	8001e88 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	6919      	ldr	r1, [r3, #16]
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	4413      	add	r3, r2
 8001e5e:	3b1e      	subs	r3, #30
 8001e60:	2207      	movs	r2, #7
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	43db      	mvns	r3, r3
 8001e68:	4019      	ands	r1, r3
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	6898      	ldr	r0, [r3, #8]
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	4613      	mov	r3, r2
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	4413      	add	r3, r2
 8001e78:	3b1e      	subs	r3, #30
 8001e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	611a      	str	r2, [r3, #16]
 8001e86:	e021      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b1a      	cmp	r3, #26
 8001e8e:	d81c      	bhi.n	8001eca <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68d9      	ldr	r1, [r3, #12]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	4413      	add	r3, r2
 8001ea0:	3b3c      	subs	r3, #60	; 0x3c
 8001ea2:	2207      	movs	r2, #7
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	4019      	ands	r1, r3
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	6898      	ldr	r0, [r3, #8]
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4413      	add	r3, r2
 8001eba:	3b3c      	subs	r3, #60	; 0x3c
 8001ebc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	60da      	str	r2, [r3, #12]
 8001ec8:	e000      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8001eca:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2b10      	cmp	r3, #16
 8001ed2:	d003      	beq.n	8001edc <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ed8:	2b11      	cmp	r3, #17
 8001eda:	d121      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8001edc:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <HAL_ADC_ConfigChannel+0x294>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d11b      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8001ee8:	4b12      	ldr	r3, [pc, #72]	; (8001f34 <HAL_ADC_ConfigChannel+0x294>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	4a11      	ldr	r2, [pc, #68]	; (8001f34 <HAL_ADC_ConfigChannel+0x294>)
 8001eee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001ef2:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2b10      	cmp	r3, #16
 8001efa:	d111      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001efc:	4b0e      	ldr	r3, [pc, #56]	; (8001f38 <HAL_ADC_ConfigChannel+0x298>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a0e      	ldr	r2, [pc, #56]	; (8001f3c <HAL_ADC_ConfigChannel+0x29c>)
 8001f02:	fba2 2303 	umull	r2, r3, r2, r3
 8001f06:	0c9a      	lsrs	r2, r3, #18
 8001f08:	4613      	mov	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	4413      	add	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001f12:	e002      	b.n	8001f1a <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1f9      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8001f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr
 8001f34:	40012700 	.word	0x40012700
 8001f38:	20000004 	.word	0x20000004
 8001f3c:	431bde83 	.word	0x431bde83

08001f40 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bc80      	pop	{r7}
 8001f50:	4770      	bx	lr
	...

08001f54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f64:	4b0c      	ldr	r3, [pc, #48]	; (8001f98 <__NVIC_SetPriorityGrouping+0x44>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f6a:	68ba      	ldr	r2, [r7, #8]
 8001f6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f70:	4013      	ands	r3, r2
 8001f72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f86:	4a04      	ldr	r2, [pc, #16]	; (8001f98 <__NVIC_SetPriorityGrouping+0x44>)
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	60d3      	str	r3, [r2, #12]
}
 8001f8c:	bf00      	nop
 8001f8e:	3714      	adds	r7, #20
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bc80      	pop	{r7}
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	e000ed00 	.word	0xe000ed00

08001f9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fa0:	4b04      	ldr	r3, [pc, #16]	; (8001fb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	0a1b      	lsrs	r3, r3, #8
 8001fa6:	f003 0307 	and.w	r3, r3, #7
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	db0b      	blt.n	8001fe2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	f003 021f 	and.w	r2, r3, #31
 8001fd0:	4906      	ldr	r1, [pc, #24]	; (8001fec <__NVIC_EnableIRQ+0x34>)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	095b      	lsrs	r3, r3, #5
 8001fd8:	2001      	movs	r0, #1
 8001fda:	fa00 f202 	lsl.w	r2, r0, r2
 8001fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fe2:	bf00      	nop
 8001fe4:	370c      	adds	r7, #12
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr
 8001fec:	e000e100 	.word	0xe000e100

08001ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	6039      	str	r1, [r7, #0]
 8001ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002000:	2b00      	cmp	r3, #0
 8002002:	db0a      	blt.n	800201a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	b2da      	uxtb	r2, r3
 8002008:	490c      	ldr	r1, [pc, #48]	; (800203c <__NVIC_SetPriority+0x4c>)
 800200a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200e:	0112      	lsls	r2, r2, #4
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	440b      	add	r3, r1
 8002014:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002018:	e00a      	b.n	8002030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	b2da      	uxtb	r2, r3
 800201e:	4908      	ldr	r1, [pc, #32]	; (8002040 <__NVIC_SetPriority+0x50>)
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	f003 030f 	and.w	r3, r3, #15
 8002026:	3b04      	subs	r3, #4
 8002028:	0112      	lsls	r2, r2, #4
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	440b      	add	r3, r1
 800202e:	761a      	strb	r2, [r3, #24]
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	e000e100 	.word	0xe000e100
 8002040:	e000ed00 	.word	0xe000ed00

08002044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002044:	b480      	push	{r7}
 8002046:	b089      	sub	sp, #36	; 0x24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	f1c3 0307 	rsb	r3, r3, #7
 800205e:	2b04      	cmp	r3, #4
 8002060:	bf28      	it	cs
 8002062:	2304      	movcs	r3, #4
 8002064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	3304      	adds	r3, #4
 800206a:	2b06      	cmp	r3, #6
 800206c:	d902      	bls.n	8002074 <NVIC_EncodePriority+0x30>
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	3b03      	subs	r3, #3
 8002072:	e000      	b.n	8002076 <NVIC_EncodePriority+0x32>
 8002074:	2300      	movs	r3, #0
 8002076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002078:	f04f 32ff 	mov.w	r2, #4294967295
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43da      	mvns	r2, r3
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	401a      	ands	r2, r3
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800208c:	f04f 31ff 	mov.w	r1, #4294967295
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	fa01 f303 	lsl.w	r3, r1, r3
 8002096:	43d9      	mvns	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800209c:	4313      	orrs	r3, r2
         );
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3724      	adds	r7, #36	; 0x24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr

080020a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020b8:	d301      	bcc.n	80020be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ba:	2301      	movs	r3, #1
 80020bc:	e00f      	b.n	80020de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020be:	4a0a      	ldr	r2, [pc, #40]	; (80020e8 <SysTick_Config+0x40>)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020c6:	210f      	movs	r1, #15
 80020c8:	f04f 30ff 	mov.w	r0, #4294967295
 80020cc:	f7ff ff90 	bl	8001ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020d0:	4b05      	ldr	r3, [pc, #20]	; (80020e8 <SysTick_Config+0x40>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020d6:	4b04      	ldr	r3, [pc, #16]	; (80020e8 <SysTick_Config+0x40>)
 80020d8:	2207      	movs	r2, #7
 80020da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	e000e010 	.word	0xe000e010

080020ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f7ff ff2d 	bl	8001f54 <__NVIC_SetPriorityGrouping>
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	b086      	sub	sp, #24
 8002106:	af00      	add	r7, sp, #0
 8002108:	4603      	mov	r3, r0
 800210a:	60b9      	str	r1, [r7, #8]
 800210c:	607a      	str	r2, [r7, #4]
 800210e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002114:	f7ff ff42 	bl	8001f9c <__NVIC_GetPriorityGrouping>
 8002118:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	68b9      	ldr	r1, [r7, #8]
 800211e:	6978      	ldr	r0, [r7, #20]
 8002120:	f7ff ff90 	bl	8002044 <NVIC_EncodePriority>
 8002124:	4602      	mov	r2, r0
 8002126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800212a:	4611      	mov	r1, r2
 800212c:	4618      	mov	r0, r3
 800212e:	f7ff ff5f 	bl	8001ff0 <__NVIC_SetPriority>
}
 8002132:	bf00      	nop
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b082      	sub	sp, #8
 800213e:	af00      	add	r7, sp, #0
 8002140:	4603      	mov	r3, r0
 8002142:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002148:	4618      	mov	r0, r3
 800214a:	f7ff ff35 	bl	8001fb8 <__NVIC_EnableIRQ>
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b082      	sub	sp, #8
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f7ff ffa2 	bl	80020a8 <SysTick_Config>
 8002164:	4603      	mov	r3, r0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002170:	b480      	push	{r7}
 8002172:	b087      	sub	sp, #28
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002182:	2300      	movs	r3, #0
 8002184:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002186:	e154      	b.n	8002432 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	2101      	movs	r1, #1
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	fa01 f303 	lsl.w	r3, r1, r3
 8002194:	4013      	ands	r3, r2
 8002196:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 8146 	beq.w	800242c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 0303 	and.w	r3, r3, #3
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d005      	beq.n	80021b8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d130      	bne.n	800221a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	2203      	movs	r2, #3
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	43db      	mvns	r3, r3
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	4013      	ands	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	68da      	ldr	r2, [r3, #12]
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80021ee:	2201      	movs	r2, #1
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	43db      	mvns	r3, r3
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	4013      	ands	r3, r2
 80021fc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	091b      	lsrs	r3, r3, #4
 8002204:	f003 0201 	and.w	r2, r3, #1
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	4313      	orrs	r3, r2
 8002212:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f003 0303 	and.w	r3, r3, #3
 8002222:	2b03      	cmp	r3, #3
 8002224:	d017      	beq.n	8002256 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	2203      	movs	r2, #3
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	43db      	mvns	r3, r3
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	4013      	ands	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	4313      	orrs	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d123      	bne.n	80022aa <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	08da      	lsrs	r2, r3, #3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3208      	adds	r2, #8
 800226a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800226e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	f003 0307 	and.w	r3, r3, #7
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	220f      	movs	r2, #15
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	4013      	ands	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	691a      	ldr	r2, [r3, #16]
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	f003 0307 	and.w	r3, r3, #7
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4313      	orrs	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	08da      	lsrs	r2, r3, #3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	3208      	adds	r2, #8
 80022a4:	6939      	ldr	r1, [r7, #16]
 80022a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	2203      	movs	r2, #3
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	43db      	mvns	r3, r3
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	4013      	ands	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f003 0203 	and.w	r2, r3, #3
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 80a0 	beq.w	800242c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ec:	4b58      	ldr	r3, [pc, #352]	; (8002450 <HAL_GPIO_Init+0x2e0>)
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	4a57      	ldr	r2, [pc, #348]	; (8002450 <HAL_GPIO_Init+0x2e0>)
 80022f2:	f043 0301 	orr.w	r3, r3, #1
 80022f6:	6213      	str	r3, [r2, #32]
 80022f8:	4b55      	ldr	r3, [pc, #340]	; (8002450 <HAL_GPIO_Init+0x2e0>)
 80022fa:	6a1b      	ldr	r3, [r3, #32]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	60bb      	str	r3, [r7, #8]
 8002302:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002304:	4a53      	ldr	r2, [pc, #332]	; (8002454 <HAL_GPIO_Init+0x2e4>)
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	089b      	lsrs	r3, r3, #2
 800230a:	3302      	adds	r3, #2
 800230c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002310:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	f003 0303 	and.w	r3, r3, #3
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	220f      	movs	r2, #15
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	43db      	mvns	r3, r3
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	4013      	ands	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a4b      	ldr	r2, [pc, #300]	; (8002458 <HAL_GPIO_Init+0x2e8>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d019      	beq.n	8002364 <HAL_GPIO_Init+0x1f4>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a4a      	ldr	r2, [pc, #296]	; (800245c <HAL_GPIO_Init+0x2ec>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d013      	beq.n	8002360 <HAL_GPIO_Init+0x1f0>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a49      	ldr	r2, [pc, #292]	; (8002460 <HAL_GPIO_Init+0x2f0>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d00d      	beq.n	800235c <HAL_GPIO_Init+0x1ec>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4a48      	ldr	r2, [pc, #288]	; (8002464 <HAL_GPIO_Init+0x2f4>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d007      	beq.n	8002358 <HAL_GPIO_Init+0x1e8>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a47      	ldr	r2, [pc, #284]	; (8002468 <HAL_GPIO_Init+0x2f8>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d101      	bne.n	8002354 <HAL_GPIO_Init+0x1e4>
 8002350:	2304      	movs	r3, #4
 8002352:	e008      	b.n	8002366 <HAL_GPIO_Init+0x1f6>
 8002354:	2305      	movs	r3, #5
 8002356:	e006      	b.n	8002366 <HAL_GPIO_Init+0x1f6>
 8002358:	2303      	movs	r3, #3
 800235a:	e004      	b.n	8002366 <HAL_GPIO_Init+0x1f6>
 800235c:	2302      	movs	r3, #2
 800235e:	e002      	b.n	8002366 <HAL_GPIO_Init+0x1f6>
 8002360:	2301      	movs	r3, #1
 8002362:	e000      	b.n	8002366 <HAL_GPIO_Init+0x1f6>
 8002364:	2300      	movs	r3, #0
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	f002 0203 	and.w	r2, r2, #3
 800236c:	0092      	lsls	r2, r2, #2
 800236e:	4093      	lsls	r3, r2
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	4313      	orrs	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002376:	4937      	ldr	r1, [pc, #220]	; (8002454 <HAL_GPIO_Init+0x2e4>)
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	089b      	lsrs	r3, r3, #2
 800237c:	3302      	adds	r3, #2
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002384:	4b39      	ldr	r3, [pc, #228]	; (800246c <HAL_GPIO_Init+0x2fc>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	43db      	mvns	r3, r3
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	4013      	ands	r3, r2
 8002392:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d003      	beq.n	80023a8 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023a8:	4a30      	ldr	r2, [pc, #192]	; (800246c <HAL_GPIO_Init+0x2fc>)
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80023ae:	4b2f      	ldr	r3, [pc, #188]	; (800246c <HAL_GPIO_Init+0x2fc>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	43db      	mvns	r3, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4013      	ands	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d003      	beq.n	80023d2 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023d2:	4a26      	ldr	r2, [pc, #152]	; (800246c <HAL_GPIO_Init+0x2fc>)
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023d8:	4b24      	ldr	r3, [pc, #144]	; (800246c <HAL_GPIO_Init+0x2fc>)
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	43db      	mvns	r3, r3
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	4013      	ands	r3, r2
 80023e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80023fc:	4a1b      	ldr	r2, [pc, #108]	; (800246c <HAL_GPIO_Init+0x2fc>)
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002402:	4b1a      	ldr	r3, [pc, #104]	; (800246c <HAL_GPIO_Init+0x2fc>)
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	43db      	mvns	r3, r3
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	4013      	ands	r3, r2
 8002410:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4313      	orrs	r3, r2
 8002424:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002426:	4a11      	ldr	r2, [pc, #68]	; (800246c <HAL_GPIO_Init+0x2fc>)
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	3301      	adds	r3, #1
 8002430:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	fa22 f303 	lsr.w	r3, r2, r3
 800243c:	2b00      	cmp	r3, #0
 800243e:	f47f aea3 	bne.w	8002188 <HAL_GPIO_Init+0x18>
  }
}
 8002442:	bf00      	nop
 8002444:	bf00      	nop
 8002446:	371c      	adds	r7, #28
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40023800 	.word	0x40023800
 8002454:	40010000 	.word	0x40010000
 8002458:	40020000 	.word	0x40020000
 800245c:	40020400 	.word	0x40020400
 8002460:	40020800 	.word	0x40020800
 8002464:	40020c00 	.word	0x40020c00
 8002468:	40021000 	.word	0x40021000
 800246c:	40010400 	.word	0x40010400

08002470 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	460b      	mov	r3, r1
 800247a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	691a      	ldr	r2, [r3, #16]
 8002480:	887b      	ldrh	r3, [r7, #2]
 8002482:	4013      	ands	r3, r2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d002      	beq.n	800248e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002488:	2301      	movs	r3, #1
 800248a:	73fb      	strb	r3, [r7, #15]
 800248c:	e001      	b.n	8002492 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800248e:	2300      	movs	r3, #0
 8002490:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002492:	7bfb      	ldrb	r3, [r7, #15]
}
 8002494:	4618      	mov	r0, r3
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr

0800249e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
 80024a6:	460b      	mov	r3, r1
 80024a8:	807b      	strh	r3, [r7, #2]
 80024aa:	4613      	mov	r3, r2
 80024ac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024ae:	787b      	ldrb	r3, [r7, #1]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024b4:	887a      	ldrh	r2, [r7, #2]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80024ba:	e003      	b.n	80024c4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80024bc:	887b      	ldrh	r3, [r7, #2]
 80024be:	041a      	lsls	r2, r3, #16
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	619a      	str	r2, [r3, #24]
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bc80      	pop	{r7}
 80024cc:	4770      	bx	lr
	...

080024d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e12b      	b.n	800273a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d106      	bne.n	80024fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f7fe ff84 	bl	8001404 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2224      	movs	r2, #36	; 0x24
 8002500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f022 0201 	bic.w	r2, r2, #1
 8002512:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002522:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002532:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002534:	f000 fe3c 	bl	80031b0 <HAL_RCC_GetPCLK1Freq>
 8002538:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	4a81      	ldr	r2, [pc, #516]	; (8002744 <HAL_I2C_Init+0x274>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d807      	bhi.n	8002554 <HAL_I2C_Init+0x84>
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4a80      	ldr	r2, [pc, #512]	; (8002748 <HAL_I2C_Init+0x278>)
 8002548:	4293      	cmp	r3, r2
 800254a:	bf94      	ite	ls
 800254c:	2301      	movls	r3, #1
 800254e:	2300      	movhi	r3, #0
 8002550:	b2db      	uxtb	r3, r3
 8002552:	e006      	b.n	8002562 <HAL_I2C_Init+0x92>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	4a7d      	ldr	r2, [pc, #500]	; (800274c <HAL_I2C_Init+0x27c>)
 8002558:	4293      	cmp	r3, r2
 800255a:	bf94      	ite	ls
 800255c:	2301      	movls	r3, #1
 800255e:	2300      	movhi	r3, #0
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e0e7      	b.n	800273a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	4a78      	ldr	r2, [pc, #480]	; (8002750 <HAL_I2C_Init+0x280>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	0c9b      	lsrs	r3, r3, #18
 8002574:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	430a      	orrs	r2, r1
 8002588:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	4a6a      	ldr	r2, [pc, #424]	; (8002744 <HAL_I2C_Init+0x274>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d802      	bhi.n	80025a4 <HAL_I2C_Init+0xd4>
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	3301      	adds	r3, #1
 80025a2:	e009      	b.n	80025b8 <HAL_I2C_Init+0xe8>
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80025aa:	fb02 f303 	mul.w	r3, r2, r3
 80025ae:	4a69      	ldr	r2, [pc, #420]	; (8002754 <HAL_I2C_Init+0x284>)
 80025b0:	fba2 2303 	umull	r2, r3, r2, r3
 80025b4:	099b      	lsrs	r3, r3, #6
 80025b6:	3301      	adds	r3, #1
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	6812      	ldr	r2, [r2, #0]
 80025bc:	430b      	orrs	r3, r1
 80025be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	69db      	ldr	r3, [r3, #28]
 80025c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80025ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	495c      	ldr	r1, [pc, #368]	; (8002744 <HAL_I2C_Init+0x274>)
 80025d4:	428b      	cmp	r3, r1
 80025d6:	d819      	bhi.n	800260c <HAL_I2C_Init+0x13c>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	1e59      	subs	r1, r3, #1
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80025e6:	1c59      	adds	r1, r3, #1
 80025e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80025ec:	400b      	ands	r3, r1
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00a      	beq.n	8002608 <HAL_I2C_Init+0x138>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	1e59      	subs	r1, r3, #1
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002600:	3301      	adds	r3, #1
 8002602:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002606:	e051      	b.n	80026ac <HAL_I2C_Init+0x1dc>
 8002608:	2304      	movs	r3, #4
 800260a:	e04f      	b.n	80026ac <HAL_I2C_Init+0x1dc>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d111      	bne.n	8002638 <HAL_I2C_Init+0x168>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	1e58      	subs	r0, r3, #1
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6859      	ldr	r1, [r3, #4]
 800261c:	460b      	mov	r3, r1
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	440b      	add	r3, r1
 8002622:	fbb0 f3f3 	udiv	r3, r0, r3
 8002626:	3301      	adds	r3, #1
 8002628:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800262c:	2b00      	cmp	r3, #0
 800262e:	bf0c      	ite	eq
 8002630:	2301      	moveq	r3, #1
 8002632:	2300      	movne	r3, #0
 8002634:	b2db      	uxtb	r3, r3
 8002636:	e012      	b.n	800265e <HAL_I2C_Init+0x18e>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	1e58      	subs	r0, r3, #1
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6859      	ldr	r1, [r3, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	440b      	add	r3, r1
 8002646:	0099      	lsls	r1, r3, #2
 8002648:	440b      	add	r3, r1
 800264a:	fbb0 f3f3 	udiv	r3, r0, r3
 800264e:	3301      	adds	r3, #1
 8002650:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002654:	2b00      	cmp	r3, #0
 8002656:	bf0c      	ite	eq
 8002658:	2301      	moveq	r3, #1
 800265a:	2300      	movne	r3, #0
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <HAL_I2C_Init+0x196>
 8002662:	2301      	movs	r3, #1
 8002664:	e022      	b.n	80026ac <HAL_I2C_Init+0x1dc>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10e      	bne.n	800268c <HAL_I2C_Init+0x1bc>
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	1e58      	subs	r0, r3, #1
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6859      	ldr	r1, [r3, #4]
 8002676:	460b      	mov	r3, r1
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	440b      	add	r3, r1
 800267c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002680:	3301      	adds	r3, #1
 8002682:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002686:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800268a:	e00f      	b.n	80026ac <HAL_I2C_Init+0x1dc>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	1e58      	subs	r0, r3, #1
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6859      	ldr	r1, [r3, #4]
 8002694:	460b      	mov	r3, r1
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	0099      	lsls	r1, r3, #2
 800269c:	440b      	add	r3, r1
 800269e:	fbb0 f3f3 	udiv	r3, r0, r3
 80026a2:	3301      	adds	r3, #1
 80026a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026ac:	6879      	ldr	r1, [r7, #4]
 80026ae:	6809      	ldr	r1, [r1, #0]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	69da      	ldr	r2, [r3, #28]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	431a      	orrs	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	430a      	orrs	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80026da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	6911      	ldr	r1, [r2, #16]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	68d2      	ldr	r2, [r2, #12]
 80026e6:	4311      	orrs	r1, r2
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	430b      	orrs	r3, r1
 80026ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	695a      	ldr	r2, [r3, #20]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	431a      	orrs	r2, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f042 0201 	orr.w	r2, r2, #1
 800271a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2220      	movs	r2, #32
 8002726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	000186a0 	.word	0x000186a0
 8002748:	001e847f 	.word	0x001e847f
 800274c:	003d08ff 	.word	0x003d08ff
 8002750:	431bde83 	.word	0x431bde83
 8002754:	10624dd3 	.word	0x10624dd3

08002758 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b088      	sub	sp, #32
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e31d      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800276a:	4b94      	ldr	r3, [pc, #592]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f003 030c 	and.w	r3, r3, #12
 8002772:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002774:	4b91      	ldr	r3, [pc, #580]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800277c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	d07b      	beq.n	8002882 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	2b08      	cmp	r3, #8
 800278e:	d006      	beq.n	800279e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	2b0c      	cmp	r3, #12
 8002794:	d10f      	bne.n	80027b6 <HAL_RCC_OscConfig+0x5e>
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800279c:	d10b      	bne.n	80027b6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800279e:	4b87      	ldr	r3, [pc, #540]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d06a      	beq.n	8002880 <HAL_RCC_OscConfig+0x128>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d166      	bne.n	8002880 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e2f7      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d106      	bne.n	80027cc <HAL_RCC_OscConfig+0x74>
 80027be:	4b7f      	ldr	r3, [pc, #508]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a7e      	ldr	r2, [pc, #504]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80027c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027c8:	6013      	str	r3, [r2, #0]
 80027ca:	e02d      	b.n	8002828 <HAL_RCC_OscConfig+0xd0>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d10c      	bne.n	80027ee <HAL_RCC_OscConfig+0x96>
 80027d4:	4b79      	ldr	r3, [pc, #484]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a78      	ldr	r2, [pc, #480]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80027da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027de:	6013      	str	r3, [r2, #0]
 80027e0:	4b76      	ldr	r3, [pc, #472]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a75      	ldr	r2, [pc, #468]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80027e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027ea:	6013      	str	r3, [r2, #0]
 80027ec:	e01c      	b.n	8002828 <HAL_RCC_OscConfig+0xd0>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b05      	cmp	r3, #5
 80027f4:	d10c      	bne.n	8002810 <HAL_RCC_OscConfig+0xb8>
 80027f6:	4b71      	ldr	r3, [pc, #452]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a70      	ldr	r2, [pc, #448]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80027fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002800:	6013      	str	r3, [r2, #0]
 8002802:	4b6e      	ldr	r3, [pc, #440]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a6d      	ldr	r2, [pc, #436]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800280c:	6013      	str	r3, [r2, #0]
 800280e:	e00b      	b.n	8002828 <HAL_RCC_OscConfig+0xd0>
 8002810:	4b6a      	ldr	r3, [pc, #424]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a69      	ldr	r2, [pc, #420]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002816:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800281a:	6013      	str	r3, [r2, #0]
 800281c:	4b67      	ldr	r3, [pc, #412]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a66      	ldr	r2, [pc, #408]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002822:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002826:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d013      	beq.n	8002858 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002830:	f7fe ffa8 	bl	8001784 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002838:	f7fe ffa4 	bl	8001784 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b64      	cmp	r3, #100	; 0x64
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e2ad      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800284a:	4b5c      	ldr	r3, [pc, #368]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0f0      	beq.n	8002838 <HAL_RCC_OscConfig+0xe0>
 8002856:	e014      	b.n	8002882 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002858:	f7fe ff94 	bl	8001784 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002860:	f7fe ff90 	bl	8001784 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b64      	cmp	r3, #100	; 0x64
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e299      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002872:	4b52      	ldr	r3, [pc, #328]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1f0      	bne.n	8002860 <HAL_RCC_OscConfig+0x108>
 800287e:	e000      	b.n	8002882 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b00      	cmp	r3, #0
 800288c:	d05a      	beq.n	8002944 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	2b04      	cmp	r3, #4
 8002892:	d005      	beq.n	80028a0 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	2b0c      	cmp	r3, #12
 8002898:	d119      	bne.n	80028ce <HAL_RCC_OscConfig+0x176>
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d116      	bne.n	80028ce <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028a0:	4b46      	ldr	r3, [pc, #280]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0302 	and.w	r3, r3, #2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d005      	beq.n	80028b8 <HAL_RCC_OscConfig+0x160>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d001      	beq.n	80028b8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e276      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b8:	4b40      	ldr	r3, [pc, #256]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	021b      	lsls	r3, r3, #8
 80028c6:	493d      	ldr	r1, [pc, #244]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028cc:	e03a      	b.n	8002944 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d020      	beq.n	8002918 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028d6:	4b3a      	ldr	r3, [pc, #232]	; (80029c0 <HAL_RCC_OscConfig+0x268>)
 80028d8:	2201      	movs	r2, #1
 80028da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028dc:	f7fe ff52 	bl	8001784 <HAL_GetTick>
 80028e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028e2:	e008      	b.n	80028f6 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028e4:	f7fe ff4e 	bl	8001784 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e257      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028f6:	4b31      	ldr	r3, [pc, #196]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d0f0      	beq.n	80028e4 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002902:	4b2e      	ldr	r3, [pc, #184]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	021b      	lsls	r3, r3, #8
 8002910:	492a      	ldr	r1, [pc, #168]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002912:	4313      	orrs	r3, r2
 8002914:	604b      	str	r3, [r1, #4]
 8002916:	e015      	b.n	8002944 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002918:	4b29      	ldr	r3, [pc, #164]	; (80029c0 <HAL_RCC_OscConfig+0x268>)
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291e:	f7fe ff31 	bl	8001784 <HAL_GetTick>
 8002922:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002926:	f7fe ff2d 	bl	8001784 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e236      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002938:	4b20      	ldr	r3, [pc, #128]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0302 	and.w	r3, r3, #2
 8002940:	2b00      	cmp	r3, #0
 8002942:	d1f0      	bne.n	8002926 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0310 	and.w	r3, r3, #16
 800294c:	2b00      	cmp	r3, #0
 800294e:	f000 80b8 	beq.w	8002ac2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d170      	bne.n	8002a3a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002958:	4b18      	ldr	r3, [pc, #96]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002960:	2b00      	cmp	r3, #0
 8002962:	d005      	beq.n	8002970 <HAL_RCC_OscConfig+0x218>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d101      	bne.n	8002970 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e21a      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a1a      	ldr	r2, [r3, #32]
 8002974:	4b11      	ldr	r3, [pc, #68]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800297c:	429a      	cmp	r2, r3
 800297e:	d921      	bls.n	80029c4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6a1b      	ldr	r3, [r3, #32]
 8002984:	4618      	mov	r0, r3
 8002986:	f000 fc3b 	bl	8003200 <RCC_SetFlashLatencyFromMSIRange>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e208      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002994:	4b09      	ldr	r3, [pc, #36]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	4906      	ldr	r1, [pc, #24]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029a6:	4b05      	ldr	r3, [pc, #20]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	061b      	lsls	r3, r3, #24
 80029b4:	4901      	ldr	r1, [pc, #4]	; (80029bc <HAL_RCC_OscConfig+0x264>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	604b      	str	r3, [r1, #4]
 80029ba:	e020      	b.n	80029fe <HAL_RCC_OscConfig+0x2a6>
 80029bc:	40023800 	.word	0x40023800
 80029c0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029c4:	4b99      	ldr	r3, [pc, #612]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	4996      	ldr	r1, [pc, #600]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029d6:	4b95      	ldr	r3, [pc, #596]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	061b      	lsls	r3, r3, #24
 80029e4:	4991      	ldr	r1, [pc, #580]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a1b      	ldr	r3, [r3, #32]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f000 fc06 	bl	8003200 <RCC_SetFlashLatencyFromMSIRange>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e1d3      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a1b      	ldr	r3, [r3, #32]
 8002a02:	0b5b      	lsrs	r3, r3, #13
 8002a04:	3301      	adds	r3, #1
 8002a06:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002a0e:	4a87      	ldr	r2, [pc, #540]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002a10:	6892      	ldr	r2, [r2, #8]
 8002a12:	0912      	lsrs	r2, r2, #4
 8002a14:	f002 020f 	and.w	r2, r2, #15
 8002a18:	4985      	ldr	r1, [pc, #532]	; (8002c30 <HAL_RCC_OscConfig+0x4d8>)
 8002a1a:	5c8a      	ldrb	r2, [r1, r2]
 8002a1c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002a1e:	4a85      	ldr	r2, [pc, #532]	; (8002c34 <HAL_RCC_OscConfig+0x4dc>)
 8002a20:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a22:	4b85      	ldr	r3, [pc, #532]	; (8002c38 <HAL_RCC_OscConfig+0x4e0>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fe fe60 	bl	80016ec <HAL_InitTick>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a30:	7bfb      	ldrb	r3, [r7, #15]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d045      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
 8002a38:	e1b5      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d029      	beq.n	8002a96 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a42:	4b7e      	ldr	r3, [pc, #504]	; (8002c3c <HAL_RCC_OscConfig+0x4e4>)
 8002a44:	2201      	movs	r2, #1
 8002a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a48:	f7fe fe9c 	bl	8001784 <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a50:	f7fe fe98 	bl	8001784 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e1a1      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a62:	4b72      	ldr	r3, [pc, #456]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d0f0      	beq.n	8002a50 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a6e:	4b6f      	ldr	r3, [pc, #444]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a1b      	ldr	r3, [r3, #32]
 8002a7a:	496c      	ldr	r1, [pc, #432]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a80:	4b6a      	ldr	r3, [pc, #424]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	69db      	ldr	r3, [r3, #28]
 8002a8c:	061b      	lsls	r3, r3, #24
 8002a8e:	4967      	ldr	r1, [pc, #412]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	604b      	str	r3, [r1, #4]
 8002a94:	e015      	b.n	8002ac2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a96:	4b69      	ldr	r3, [pc, #420]	; (8002c3c <HAL_RCC_OscConfig+0x4e4>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9c:	f7fe fe72 	bl	8001784 <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002aa4:	f7fe fe6e 	bl	8001784 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e177      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002ab6:	4b5d      	ldr	r3, [pc, #372]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1f0      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0308 	and.w	r3, r3, #8
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d030      	beq.n	8002b30 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d016      	beq.n	8002b04 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ad6:	4b5a      	ldr	r3, [pc, #360]	; (8002c40 <HAL_RCC_OscConfig+0x4e8>)
 8002ad8:	2201      	movs	r2, #1
 8002ada:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002adc:	f7fe fe52 	bl	8001784 <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ae4:	f7fe fe4e 	bl	8001784 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e157      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002af6:	4b4d      	ldr	r3, [pc, #308]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d0f0      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x38c>
 8002b02:	e015      	b.n	8002b30 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b04:	4b4e      	ldr	r3, [pc, #312]	; (8002c40 <HAL_RCC_OscConfig+0x4e8>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b0a:	f7fe fe3b 	bl	8001784 <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b12:	f7fe fe37 	bl	8001784 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e140      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b24:	4b41      	ldr	r3, [pc, #260]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1f0      	bne.n	8002b12 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 80b5 	beq.w	8002ca8 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b42:	4b3a      	ldr	r3, [pc, #232]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d10d      	bne.n	8002b6a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b4e:	4b37      	ldr	r3, [pc, #220]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b52:	4a36      	ldr	r2, [pc, #216]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002b54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b58:	6253      	str	r3, [r2, #36]	; 0x24
 8002b5a:	4b34      	ldr	r3, [pc, #208]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b62:	60bb      	str	r3, [r7, #8]
 8002b64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b66:	2301      	movs	r3, #1
 8002b68:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b6a:	4b36      	ldr	r3, [pc, #216]	; (8002c44 <HAL_RCC_OscConfig+0x4ec>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d118      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b76:	4b33      	ldr	r3, [pc, #204]	; (8002c44 <HAL_RCC_OscConfig+0x4ec>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a32      	ldr	r2, [pc, #200]	; (8002c44 <HAL_RCC_OscConfig+0x4ec>)
 8002b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b82:	f7fe fdff 	bl	8001784 <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b88:	e008      	b.n	8002b9c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b8a:	f7fe fdfb 	bl	8001784 <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b64      	cmp	r3, #100	; 0x64
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e104      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b9c:	4b29      	ldr	r3, [pc, #164]	; (8002c44 <HAL_RCC_OscConfig+0x4ec>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d0f0      	beq.n	8002b8a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d106      	bne.n	8002bbe <HAL_RCC_OscConfig+0x466>
 8002bb0:	4b1e      	ldr	r3, [pc, #120]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bb4:	4a1d      	ldr	r2, [pc, #116]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002bb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bba:	6353      	str	r3, [r2, #52]	; 0x34
 8002bbc:	e02d      	b.n	8002c1a <HAL_RCC_OscConfig+0x4c2>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d10c      	bne.n	8002be0 <HAL_RCC_OscConfig+0x488>
 8002bc6:	4b19      	ldr	r3, [pc, #100]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bca:	4a18      	ldr	r2, [pc, #96]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002bcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bd0:	6353      	str	r3, [r2, #52]	; 0x34
 8002bd2:	4b16      	ldr	r3, [pc, #88]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bd6:	4a15      	ldr	r2, [pc, #84]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002bd8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bdc:	6353      	str	r3, [r2, #52]	; 0x34
 8002bde:	e01c      	b.n	8002c1a <HAL_RCC_OscConfig+0x4c2>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	2b05      	cmp	r3, #5
 8002be6:	d10c      	bne.n	8002c02 <HAL_RCC_OscConfig+0x4aa>
 8002be8:	4b10      	ldr	r3, [pc, #64]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bec:	4a0f      	ldr	r2, [pc, #60]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002bee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bf2:	6353      	str	r3, [r2, #52]	; 0x34
 8002bf4:	4b0d      	ldr	r3, [pc, #52]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bf8:	4a0c      	ldr	r2, [pc, #48]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bfe:	6353      	str	r3, [r2, #52]	; 0x34
 8002c00:	e00b      	b.n	8002c1a <HAL_RCC_OscConfig+0x4c2>
 8002c02:	4b0a      	ldr	r3, [pc, #40]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c06:	4a09      	ldr	r2, [pc, #36]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002c08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c0c:	6353      	str	r3, [r2, #52]	; 0x34
 8002c0e:	4b07      	ldr	r3, [pc, #28]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c12:	4a06      	ldr	r2, [pc, #24]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002c14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c18:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d024      	beq.n	8002c6c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c22:	f7fe fdaf 	bl	8001784 <HAL_GetTick>
 8002c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c28:	e019      	b.n	8002c5e <HAL_RCC_OscConfig+0x506>
 8002c2a:	bf00      	nop
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	080054dc 	.word	0x080054dc
 8002c34:	20000004 	.word	0x20000004
 8002c38:	20000008 	.word	0x20000008
 8002c3c:	42470020 	.word	0x42470020
 8002c40:	42470680 	.word	0x42470680
 8002c44:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c48:	f7fe fd9c 	bl	8001784 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e0a3      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c5e:	4b54      	ldr	r3, [pc, #336]	; (8002db0 <HAL_RCC_OscConfig+0x658>)
 8002c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d0ee      	beq.n	8002c48 <HAL_RCC_OscConfig+0x4f0>
 8002c6a:	e014      	b.n	8002c96 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c6c:	f7fe fd8a 	bl	8001784 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c72:	e00a      	b.n	8002c8a <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c74:	f7fe fd86 	bl	8001784 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e08d      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c8a:	4b49      	ldr	r3, [pc, #292]	; (8002db0 <HAL_RCC_OscConfig+0x658>)
 8002c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1ee      	bne.n	8002c74 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c96:	7ffb      	ldrb	r3, [r7, #31]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d105      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c9c:	4b44      	ldr	r3, [pc, #272]	; (8002db0 <HAL_RCC_OscConfig+0x658>)
 8002c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca0:	4a43      	ldr	r2, [pc, #268]	; (8002db0 <HAL_RCC_OscConfig+0x658>)
 8002ca2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d079      	beq.n	8002da4 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	2b0c      	cmp	r3, #12
 8002cb4:	d056      	beq.n	8002d64 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d13b      	bne.n	8002d36 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cbe:	4b3d      	ldr	r3, [pc, #244]	; (8002db4 <HAL_RCC_OscConfig+0x65c>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc4:	f7fe fd5e 	bl	8001784 <HAL_GetTick>
 8002cc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cca:	e008      	b.n	8002cde <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ccc:	f7fe fd5a 	bl	8001784 <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e063      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cde:	4b34      	ldr	r3, [pc, #208]	; (8002db0 <HAL_RCC_OscConfig+0x658>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1f0      	bne.n	8002ccc <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cea:	4b31      	ldr	r3, [pc, #196]	; (8002db0 <HAL_RCC_OscConfig+0x658>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cfa:	4319      	orrs	r1, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d00:	430b      	orrs	r3, r1
 8002d02:	492b      	ldr	r1, [pc, #172]	; (8002db0 <HAL_RCC_OscConfig+0x658>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d08:	4b2a      	ldr	r3, [pc, #168]	; (8002db4 <HAL_RCC_OscConfig+0x65c>)
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d0e:	f7fe fd39 	bl	8001784 <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d14:	e008      	b.n	8002d28 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d16:	f7fe fd35 	bl	8001784 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e03e      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d28:	4b21      	ldr	r3, [pc, #132]	; (8002db0 <HAL_RCC_OscConfig+0x658>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0f0      	beq.n	8002d16 <HAL_RCC_OscConfig+0x5be>
 8002d34:	e036      	b.n	8002da4 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d36:	4b1f      	ldr	r3, [pc, #124]	; (8002db4 <HAL_RCC_OscConfig+0x65c>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d3c:	f7fe fd22 	bl	8001784 <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d42:	e008      	b.n	8002d56 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d44:	f7fe fd1e 	bl	8001784 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e027      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d56:	4b16      	ldr	r3, [pc, #88]	; (8002db0 <HAL_RCC_OscConfig+0x658>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1f0      	bne.n	8002d44 <HAL_RCC_OscConfig+0x5ec>
 8002d62:	e01f      	b.n	8002da4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d101      	bne.n	8002d70 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e01a      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d70:	4b0f      	ldr	r3, [pc, #60]	; (8002db0 <HAL_RCC_OscConfig+0x658>)
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d10d      	bne.n	8002da0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d106      	bne.n	8002da0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d001      	beq.n	8002da4 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e000      	b.n	8002da6 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3720      	adds	r7, #32
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	40023800 	.word	0x40023800
 8002db4:	42470060 	.word	0x42470060

08002db8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e11a      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dcc:	4b8f      	ldr	r3, [pc, #572]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d919      	bls.n	8002e0e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d105      	bne.n	8002dec <HAL_RCC_ClockConfig+0x34>
 8002de0:	4b8a      	ldr	r3, [pc, #552]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a89      	ldr	r2, [pc, #548]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002de6:	f043 0304 	orr.w	r3, r3, #4
 8002dea:	6013      	str	r3, [r2, #0]
 8002dec:	4b87      	ldr	r3, [pc, #540]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f023 0201 	bic.w	r2, r3, #1
 8002df4:	4985      	ldr	r1, [pc, #532]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfc:	4b83      	ldr	r3, [pc, #524]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d001      	beq.n	8002e0e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e0f9      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d008      	beq.n	8002e2c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e1a:	4b7d      	ldr	r3, [pc, #500]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	497a      	ldr	r1, [pc, #488]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 808e 	beq.w	8002f56 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d107      	bne.n	8002e52 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e42:	4b73      	ldr	r3, [pc, #460]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d121      	bne.n	8002e92 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e0d7      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	2b03      	cmp	r3, #3
 8002e58:	d107      	bne.n	8002e6a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e5a:	4b6d      	ldr	r3, [pc, #436]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d115      	bne.n	8002e92 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e0cb      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d107      	bne.n	8002e82 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e72:	4b67      	ldr	r3, [pc, #412]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d109      	bne.n	8002e92 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e0bf      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002e82:	4b63      	ldr	r3, [pc, #396]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e0b7      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e92:	4b5f      	ldr	r3, [pc, #380]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f023 0203 	bic.w	r2, r3, #3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	495c      	ldr	r1, [pc, #368]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ea4:	f7fe fc6e 	bl	8001784 <HAL_GetTick>
 8002ea8:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d112      	bne.n	8002ed8 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002eb2:	e00a      	b.n	8002eca <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb4:	f7fe fc66 	bl	8001784 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e09b      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002eca:	4b51      	ldr	r3, [pc, #324]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f003 030c 	and.w	r3, r3, #12
 8002ed2:	2b08      	cmp	r3, #8
 8002ed4:	d1ee      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0xfc>
 8002ed6:	e03e      	b.n	8002f56 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	2b03      	cmp	r3, #3
 8002ede:	d112      	bne.n	8002f06 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ee0:	e00a      	b.n	8002ef8 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ee2:	f7fe fc4f 	bl	8001784 <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e084      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ef8:	4b45      	ldr	r3, [pc, #276]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f003 030c 	and.w	r3, r3, #12
 8002f00:	2b0c      	cmp	r3, #12
 8002f02:	d1ee      	bne.n	8002ee2 <HAL_RCC_ClockConfig+0x12a>
 8002f04:	e027      	b.n	8002f56 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d11d      	bne.n	8002f4a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f0e:	e00a      	b.n	8002f26 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f10:	f7fe fc38 	bl	8001784 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e06d      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f26:	4b3a      	ldr	r3, [pc, #232]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d1ee      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x158>
 8002f32:	e010      	b.n	8002f56 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f34:	f7fe fc26 	bl	8001784 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d901      	bls.n	8002f4a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e05b      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002f4a:	4b31      	ldr	r3, [pc, #196]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1ee      	bne.n	8002f34 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f56:	4b2d      	ldr	r3, [pc, #180]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d219      	bcs.n	8002f98 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d105      	bne.n	8002f76 <HAL_RCC_ClockConfig+0x1be>
 8002f6a:	4b28      	ldr	r3, [pc, #160]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a27      	ldr	r2, [pc, #156]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002f70:	f043 0304 	orr.w	r3, r3, #4
 8002f74:	6013      	str	r3, [r2, #0]
 8002f76:	4b25      	ldr	r3, [pc, #148]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f023 0201 	bic.w	r2, r3, #1
 8002f7e:	4923      	ldr	r1, [pc, #140]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f86:	4b21      	ldr	r3, [pc, #132]	; (800300c <HAL_RCC_ClockConfig+0x254>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d001      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e034      	b.n	8003002 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0304 	and.w	r3, r3, #4
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d008      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fa4:	4b1a      	ldr	r3, [pc, #104]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	4917      	ldr	r1, [pc, #92]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0308 	and.w	r3, r3, #8
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d009      	beq.n	8002fd6 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fc2:	4b13      	ldr	r3, [pc, #76]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	490f      	ldr	r1, [pc, #60]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fd6:	f000 f823 	bl	8003020 <HAL_RCC_GetSysClockFreq>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	4b0c      	ldr	r3, [pc, #48]	; (8003010 <HAL_RCC_ClockConfig+0x258>)
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	091b      	lsrs	r3, r3, #4
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	490b      	ldr	r1, [pc, #44]	; (8003014 <HAL_RCC_ClockConfig+0x25c>)
 8002fe8:	5ccb      	ldrb	r3, [r1, r3]
 8002fea:	fa22 f303 	lsr.w	r3, r2, r3
 8002fee:	4a0a      	ldr	r2, [pc, #40]	; (8003018 <HAL_RCC_ClockConfig+0x260>)
 8002ff0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ff2:	4b0a      	ldr	r3, [pc, #40]	; (800301c <HAL_RCC_ClockConfig+0x264>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7fe fb78 	bl	80016ec <HAL_InitTick>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	72fb      	strb	r3, [r7, #11]

  return status;
 8003000:	7afb      	ldrb	r3, [r7, #11]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40023c00 	.word	0x40023c00
 8003010:	40023800 	.word	0x40023800
 8003014:	080054dc 	.word	0x080054dc
 8003018:	20000004 	.word	0x20000004
 800301c:	20000008 	.word	0x20000008

08003020 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003020:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003024:	b08e      	sub	sp, #56	; 0x38
 8003026:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003028:	4b58      	ldr	r3, [pc, #352]	; (800318c <HAL_RCC_GetSysClockFreq+0x16c>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800302e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003030:	f003 030c 	and.w	r3, r3, #12
 8003034:	2b0c      	cmp	r3, #12
 8003036:	d00d      	beq.n	8003054 <HAL_RCC_GetSysClockFreq+0x34>
 8003038:	2b0c      	cmp	r3, #12
 800303a:	f200 8092 	bhi.w	8003162 <HAL_RCC_GetSysClockFreq+0x142>
 800303e:	2b04      	cmp	r3, #4
 8003040:	d002      	beq.n	8003048 <HAL_RCC_GetSysClockFreq+0x28>
 8003042:	2b08      	cmp	r3, #8
 8003044:	d003      	beq.n	800304e <HAL_RCC_GetSysClockFreq+0x2e>
 8003046:	e08c      	b.n	8003162 <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003048:	4b51      	ldr	r3, [pc, #324]	; (8003190 <HAL_RCC_GetSysClockFreq+0x170>)
 800304a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800304c:	e097      	b.n	800317e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800304e:	4b51      	ldr	r3, [pc, #324]	; (8003194 <HAL_RCC_GetSysClockFreq+0x174>)
 8003050:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003052:	e094      	b.n	800317e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003056:	0c9b      	lsrs	r3, r3, #18
 8003058:	f003 020f 	and.w	r2, r3, #15
 800305c:	4b4e      	ldr	r3, [pc, #312]	; (8003198 <HAL_RCC_GetSysClockFreq+0x178>)
 800305e:	5c9b      	ldrb	r3, [r3, r2]
 8003060:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003064:	0d9b      	lsrs	r3, r3, #22
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	3301      	adds	r3, #1
 800306c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800306e:	4b47      	ldr	r3, [pc, #284]	; (800318c <HAL_RCC_GetSysClockFreq+0x16c>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d021      	beq.n	80030be <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800307a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800307c:	2200      	movs	r2, #0
 800307e:	61bb      	str	r3, [r7, #24]
 8003080:	61fa      	str	r2, [r7, #28]
 8003082:	4b44      	ldr	r3, [pc, #272]	; (8003194 <HAL_RCC_GetSysClockFreq+0x174>)
 8003084:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003088:	464a      	mov	r2, r9
 800308a:	fb03 f202 	mul.w	r2, r3, r2
 800308e:	2300      	movs	r3, #0
 8003090:	4644      	mov	r4, r8
 8003092:	fb04 f303 	mul.w	r3, r4, r3
 8003096:	4413      	add	r3, r2
 8003098:	4a3e      	ldr	r2, [pc, #248]	; (8003194 <HAL_RCC_GetSysClockFreq+0x174>)
 800309a:	4644      	mov	r4, r8
 800309c:	fba4 0102 	umull	r0, r1, r4, r2
 80030a0:	440b      	add	r3, r1
 80030a2:	4619      	mov	r1, r3
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	2200      	movs	r2, #0
 80030a8:	613b      	str	r3, [r7, #16]
 80030aa:	617a      	str	r2, [r7, #20]
 80030ac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80030b0:	f7fd f864 	bl	800017c <__aeabi_uldivmod>
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	4613      	mov	r3, r2
 80030ba:	637b      	str	r3, [r7, #52]	; 0x34
 80030bc:	e04e      	b.n	800315c <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80030be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c0:	2200      	movs	r2, #0
 80030c2:	469a      	mov	sl, r3
 80030c4:	4693      	mov	fp, r2
 80030c6:	4652      	mov	r2, sl
 80030c8:	465b      	mov	r3, fp
 80030ca:	f04f 0000 	mov.w	r0, #0
 80030ce:	f04f 0100 	mov.w	r1, #0
 80030d2:	0159      	lsls	r1, r3, #5
 80030d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030d8:	0150      	lsls	r0, r2, #5
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	ebb2 080a 	subs.w	r8, r2, sl
 80030e2:	eb63 090b 	sbc.w	r9, r3, fp
 80030e6:	f04f 0200 	mov.w	r2, #0
 80030ea:	f04f 0300 	mov.w	r3, #0
 80030ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80030f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80030f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80030fa:	ebb2 0408 	subs.w	r4, r2, r8
 80030fe:	eb63 0509 	sbc.w	r5, r3, r9
 8003102:	f04f 0200 	mov.w	r2, #0
 8003106:	f04f 0300 	mov.w	r3, #0
 800310a:	00eb      	lsls	r3, r5, #3
 800310c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003110:	00e2      	lsls	r2, r4, #3
 8003112:	4614      	mov	r4, r2
 8003114:	461d      	mov	r5, r3
 8003116:	eb14 030a 	adds.w	r3, r4, sl
 800311a:	603b      	str	r3, [r7, #0]
 800311c:	eb45 030b 	adc.w	r3, r5, fp
 8003120:	607b      	str	r3, [r7, #4]
 8003122:	f04f 0200 	mov.w	r2, #0
 8003126:	f04f 0300 	mov.w	r3, #0
 800312a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800312e:	4629      	mov	r1, r5
 8003130:	028b      	lsls	r3, r1, #10
 8003132:	4620      	mov	r0, r4
 8003134:	4629      	mov	r1, r5
 8003136:	4604      	mov	r4, r0
 8003138:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800313c:	4601      	mov	r1, r0
 800313e:	028a      	lsls	r2, r1, #10
 8003140:	4610      	mov	r0, r2
 8003142:	4619      	mov	r1, r3
 8003144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003146:	2200      	movs	r2, #0
 8003148:	60bb      	str	r3, [r7, #8]
 800314a:	60fa      	str	r2, [r7, #12]
 800314c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003150:	f7fd f814 	bl	800017c <__aeabi_uldivmod>
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	4613      	mov	r3, r2
 800315a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllvco;
 800315c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800315e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003160:	e00d      	b.n	800317e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003162:	4b0a      	ldr	r3, [pc, #40]	; (800318c <HAL_RCC_GetSysClockFreq+0x16c>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	0b5b      	lsrs	r3, r3, #13
 8003168:	f003 0307 	and.w	r3, r3, #7
 800316c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800316e:	6a3b      	ldr	r3, [r7, #32]
 8003170:	3301      	adds	r3, #1
 8003172:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800317c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800317e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003180:	4618      	mov	r0, r3
 8003182:	3738      	adds	r7, #56	; 0x38
 8003184:	46bd      	mov	sp, r7
 8003186:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800318a:	bf00      	nop
 800318c:	40023800 	.word	0x40023800
 8003190:	00f42400 	.word	0x00f42400
 8003194:	016e3600 	.word	0x016e3600
 8003198:	080054d0 	.word	0x080054d0

0800319c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031a0:	4b02      	ldr	r3, [pc, #8]	; (80031ac <HAL_RCC_GetHCLKFreq+0x10>)
 80031a2:	681b      	ldr	r3, [r3, #0]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr
 80031ac:	20000004 	.word	0x20000004

080031b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031b4:	f7ff fff2 	bl	800319c <HAL_RCC_GetHCLKFreq>
 80031b8:	4602      	mov	r2, r0
 80031ba:	4b05      	ldr	r3, [pc, #20]	; (80031d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	0a1b      	lsrs	r3, r3, #8
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	4903      	ldr	r1, [pc, #12]	; (80031d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031c6:	5ccb      	ldrb	r3, [r1, r3]
 80031c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	40023800 	.word	0x40023800
 80031d4:	080054ec 	.word	0x080054ec

080031d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80031dc:	f7ff ffde 	bl	800319c <HAL_RCC_GetHCLKFreq>
 80031e0:	4602      	mov	r2, r0
 80031e2:	4b05      	ldr	r3, [pc, #20]	; (80031f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	0adb      	lsrs	r3, r3, #11
 80031e8:	f003 0307 	and.w	r3, r3, #7
 80031ec:	4903      	ldr	r1, [pc, #12]	; (80031fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80031ee:	5ccb      	ldrb	r3, [r1, r3]
 80031f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	40023800 	.word	0x40023800
 80031fc:	080054ec 	.word	0x080054ec

08003200 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8003200:	b480      	push	{r7}
 8003202:	b087      	sub	sp, #28
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003208:	2300      	movs	r3, #0
 800320a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800320c:	4b29      	ldr	r3, [pc, #164]	; (80032b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d12c      	bne.n	8003272 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003218:	4b26      	ldr	r3, [pc, #152]	; (80032b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800321a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d005      	beq.n	8003230 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003224:	4b24      	ldr	r3, [pc, #144]	; (80032b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800322c:	617b      	str	r3, [r7, #20]
 800322e:	e016      	b.n	800325e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003230:	4b20      	ldr	r3, [pc, #128]	; (80032b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003234:	4a1f      	ldr	r2, [pc, #124]	; (80032b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003236:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800323a:	6253      	str	r3, [r2, #36]	; 0x24
 800323c:	4b1d      	ldr	r3, [pc, #116]	; (80032b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800323e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003248:	4b1b      	ldr	r3, [pc, #108]	; (80032b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003250:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8003252:	4b18      	ldr	r3, [pc, #96]	; (80032b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	4a17      	ldr	r2, [pc, #92]	; (80032b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003258:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800325c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003264:	d105      	bne.n	8003272 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800326c:	d101      	bne.n	8003272 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800326e:	2301      	movs	r3, #1
 8003270:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	2b01      	cmp	r3, #1
 8003276:	d105      	bne.n	8003284 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003278:	4b10      	ldr	r3, [pc, #64]	; (80032bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a0f      	ldr	r2, [pc, #60]	; (80032bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800327e:	f043 0304 	orr.w	r3, r3, #4
 8003282:	6013      	str	r3, [r2, #0]
 8003284:	4b0d      	ldr	r3, [pc, #52]	; (80032bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f023 0201 	bic.w	r2, r3, #1
 800328c:	490b      	ldr	r1, [pc, #44]	; (80032bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	4313      	orrs	r3, r2
 8003292:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003294:	4b09      	ldr	r3, [pc, #36]	; (80032bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d001      	beq.n	80032a6 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e000      	b.n	80032a8 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80032a6:	2300      	movs	r3, #0
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	371c      	adds	r7, #28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	40023800 	.word	0x40023800
 80032b8:	40007000 	.word	0x40007000
 80032bc:	40023c00 	.word	0x40023c00

080032c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e06e      	b.n	80033b0 <HAL_SPI_Init+0xf0>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d108      	bne.n	80032ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032e2:	d009      	beq.n	80032f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	61da      	str	r2, [r3, #28]
 80032ea:	e005      	b.n	80032f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d106      	bne.n	8003318 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7fe f8ba 	bl	800148c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800332e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003340:	431a      	orrs	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	431a      	orrs	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	695b      	ldr	r3, [r3, #20]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003368:	431a      	orrs	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003372:	431a      	orrs	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800337c:	ea42 0103 	orr.w	r1, r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003384:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	430a      	orrs	r2, r1
 800338e:	601a      	str	r2, [r3, #0]
#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
#else
  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	0c1a      	lsrs	r2, r3, #16
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f002 0204 	and.w	r2, r2, #4
 800339e:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b088      	sub	sp, #32
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	603b      	str	r3, [r7, #0]
 80033c4:	4613      	mov	r3, r2
 80033c6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80033c8:	2300      	movs	r3, #0
 80033ca:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d101      	bne.n	80033da <HAL_SPI_Transmit+0x22>
 80033d6:	2302      	movs	r3, #2
 80033d8:	e126      	b.n	8003628 <HAL_SPI_Transmit+0x270>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033e2:	f7fe f9cf 	bl	8001784 <HAL_GetTick>
 80033e6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80033e8:	88fb      	ldrh	r3, [r7, #6]
 80033ea:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d002      	beq.n	80033fe <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80033f8:	2302      	movs	r3, #2
 80033fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80033fc:	e10b      	b.n	8003616 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <HAL_SPI_Transmit+0x52>
 8003404:	88fb      	ldrh	r3, [r7, #6]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d102      	bne.n	8003410 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800340e:	e102      	b.n	8003616 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2203      	movs	r2, #3
 8003414:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	68ba      	ldr	r2, [r7, #8]
 8003422:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	88fa      	ldrh	r2, [r7, #6]
 8003428:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	88fa      	ldrh	r2, [r7, #6]
 800342e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2200      	movs	r2, #0
 8003434:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2200      	movs	r2, #0
 800343a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003456:	d10f      	bne.n	8003478 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003466:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003476:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003482:	2b40      	cmp	r3, #64	; 0x40
 8003484:	d007      	beq.n	8003496 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003494:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800349e:	d14b      	bne.n	8003538 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d002      	beq.n	80034ae <HAL_SPI_Transmit+0xf6>
 80034a8:	8afb      	ldrh	r3, [r7, #22]
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d13e      	bne.n	800352c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b2:	881a      	ldrh	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034be:	1c9a      	adds	r2, r3, #2
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	3b01      	subs	r3, #1
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80034d2:	e02b      	b.n	800352c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d112      	bne.n	8003508 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e6:	881a      	ldrh	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f2:	1c9a      	adds	r2, r3, #2
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	3b01      	subs	r3, #1
 8003500:	b29a      	uxth	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	86da      	strh	r2, [r3, #54]	; 0x36
 8003506:	e011      	b.n	800352c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003508:	f7fe f93c 	bl	8001784 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	429a      	cmp	r2, r3
 8003516:	d803      	bhi.n	8003520 <HAL_SPI_Transmit+0x168>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800351e:	d102      	bne.n	8003526 <HAL_SPI_Transmit+0x16e>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d102      	bne.n	800352c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	77fb      	strb	r3, [r7, #31]
          goto error;
 800352a:	e074      	b.n	8003616 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003530:	b29b      	uxth	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1ce      	bne.n	80034d4 <HAL_SPI_Transmit+0x11c>
 8003536:	e04c      	b.n	80035d2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d002      	beq.n	8003546 <HAL_SPI_Transmit+0x18e>
 8003540:	8afb      	ldrh	r3, [r7, #22]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d140      	bne.n	80035c8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	330c      	adds	r3, #12
 8003550:	7812      	ldrb	r2, [r2, #0]
 8003552:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003558:	1c5a      	adds	r2, r3, #1
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003562:	b29b      	uxth	r3, r3
 8003564:	3b01      	subs	r3, #1
 8003566:	b29a      	uxth	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800356c:	e02c      	b.n	80035c8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b02      	cmp	r3, #2
 800357a:	d113      	bne.n	80035a4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	330c      	adds	r3, #12
 8003586:	7812      	ldrb	r2, [r2, #0]
 8003588:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358e:	1c5a      	adds	r2, r3, #1
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003598:	b29b      	uxth	r3, r3
 800359a:	3b01      	subs	r3, #1
 800359c:	b29a      	uxth	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	86da      	strh	r2, [r3, #54]	; 0x36
 80035a2:	e011      	b.n	80035c8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035a4:	f7fe f8ee 	bl	8001784 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d803      	bhi.n	80035bc <HAL_SPI_Transmit+0x204>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ba:	d102      	bne.n	80035c2 <HAL_SPI_Transmit+0x20a>
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d102      	bne.n	80035c8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80035c6:	e026      	b.n	8003616 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1cd      	bne.n	800356e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	6839      	ldr	r1, [r7, #0]
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f8c0 	bl	800375c <SPI_EndRxTxTransaction>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d002      	beq.n	80035e8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2220      	movs	r2, #32
 80035e6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d10a      	bne.n	8003606 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035f0:	2300      	movs	r3, #0
 80035f2:	613b      	str	r3, [r7, #16]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	613b      	str	r3, [r7, #16]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800360a:	2b00      	cmp	r3, #0
 800360c:	d002      	beq.n	8003614 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	77fb      	strb	r3, [r7, #31]
 8003612:	e000      	b.n	8003616 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003614:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003626:	7ffb      	ldrb	r3, [r7, #31]
}
 8003628:	4618      	mov	r0, r3
 800362a:	3720      	adds	r7, #32
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800363e:	b2db      	uxtb	r3, r3
}
 8003640:	4618      	mov	r0, r3
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	bc80      	pop	{r7}
 8003648:	4770      	bx	lr
	...

0800364c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b088      	sub	sp, #32
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	603b      	str	r3, [r7, #0]
 8003658:	4613      	mov	r3, r2
 800365a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800365c:	f7fe f892 	bl	8001784 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003664:	1a9b      	subs	r3, r3, r2
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	4413      	add	r3, r2
 800366a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800366c:	f7fe f88a 	bl	8001784 <HAL_GetTick>
 8003670:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003672:	4b39      	ldr	r3, [pc, #228]	; (8003758 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	015b      	lsls	r3, r3, #5
 8003678:	0d1b      	lsrs	r3, r3, #20
 800367a:	69fa      	ldr	r2, [r7, #28]
 800367c:	fb02 f303 	mul.w	r3, r2, r3
 8003680:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003682:	e054      	b.n	800372e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800368a:	d050      	beq.n	800372e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800368c:	f7fe f87a 	bl	8001784 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	69fa      	ldr	r2, [r7, #28]
 8003698:	429a      	cmp	r2, r3
 800369a:	d902      	bls.n	80036a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d13d      	bne.n	800371e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80036b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036ba:	d111      	bne.n	80036e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036c4:	d004      	beq.n	80036d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ce:	d107      	bne.n	80036e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036e8:	d10f      	bne.n	800370a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003708:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e017      	b.n	800374e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d101      	bne.n	8003728 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003724:	2300      	movs	r3, #0
 8003726:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	3b01      	subs	r3, #1
 800372c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	4013      	ands	r3, r2
 8003738:	68ba      	ldr	r2, [r7, #8]
 800373a:	429a      	cmp	r2, r3
 800373c:	bf0c      	ite	eq
 800373e:	2301      	moveq	r3, #1
 8003740:	2300      	movne	r3, #0
 8003742:	b2db      	uxtb	r3, r3
 8003744:	461a      	mov	r2, r3
 8003746:	79fb      	ldrb	r3, [r7, #7]
 8003748:	429a      	cmp	r2, r3
 800374a:	d19b      	bne.n	8003684 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3720      	adds	r7, #32
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	20000004 	.word	0x20000004

0800375c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b088      	sub	sp, #32
 8003760:	af02      	add	r7, sp, #8
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003768:	4b1b      	ldr	r3, [pc, #108]	; (80037d8 <SPI_EndRxTxTransaction+0x7c>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a1b      	ldr	r2, [pc, #108]	; (80037dc <SPI_EndRxTxTransaction+0x80>)
 800376e:	fba2 2303 	umull	r2, r3, r2, r3
 8003772:	0d5b      	lsrs	r3, r3, #21
 8003774:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003778:	fb02 f303 	mul.w	r3, r2, r3
 800377c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003786:	d112      	bne.n	80037ae <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2200      	movs	r2, #0
 8003790:	2180      	movs	r1, #128	; 0x80
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f7ff ff5a 	bl	800364c <SPI_WaitFlagStateUntilTimeout>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d016      	beq.n	80037cc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a2:	f043 0220 	orr.w	r2, r3, #32
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e00f      	b.n	80037ce <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00a      	beq.n	80037ca <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	3b01      	subs	r3, #1
 80037b8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037c4:	2b80      	cmp	r3, #128	; 0x80
 80037c6:	d0f2      	beq.n	80037ae <SPI_EndRxTxTransaction+0x52>
 80037c8:	e000      	b.n	80037cc <SPI_EndRxTxTransaction+0x70>
        break;
 80037ca:	bf00      	nop
  }

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3718      	adds	r7, #24
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	20000004 	.word	0x20000004
 80037dc:	165e9f81 	.word	0x165e9f81

080037e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d101      	bne.n	80037f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e03f      	b.n	8003872 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d106      	bne.n	800380c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7fd feb6 	bl	8001578 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2224      	movs	r2, #36	; 0x24
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68da      	ldr	r2, [r3, #12]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003822:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f000 f829 	bl	800387c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	691a      	ldr	r2, [r3, #16]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003838:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	695a      	ldr	r2, [r3, #20]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003848:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68da      	ldr	r2, [r3, #12]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003858:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2220      	movs	r2, #32
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2220      	movs	r2, #32
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
	...

0800387c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	68da      	ldr	r2, [r3, #12]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	430a      	orrs	r2, r1
 8003898:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	431a      	orrs	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	431a      	orrs	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	69db      	ldr	r3, [r3, #28]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80038bc:	f023 030c 	bic.w	r3, r3, #12
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	6812      	ldr	r2, [r2, #0]
 80038c4:	68b9      	ldr	r1, [r7, #8]
 80038c6:	430b      	orrs	r3, r1
 80038c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	699a      	ldr	r2, [r3, #24]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	430a      	orrs	r2, r1
 80038de:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a55      	ldr	r2, [pc, #340]	; (8003a3c <UART_SetConfig+0x1c0>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d103      	bne.n	80038f2 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80038ea:	f7ff fc75 	bl	80031d8 <HAL_RCC_GetPCLK2Freq>
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	e002      	b.n	80038f8 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80038f2:	f7ff fc5d 	bl	80031b0 <HAL_RCC_GetPCLK1Freq>
 80038f6:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003900:	d14c      	bne.n	800399c <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	4613      	mov	r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	009a      	lsls	r2, r3, #2
 800390c:	441a      	add	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	fbb2 f3f3 	udiv	r3, r2, r3
 8003918:	4a49      	ldr	r2, [pc, #292]	; (8003a40 <UART_SetConfig+0x1c4>)
 800391a:	fba2 2303 	umull	r2, r3, r2, r3
 800391e:	095b      	lsrs	r3, r3, #5
 8003920:	0119      	lsls	r1, r3, #4
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	4613      	mov	r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	4413      	add	r3, r2
 800392a:	009a      	lsls	r2, r3, #2
 800392c:	441a      	add	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	fbb2 f2f3 	udiv	r2, r2, r3
 8003938:	4b41      	ldr	r3, [pc, #260]	; (8003a40 <UART_SetConfig+0x1c4>)
 800393a:	fba3 0302 	umull	r0, r3, r3, r2
 800393e:	095b      	lsrs	r3, r3, #5
 8003940:	2064      	movs	r0, #100	; 0x64
 8003942:	fb00 f303 	mul.w	r3, r0, r3
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	00db      	lsls	r3, r3, #3
 800394a:	3332      	adds	r3, #50	; 0x32
 800394c:	4a3c      	ldr	r2, [pc, #240]	; (8003a40 <UART_SetConfig+0x1c4>)
 800394e:	fba2 2303 	umull	r2, r3, r2, r3
 8003952:	095b      	lsrs	r3, r3, #5
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800395a:	4419      	add	r1, r3
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	4613      	mov	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	4413      	add	r3, r2
 8003964:	009a      	lsls	r2, r3, #2
 8003966:	441a      	add	r2, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003972:	4b33      	ldr	r3, [pc, #204]	; (8003a40 <UART_SetConfig+0x1c4>)
 8003974:	fba3 0302 	umull	r0, r3, r3, r2
 8003978:	095b      	lsrs	r3, r3, #5
 800397a:	2064      	movs	r0, #100	; 0x64
 800397c:	fb00 f303 	mul.w	r3, r0, r3
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	00db      	lsls	r3, r3, #3
 8003984:	3332      	adds	r3, #50	; 0x32
 8003986:	4a2e      	ldr	r2, [pc, #184]	; (8003a40 <UART_SetConfig+0x1c4>)
 8003988:	fba2 2303 	umull	r2, r3, r2, r3
 800398c:	095b      	lsrs	r3, r3, #5
 800398e:	f003 0207 	and.w	r2, r3, #7
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	440a      	add	r2, r1
 8003998:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800399a:	e04a      	b.n	8003a32 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	4613      	mov	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	4413      	add	r3, r2
 80039a4:	009a      	lsls	r2, r3, #2
 80039a6:	441a      	add	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b2:	4a23      	ldr	r2, [pc, #140]	; (8003a40 <UART_SetConfig+0x1c4>)
 80039b4:	fba2 2303 	umull	r2, r3, r2, r3
 80039b8:	095b      	lsrs	r3, r3, #5
 80039ba:	0119      	lsls	r1, r3, #4
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	009a      	lsls	r2, r3, #2
 80039c6:	441a      	add	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80039d2:	4b1b      	ldr	r3, [pc, #108]	; (8003a40 <UART_SetConfig+0x1c4>)
 80039d4:	fba3 0302 	umull	r0, r3, r3, r2
 80039d8:	095b      	lsrs	r3, r3, #5
 80039da:	2064      	movs	r0, #100	; 0x64
 80039dc:	fb00 f303 	mul.w	r3, r0, r3
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	3332      	adds	r3, #50	; 0x32
 80039e6:	4a16      	ldr	r2, [pc, #88]	; (8003a40 <UART_SetConfig+0x1c4>)
 80039e8:	fba2 2303 	umull	r2, r3, r2, r3
 80039ec:	095b      	lsrs	r3, r3, #5
 80039ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039f2:	4419      	add	r1, r3
 80039f4:	68fa      	ldr	r2, [r7, #12]
 80039f6:	4613      	mov	r3, r2
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	4413      	add	r3, r2
 80039fc:	009a      	lsls	r2, r3, #2
 80039fe:	441a      	add	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a0a:	4b0d      	ldr	r3, [pc, #52]	; (8003a40 <UART_SetConfig+0x1c4>)
 8003a0c:	fba3 0302 	umull	r0, r3, r3, r2
 8003a10:	095b      	lsrs	r3, r3, #5
 8003a12:	2064      	movs	r0, #100	; 0x64
 8003a14:	fb00 f303 	mul.w	r3, r0, r3
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	3332      	adds	r3, #50	; 0x32
 8003a1e:	4a08      	ldr	r2, [pc, #32]	; (8003a40 <UART_SetConfig+0x1c4>)
 8003a20:	fba2 2303 	umull	r2, r3, r2, r3
 8003a24:	095b      	lsrs	r3, r3, #5
 8003a26:	f003 020f 	and.w	r2, r3, #15
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	440a      	add	r2, r1
 8003a30:	609a      	str	r2, [r3, #8]
}
 8003a32:	bf00      	nop
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40013800 	.word	0x40013800
 8003a40:	51eb851f 	.word	0x51eb851f

08003a44 <__libc_init_array>:
 8003a44:	b570      	push	{r4, r5, r6, lr}
 8003a46:	2600      	movs	r6, #0
 8003a48:	4d0c      	ldr	r5, [pc, #48]	; (8003a7c <__libc_init_array+0x38>)
 8003a4a:	4c0d      	ldr	r4, [pc, #52]	; (8003a80 <__libc_init_array+0x3c>)
 8003a4c:	1b64      	subs	r4, r4, r5
 8003a4e:	10a4      	asrs	r4, r4, #2
 8003a50:	42a6      	cmp	r6, r4
 8003a52:	d109      	bne.n	8003a68 <__libc_init_array+0x24>
 8003a54:	f000 f822 	bl	8003a9c <_init>
 8003a58:	2600      	movs	r6, #0
 8003a5a:	4d0a      	ldr	r5, [pc, #40]	; (8003a84 <__libc_init_array+0x40>)
 8003a5c:	4c0a      	ldr	r4, [pc, #40]	; (8003a88 <__libc_init_array+0x44>)
 8003a5e:	1b64      	subs	r4, r4, r5
 8003a60:	10a4      	asrs	r4, r4, #2
 8003a62:	42a6      	cmp	r6, r4
 8003a64:	d105      	bne.n	8003a72 <__libc_init_array+0x2e>
 8003a66:	bd70      	pop	{r4, r5, r6, pc}
 8003a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a6c:	4798      	blx	r3
 8003a6e:	3601      	adds	r6, #1
 8003a70:	e7ee      	b.n	8003a50 <__libc_init_array+0xc>
 8003a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a76:	4798      	blx	r3
 8003a78:	3601      	adds	r6, #1
 8003a7a:	e7f2      	b.n	8003a62 <__libc_init_array+0x1e>
 8003a7c:	080054fc 	.word	0x080054fc
 8003a80:	080054fc 	.word	0x080054fc
 8003a84:	080054fc 	.word	0x080054fc
 8003a88:	08005500 	.word	0x08005500

08003a8c <memset>:
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	4402      	add	r2, r0
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d100      	bne.n	8003a96 <memset+0xa>
 8003a94:	4770      	bx	lr
 8003a96:	f803 1b01 	strb.w	r1, [r3], #1
 8003a9a:	e7f9      	b.n	8003a90 <memset+0x4>

08003a9c <_init>:
 8003a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a9e:	bf00      	nop
 8003aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aa2:	bc08      	pop	{r3}
 8003aa4:	469e      	mov	lr, r3
 8003aa6:	4770      	bx	lr

08003aa8 <_fini>:
 8003aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aaa:	bf00      	nop
 8003aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aae:	bc08      	pop	{r3}
 8003ab0:	469e      	mov	lr, r3
 8003ab2:	4770      	bx	lr
