Analysis & Synthesis report for StructuralModeling
Sun Mar 25 20:48:51 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|state
 10. State Machine - |top|serial_port:serial_port_intz|serial_port_tx_fsm:tx_fsm_inst|transmitter_state
 11. State Machine - |top|serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst|receiver_state
 12. State Machine - |top|seven_segment_display:seven_segment_display_instance|current_state
 13. State Machine - |top|ascii_gcinstr:ascii_gcinstr_instr|state
 14. State Machine - |top|ps2_ascii:ps2_ascii_inst|keyboard_state
 15. State Machine - |top|ps2_keyboard_controller:ps2_kbd_cntrl_inst|keyboard_state
 16. State Machine - |top|ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_transceiver_state
 17. State Machine - |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|fc_fsm_state
 18. State Machine - |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dfu_state
 19. State Machine - |top|graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl|sram_cntrl_state
 20. State Machine - |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|state
 21. State Machine - |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|rasterizer_state
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Added for RAM Pass-Through Logic
 27. Registers Packed Into Inferred Megafunctions
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component
 30. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated
 31. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_677:rdptr_g1p
 32. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_2lc:wrptr_g1p
 33. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|altsyncram_6271:fifo_ram
 34. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 35. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 36. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|dffpipe_3dc:wraclr
 37. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 38. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17
 39. Source assignments for merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram
 40. Source assignments for merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram
 41. Source assignments for merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram
 42. Source assignments for graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_bko1:auto_generated
 43. Source assignments for graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_glo1:auto_generated
 44. Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_upo1:auto_generated
 45. Source assignments for ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0|altsyncram_5f01:auto_generated
 46. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: sync:sys_reset_sync
 48. Parameter Settings for User Entity Instance: sync:display_reset_sync
 49. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst
 50. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo
 51. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst
 52. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit
 53. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst
 54. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo
 55. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst
 56. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|wb_arbiter:the_arbiter
 57. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl
 58. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|framereader:framereader_inst
 59. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo
 60. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst
 61. Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component
 62. Parameter Settings for User Entity Instance: ps2_keyboard_controller:ps2_kbd_cntrl_inst
 63. Parameter Settings for User Entity Instance: ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst
 64. Parameter Settings for User Entity Instance: ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst
 65. Parameter Settings for User Entity Instance: fifo_1c1r1w:ascii_buffer
 66. Parameter Settings for User Entity Instance: fifo_1c1r1w:ascii_buffer|dp_ram_1c1r1w:memory_inst
 67. Parameter Settings for User Entity Instance: sync:sync_seven_segment
 68. Parameter Settings for User Entity Instance: serial_port:serial_port_intz
 69. Parameter Settings for User Entity Instance: serial_port:serial_port_intz|sync:sync_instance
 70. Parameter Settings for User Entity Instance: serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst
 71. Parameter Settings for User Entity Instance: serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst
 72. Parameter Settings for User Entity Instance: serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst|dp_ram_1c1r1w:memory_inst
 73. Parameter Settings for User Entity Instance: serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst
 74. Parameter Settings for User Entity Instance: serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst|dp_ram_1c1r1w:memory_inst
 75. Parameter Settings for User Entity Instance: serial_port:serial_port_intz|serial_port_tx_fsm:tx_fsm_inst
 76. Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance
 77. Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo
 78. Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst
 79. Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo
 80. Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst
 81. Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo
 82. Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst
 83. Parameter Settings for Inferred Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0
 84. Parameter Settings for Inferred Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0
 85. Parameter Settings for Inferred Entity Instance: graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0
 86. Parameter Settings for Inferred Entity Instance: ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0
 87. Parameter Settings for Inferred Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0
 88. altpll Parameter Settings by Entity Instance
 89. dcfifo Parameter Settings by Entity Instance
 90. scfifo Parameter Settings by Entity Instance
 91. altsyncram Parameter Settings by Entity Instance
 92. lpm_mult Parameter Settings by Entity Instance
 93. Port Connectivity Checks: "merge_fifo:merge_fifo_instance"
 94. Port Connectivity Checks: "serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst"
 95. Port Connectivity Checks: "serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst"
 96. Port Connectivity Checks: "serial_port:serial_port_intz"
 97. Port Connectivity Checks: "sync:sync_seven_segment"
 98. Port Connectivity Checks: "fifo_1c1r1w:ascii_buffer"
 99. Port Connectivity Checks: "ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst"
100. Port Connectivity Checks: "graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo"
101. Port Connectivity Checks: "graphics_controller:gcntrl_inst|framereader:framereader_inst"
102. Port Connectivity Checks: "graphics_controller:gcntrl_inst|wb_arbiter:the_arbiter"
103. Port Connectivity Checks: "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo"
104. Port Connectivity Checks: "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo"
105. Port Connectivity Checks: "sync:display_reset_sync"
106. Port Connectivity Checks: "sync:sys_reset_sync"
107. Post-Synthesis Netlist Statistics for Top Partition
108. Elapsed Time Per Partition
109. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 25 20:48:51 2018           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; StructuralModeling                              ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,291                                           ;
;     Total combinational functions  ; 2,539                                           ;
;     Dedicated logic registers      ; 1,618                                           ;
; Total registers                    ; 1618                                            ;
; Total pins                         ; 163                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 56,320                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top                ; StructuralModeling ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                      ; Library ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../serial_port/src/serial_port.vhd                         ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd                                       ;         ;
; ../../serial_port/src/serial_port_pkg.vhd                     ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_pkg.vhd                                   ;         ;
; ../../serial_port/src/serial_port_tx_fsm.vhd                  ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd                                ;         ;
; ../../serial_port/src/serial_port_rx_fsm.vhd                  ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd                                ;         ;
; ../src/top.vhd                                                ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd                                                       ;         ;
; ../../graphics_controller/src/framereader/ltm_cntrl.vhd       ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd                     ;         ;
; ../../graphics_controller/src/framereader/framereader.vhd     ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd                   ;         ;
; ../../graphics_controller/src/sram/sram_controller_wb.vhd     ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd                   ;         ;
; ../../graphics_controller/src/wb_arbiter/wb_arbiter.vhd       ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd                     ;         ;
; ../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd   ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd                 ;         ;
; ../../graphics_controller/src/rasterizer/rasterizer.vhd       ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd                     ;         ;
; ../../graphics_controller/src/rasterizer/fb_writer.vhd        ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd                      ;         ;
; ../../seven_segment_display/src/seven_segment_display_pkg.vhd ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display_pkg.vhd               ;         ;
; ../../seven_segment_display/src/seven_segment_display.vhd     ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd                   ;         ;
; ../../graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd   ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd                 ;         ;
; ../../graphics_controller/src/sram/sram_pkg.vhd               ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_pkg.vhd                             ;         ;
; ../../graphics_controller/src/rasterizer/rasterizer_pkg.vhd   ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_pkg.vhd                 ;         ;
; ../../graphics_controller/src/framereader/framereader_pkg.vhd ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader_pkg.vhd               ;         ;
; ../../rom/src/rom_sync_1r.vhd                                 ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd                                               ;         ;
; ../../rom/src/rom_pkg.vhd                                     ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd                                                   ;         ;
; ../../ram/src/ram_pkg.vhd                                     ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/ram_pkg.vhd                                                   ;         ;
; ../../ram/src/fifo_1c1r1w.vhd                                 ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd                                               ;         ;
; ../../ram/src/dp_ram_1c1r1w.vhd                               ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd                                             ;         ;
; ../../ps2_ascii/src/ps2_ascii_pkg.vhd                         ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii_pkg.vhd                                       ;         ;
; ../../ps2_ascii/src/ps2_ascii.vhd                             ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd                                           ;         ;
; ../../ps2/src/ps2_transceiver_pkg.vhd                         ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver_pkg.vhd                                       ;         ;
; ../../ps2/src/ps2_transceiver.vhd                             ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd                                           ;         ;
; ../../ps2/src/ps2_keyboard_controller_pkg.vhd                 ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller_pkg.vhd                               ;         ;
; ../../ps2/src/ps2_keyboard_controller.vhd                     ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd                                   ;         ;
; ../../merge_fifo/merge_fifo_pkg.vhd                           ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo_pkg.vhd                                         ;         ;
; ../../merge_fifo/merge_fifo.vhd                               ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd                                             ;         ;
; ../../merge_fifo/alt_fwft_fifo.vhd                            ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd                                          ;         ;
; ../../math/src/math_pkg.vhd                                   ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd                                                 ;         ;
; ../../graphics_controller/src/graphics_controller_pkg.vhd     ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd                   ;         ;
; ../../graphics_controller/src/graphics_controller.vhd         ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd                       ;         ;
; ../../ascii_gcinstr/src/ascii_gcinstr_pkg.vhd                 ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr_pkg.vhd                               ;         ;
; ../../ascii_gcinstr/src/ascii_gcinstr.vhd                     ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd                                   ;         ;
; ../../synchronizer/src/sync_pkg.vhd                           ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync_pkg.vhd                                         ;         ;
; ../../synchronizer/src/sync.vhd                               ; yes             ; User VHDL File                                        ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd                                             ;         ;
; pll.vhd                                                       ; yes             ; User Wizard-Generated File                            ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd                                                   ;         ;
; altpll.tdf                                                    ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf                                                                                    ;         ;
; aglobal170.inc                                                ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                                ;         ;
; stratix_pll.inc                                               ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                               ;         ;
; stratixii_pll.inc                                             ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                             ;         ;
; cycloneii_pll.inc                                             ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                             ;         ;
; db/pll_altpll.v                                               ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v                                           ;         ;
; dcfifo.tdf                                                    ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                    ;         ;
; lpm_counter.inc                                               ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                               ;         ;
; lpm_add_sub.inc                                               ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                               ;         ;
; altdpram.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                                  ;         ;
; a_graycounter.inc                                             ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                             ;         ;
; a_fefifo.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                  ;         ;
; a_gray2bin.inc                                                ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                ;         ;
; dffpipe.inc                                                   ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                   ;         ;
; alt_sync_fifo.inc                                             ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                             ;         ;
; lpm_compare.inc                                               ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                               ;         ;
; altsyncram_fifo.inc                                           ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                           ;         ;
; db/dcfifo_ifj1.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf                                        ;         ;
; db/a_graycounter_677.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_677.tdf                                  ;         ;
; db/a_graycounter_2lc.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_2lc.tdf                                  ;         ;
; db/altsyncram_6271.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_6271.tdf                                    ;         ;
; db/alt_synch_pipe_9pl.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_9pl.tdf                                 ;         ;
; db/dffpipe_qe9.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_qe9.tdf                                        ;         ;
; db/dffpipe_3dc.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_3dc.tdf                                        ;         ;
; db/alt_synch_pipe_apl.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_apl.tdf                                 ;         ;
; db/dffpipe_re9.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_re9.tdf                                        ;         ;
; db/cmpr_o76.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cmpr_o76.tdf                                           ;         ;
; scfifo.tdf                                                    ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                    ;         ;
; a_regfifo.inc                                                 ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                 ;         ;
; a_dpfifo.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                  ;         ;
; a_i2fifo.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                  ;         ;
; a_fffifo.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                  ;         ;
; a_f2fifo.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                  ;         ;
; db/scfifo_ka31.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/scfifo_ka31.tdf                                        ;         ;
; db/a_dpfifo_rg31.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf                                      ;         ;
; db/altsyncram_p7h1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_p7h1.tdf                                    ;         ;
; db/cmpr_gs8.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cmpr_gs8.tdf                                           ;         ;
; db/cntr_tnb.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_tnb.tdf                                           ;         ;
; db/cntr_ao7.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_ao7.tdf                                           ;         ;
; db/cntr_unb.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_unb.tdf                                           ;         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                ;         ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                         ;         ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                   ;         ;
; lpm_decode.inc                                                ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                ;         ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                 ;         ;
; altrom.inc                                                    ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                    ;         ;
; altram.inc                                                    ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                                                    ;         ;
; db/altsyncram_bko1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_bko1.tdf                                    ;         ;
; db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif ;         ;
; db/altsyncram_glo1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_glo1.tdf                                    ;         ;
; db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif ;         ;
; db/altsyncram_upo1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_upo1.tdf                                    ;         ;
; db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif ;         ;
; db/altsyncram_5f01.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_5f01.tdf                                    ;         ;
; lpm_mult.tdf                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                  ;         ;
; multcore.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/multcore.inc                                                                                  ;         ;
; bypassff.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                                                                  ;         ;
; altshift.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                                                                  ;         ;
; multcore.tdf                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/multcore.tdf                                                                                  ;         ;
; csa_add.inc                                                   ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/csa_add.inc                                                                                   ;         ;
; mpar_add.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.inc                                                                                  ;         ;
; muleabz.inc                                                   ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/muleabz.inc                                                                                   ;         ;
; mul_lfrg.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                  ;         ;
; mul_boothc.inc                                                ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                                ;         ;
; alt_ded_mult.inc                                              ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                              ;         ;
; alt_ded_mult_y.inc                                            ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                            ;         ;
; mpar_add.tdf                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                                  ;         ;
; lpm_add_sub.tdf                                               ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                               ;         ;
; addcore.inc                                                   ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/addcore.inc                                                                                   ;         ;
; look_add.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/look_add.inc                                                                                  ;         ;
; alt_stratix_add_sub.inc                                       ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                       ;         ;
; db/add_sub_ngh.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/add_sub_ngh.tdf                                        ;         ;
; db/add_sub_rgh.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/add_sub_rgh.tdf                                        ;         ;
; altshift.tdf                                                  ; yes             ; Megafunction                                          ; /opt/intelfpga/17.0/quartus/libraries/megafunctions/altshift.tdf                                                                                  ;         ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,291     ;
;                                             ;           ;
; Total combinational functions               ; 2539      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1225      ;
;     -- 3 input functions                    ; 817       ;
;     -- <=2 input functions                  ; 497       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2109      ;
;     -- arithmetic mode                      ; 430       ;
;                                             ;           ;
; Total registers                             ; 1618      ;
;     -- Dedicated logic registers            ; 1618      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 163       ;
; Total memory bits                           ; 56320     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1826      ;
; Total fan-out                               ; 17697     ;
; Average fan-out                             ; 3.68      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                   ; Entity Name             ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |top                                                      ; 2539 (1)            ; 1618 (0)                  ; 56320       ; 0            ; 0       ; 0         ; 163  ; 0            ; |top                                                                                                                                                                                                                  ; top                     ; work         ;
;    |ascii_gcinstr:ascii_gcinstr_instrKeyb|                ; 150 (150)           ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ascii_gcinstr:ascii_gcinstr_instrKeyb                                                                                                                                                                            ; ascii_gcinstr           ; work         ;
;    |ascii_gcinstr:ascii_gcinstr_instr|                    ; 150 (150)           ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ascii_gcinstr:ascii_gcinstr_instr                                                                                                                                                                                ; ascii_gcinstr           ; work         ;
;    |fifo_1c1r1w:ascii_buffer|                             ; 62 (14)             ; 80 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_1c1r1w:ascii_buffer                                                                                                                                                                                         ; fifo_1c1r1w             ; work         ;
;       |dp_ram_1c1r1w:memory_inst|                         ; 48 (48)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_1c1r1w:ascii_buffer|dp_ram_1c1r1w:memory_inst                                                                                                                                                               ; dp_ram_1c1r1w           ; work         ;
;    |graphics_controller:gcntrl_inst|                      ; 1467 (0)            ; 971 (0)                   ; 46784       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst                                                                                                                                                                                  ; graphics_controller     ; work         ;
;       |framereader:framereader_inst|                      ; 291 (114)           ; 248 (30)                  ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst                                                                                                                                                     ; framereader             ; work         ;
;          |dcfifo:dcfifo_component|                        ; 64 (0)              ; 109 (0)                   ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component                                                                                                                             ; dcfifo                  ; work         ;
;             |dcfifo_ifj1:auto_generated|                  ; 64 (6)              ; 109 (33)                  ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated                                                                                                  ; dcfifo_ifj1             ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|              ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                      ; a_graycounter_2lc       ; work         ;
;                |a_graycounter_677:rdptr_g1p|              ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_677:rdptr_g1p                                                                      ; a_graycounter_677       ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|               ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                       ; alt_synch_pipe_9pl      ; work         ;
;                   |dffpipe_qe9:dffpipe12|                 ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12                                                 ; dffpipe_qe9             ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|               ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                       ; alt_synch_pipe_apl      ; work         ;
;                   |dffpipe_re9:dffpipe17|                 ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17                                                 ; dffpipe_re9             ; work         ;
;                |altsyncram_6271:fifo_ram|                 ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|altsyncram_6271:fifo_ram                                                                         ; altsyncram_6271         ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                         ; cmpr_o76                ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                          ; cmpr_o76                ; work         ;
;                |dffpipe_3dc:wraclr|                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|dffpipe_3dc:wraclr                                                                               ; dffpipe_3dc             ; work         ;
;          |fifo_1c1r1w:fifo|                               ; 113 (70)            ; 109 (23)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo                                                                                                                                    ; fifo_1c1r1w             ; work         ;
;             |dp_ram_1c1r1w:memory_inst|                   ; 43 (43)             ; 86 (86)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst                                                                                                          ; dp_ram_1c1r1w           ; work         ;
;                |altsyncram:ram_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0                                                                                     ; altsyncram              ; work         ;
;                   |altsyncram_upo1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_upo1:auto_generated                                                      ; altsyncram_upo1         ; work         ;
;       |ltm_cntrl:ltm|                                     ; 73 (73)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|ltm_cntrl:ltm                                                                                                                                                                    ; ltm_cntrl               ; work         ;
;       |rasterizer:rasterizer_inst|                        ; 1029 (0)            ; 610 (0)                   ; 5824        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst                                                                                                                                                       ; rasterizer              ; work         ;
;          |fb_writer:wb_mem_cntrl_inst|                    ; 126 (23)            ; 176 (8)                   ; 2240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst                                                                                                                           ; fb_writer               ; work         ;
;             |fifo_1c1r1w:framebuffer_fifo|                ; 103 (26)            ; 168 (14)                  ; 2240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo                                                                                              ; fifo_1c1r1w             ; work         ;
;                |dp_ram_1c1r1w:memory_inst|                ; 77 (77)             ; 154 (154)                 ; 2240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst                                                                    ; dp_ram_1c1r1w           ; work         ;
;                   |altsyncram:ram_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 2240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0                                               ; altsyncram              ; work         ;
;                      |altsyncram_glo1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 2240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_glo1:auto_generated                ; altsyncram_glo1         ; work         ;
;          |fifo_1c1r1w:instruction_fifo|                   ; 145 (26)            ; 252 (14)                  ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo                                                                                                                          ; fifo_1c1r1w             ; work         ;
;             |dp_ram_1c1r1w:memory_inst|                   ; 119 (119)           ; 238 (238)                 ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst                                                                                                ; dp_ram_1c1r1w           ; work         ;
;                |altsyncram:ram_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0                                                                           ; altsyncram              ; work         ;
;                   |altsyncram_bko1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_bko1:auto_generated                                            ; altsyncram_bko1         ; work         ;
;          |rasterizer_fsm:rasterizer_unit|                 ; 758 (730)           ; 182 (182)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit                                                                                                                        ; rasterizer_fsm          ; work         ;
;             |lpm_mult:Mult0|                              ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0                                                                                                         ; lpm_mult                ; work         ;
;                |multcore:mult_core|                       ; 28 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore                ; work         ;
;                   |mpar_add:padder|                       ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                ; work         ;
;                      |lpm_add_sub:adder[0]|               ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub             ; work         ;
;                         |add_sub_ngh:auto_generated|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh             ; work         ;
;                      |mpar_add:sub_par_add|               ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                ; work         ;
;                         |lpm_add_sub:adder[0]|            ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub             ; work         ;
;                            |add_sub_rgh:auto_generated|   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; add_sub_rgh             ; work         ;
;       |sram_controller_wb:sram_cntrl|                     ; 69 (69)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl                                                                                                                                                    ; sram_controller_wb      ; work         ;
;       |wb_arbiter:the_arbiter|                            ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|graphics_controller:gcntrl_inst|wb_arbiter:the_arbiter                                                                                                                                                           ; wb_arbiter              ; work         ;
;    |merge_fifo:merge_fifo_instance|                       ; 186 (113)           ; 50 (0)                    ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance                                                                                                                                                                                   ; merge_fifo              ; work         ;
;       |alt_fwft_fifo:p0_fifo|                             ; 29 (0)              ; 19 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo                                                                                                                                                             ; alt_fwft_fifo           ; work         ;
;          |scfifo:scfifo_inst|                             ; 29 (0)              ; 19 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst                                                                                                                                          ; scfifo                  ; work         ;
;             |scfifo_ka31:auto_generated|                  ; 29 (0)              ; 19 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated                                                                                                               ; scfifo_ka31             ; work         ;
;                |a_dpfifo_rg31:dpfifo|                     ; 29 (21)             ; 19 (11)                   ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo                                                                                          ; a_dpfifo_rg31           ; work         ;
;                   |altsyncram_p7h1:FIFOram|               ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram                                                                  ; altsyncram_p7h1         ; work         ;
;                   |cntr_ao7:usedw_counter|                ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_ao7:usedw_counter                                                                   ; cntr_ao7                ; work         ;
;                   |cntr_tnb:rd_ptr_msb|                   ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_tnb:rd_ptr_msb                                                                      ; cntr_tnb                ; work         ;
;                   |cntr_unb:wr_ptr|                       ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_unb:wr_ptr                                                                          ; cntr_unb                ; work         ;
;       |alt_fwft_fifo:p1_fifo|                             ; 29 (0)              ; 19 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo                                                                                                                                                             ; alt_fwft_fifo           ; work         ;
;          |scfifo:scfifo_inst|                             ; 29 (0)              ; 19 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst                                                                                                                                          ; scfifo                  ; work         ;
;             |scfifo_ka31:auto_generated|                  ; 29 (0)              ; 19 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated                                                                                                               ; scfifo_ka31             ; work         ;
;                |a_dpfifo_rg31:dpfifo|                     ; 29 (21)             ; 19 (11)                   ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo                                                                                          ; a_dpfifo_rg31           ; work         ;
;                   |altsyncram_p7h1:FIFOram|               ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram                                                                  ; altsyncram_p7h1         ; work         ;
;                   |cntr_ao7:usedw_counter|                ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_ao7:usedw_counter                                                                   ; cntr_ao7                ; work         ;
;                   |cntr_tnb:rd_ptr_msb|                   ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_tnb:rd_ptr_msb                                                                      ; cntr_tnb                ; work         ;
;                   |cntr_unb:wr_ptr|                       ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_unb:wr_ptr                                                                          ; cntr_unb                ; work         ;
;       |alt_fwft_fifo:p2_fifo|                             ; 15 (0)              ; 12 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo                                                                                                                                                             ; alt_fwft_fifo           ; work         ;
;          |scfifo:scfifo_inst|                             ; 15 (0)              ; 12 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst                                                                                                                                          ; scfifo                  ; work         ;
;             |scfifo_ka31:auto_generated|                  ; 15 (0)              ; 12 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated                                                                                                               ; scfifo_ka31             ; work         ;
;                |a_dpfifo_rg31:dpfifo|                     ; 15 (9)              ; 12 (7)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo                                                                                          ; a_dpfifo_rg31           ; work         ;
;                   |altsyncram_p7h1:FIFOram|               ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram                                                                  ; altsyncram_p7h1         ; work         ;
;                   |cmpr_gs8:three_comparison|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cmpr_gs8:three_comparison                                                                ; cmpr_gs8                ; work         ;
;                   |cntr_ao7:usedw_counter|                ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_ao7:usedw_counter                                                                   ; cntr_ao7                ; work         ;
;                   |cntr_tnb:rd_ptr_msb|                   ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_tnb:rd_ptr_msb                                                                      ; cntr_tnb                ; work         ;
;    |pll:pll_inst|                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_inst                                                                                                                                                                                                     ; pll                     ; work         ;
;       |altpll:altpll_component|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_inst|altpll:altpll_component                                                                                                                                                                             ; altpll                  ; work         ;
;          |pll_altpll:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                   ; pll_altpll              ; work         ;
;    |ps2_ascii:ps2_ascii_inst|                             ; 59 (59)             ; 21 (21)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2_ascii:ps2_ascii_inst                                                                                                                                                                                         ; ps2_ascii               ; work         ;
;       |rom_sync_1r:ascii_rom_inst|                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst                                                                                                                                                              ; rom_sync_1r             ; work         ;
;          |altsyncram:Mux7_rtl_0|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0                                                                                                                                        ; altsyncram              ; work         ;
;             |altsyncram_5f01:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0|altsyncram_5f01:auto_generated                                                                                                         ; altsyncram_5f01         ; work         ;
;    |ps2_keyboard_controller:ps2_kbd_cntrl_inst|           ; 168 (18)            ; 112 (20)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2_keyboard_controller:ps2_kbd_cntrl_inst                                                                                                                                                                       ; ps2_keyboard_controller ; work         ;
;       |ps2_transceiver:ps2_transceiver_inst|              ; 150 (150)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst                                                                                                                                  ; ps2_transceiver         ; work         ;
;    |serial_port:serial_port_intz|                         ; 230 (0)             ; 236 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|serial_port:serial_port_intz                                                                                                                                                                                     ; serial_port             ; work         ;
;       |fifo_1c1r1w:rx_fifo_inst|                          ; 62 (14)             ; 80 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst                                                                                                                                                            ; fifo_1c1r1w             ; work         ;
;          |dp_ram_1c1r1w:memory_inst|                      ; 48 (48)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst|dp_ram_1c1r1w:memory_inst                                                                                                                                  ; dp_ram_1c1r1w           ; work         ;
;       |fifo_1c1r1w:tx_fifo_inst|                          ; 62 (14)             ; 80 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst                                                                                                                                                            ; fifo_1c1r1w             ; work         ;
;          |dp_ram_1c1r1w:memory_inst|                      ; 48 (48)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst|dp_ram_1c1r1w:memory_inst                                                                                                                                  ; dp_ram_1c1r1w           ; work         ;
;       |serial_port_rx_fsm:rx_fsm_inst|                    ; 63 (63)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst                                                                                                                                                      ; serial_port_rx_fsm      ; work         ;
;       |serial_port_tx_fsm:tx_fsm_inst|                    ; 42 (42)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|serial_port:serial_port_intz|serial_port_tx_fsm:tx_fsm_inst                                                                                                                                                      ; serial_port_tx_fsm      ; work         ;
;       |sync:sync_instance|                                ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|serial_port:serial_port_intz|sync:sync_instance                                                                                                                                                                  ; sync                    ; work         ;
;    |seven_segment_display:seven_segment_display_instance| ; 66 (66)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seven_segment_display:seven_segment_display_instance                                                                                                                                                             ; seven_segment_display   ; work         ;
;    |sync:display_reset_sync|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sync:display_reset_sync                                                                                                                                                                                          ; sync                    ; work         ;
;    |sync:sync_seven_segment|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sync:sync_seven_segment                                                                                                                                                                                          ; sync                    ; work         ;
;    |sync:sys_reset_sync|                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sync:sys_reset_sync                                                                                                                                                                                              ; sync                    ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|altsyncram_6271:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; None                                                      ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_upo1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_glo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 35           ; 64           ; 35           ; 2240  ; db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_bko1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 64           ; 56           ; 64           ; 56           ; 3584  ; db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif ;
; merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 8            ; 56           ; 8            ; 56           ; 448   ; None                                                      ;
; merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 8            ; 56           ; 8            ; 56           ; 448   ; None                                                      ;
; merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 8            ; 56           ; 8            ; 56           ; 448   ; None                                                      ;
; ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0|altsyncram_5f01:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192  ; StructuralModeling.top0.rtl.mif                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|state                                          ;
+------------------------+------------------------+-----------------------+--------------------+------------+
; Name                   ; state.SEND_INSTRUCTION ; state.READ_HEX_STRING ; state.READ_COMMAND ; state.IDLE ;
+------------------------+------------------------+-----------------------+--------------------+------------+
; state.IDLE             ; 0                      ; 0                     ; 0                  ; 0          ;
; state.READ_COMMAND     ; 0                      ; 0                     ; 1                  ; 1          ;
; state.READ_HEX_STRING  ; 0                      ; 1                     ; 0                  ; 1          ;
; state.SEND_INSTRUCTION ; 1                      ; 0                     ; 0                  ; 1          ;
+------------------------+------------------------+-----------------------+--------------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|serial_port:serial_port_intz|serial_port_tx_fsm:tx_fsm_inst|transmitter_state                                                                                                                                                                                                       ;
+--------------------------------------+---------------------------------+--------------------------------------+---------------------------------+----------------------------+----------------------------------+----------------------------------+----------------------------+------------------------+
; Name                                 ; transmitter_state.TRANSMIT_STOP ; transmitter_state.TRANSMIT_STOP_NEXT ; transmitter_state.TRANSMIT_NEXT ; transmitter_state.TRANSMIT ; transmitter_state.TRANSMIT_FIRST ; transmitter_state.SEND_START_BIT ; transmitter_state.NEW_DATA ; transmitter_state.IDLE ;
+--------------------------------------+---------------------------------+--------------------------------------+---------------------------------+----------------------------+----------------------------------+----------------------------------+----------------------------+------------------------+
; transmitter_state.IDLE               ; 0                               ; 0                                    ; 0                               ; 0                          ; 0                                ; 0                                ; 0                          ; 0                      ;
; transmitter_state.NEW_DATA           ; 0                               ; 0                                    ; 0                               ; 0                          ; 0                                ; 0                                ; 1                          ; 1                      ;
; transmitter_state.SEND_START_BIT     ; 0                               ; 0                                    ; 0                               ; 0                          ; 0                                ; 1                                ; 0                          ; 1                      ;
; transmitter_state.TRANSMIT_FIRST     ; 0                               ; 0                                    ; 0                               ; 0                          ; 1                                ; 0                                ; 0                          ; 1                      ;
; transmitter_state.TRANSMIT           ; 0                               ; 0                                    ; 0                               ; 1                          ; 0                                ; 0                                ; 0                          ; 1                      ;
; transmitter_state.TRANSMIT_NEXT      ; 0                               ; 0                                    ; 1                               ; 0                          ; 0                                ; 0                                ; 0                          ; 1                      ;
; transmitter_state.TRANSMIT_STOP_NEXT ; 0                               ; 1                                    ; 0                               ; 0                          ; 0                                ; 0                                ; 0                          ; 1                      ;
; transmitter_state.TRANSMIT_STOP      ; 1                               ; 0                                    ; 0                               ; 0                          ; 0                                ; 0                                ; 0                          ; 1                      ;
+--------------------------------------+---------------------------------+--------------------------------------+---------------------------------+----------------------------+----------------------------------+----------------------------------+----------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst|receiver_state                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------+------------------------------+-----------------------------------+------------------------------+------------------------------------+-----------------------------------------+-------------------------------+---------------------+
; Name                                    ; receiver_state.MIDDLE_OF_STOP_BIT ; receiver_state.WAIT_STOP_BIT ; receiver_state.MIDDLE_OF_DATA_BIT ; receiver_state.WAIT_DATA_BIT ; receiver_state.MIDDLE_OF_START_BIT ; receiver_state.GOTO_MIDDLE_OF_START_BIT ; receiver_state.WAIT_START_BIT ; receiver_state.IDLE ;
+-----------------------------------------+-----------------------------------+------------------------------+-----------------------------------+------------------------------+------------------------------------+-----------------------------------------+-------------------------------+---------------------+
; receiver_state.IDLE                     ; 0                                 ; 0                            ; 0                                 ; 0                            ; 0                                  ; 0                                       ; 0                             ; 0                   ;
; receiver_state.WAIT_START_BIT           ; 0                                 ; 0                            ; 0                                 ; 0                            ; 0                                  ; 0                                       ; 1                             ; 1                   ;
; receiver_state.GOTO_MIDDLE_OF_START_BIT ; 0                                 ; 0                            ; 0                                 ; 0                            ; 0                                  ; 1                                       ; 0                             ; 1                   ;
; receiver_state.MIDDLE_OF_START_BIT      ; 0                                 ; 0                            ; 0                                 ; 0                            ; 1                                  ; 0                                       ; 0                             ; 1                   ;
; receiver_state.WAIT_DATA_BIT            ; 0                                 ; 0                            ; 0                                 ; 1                            ; 0                                  ; 0                                       ; 0                             ; 1                   ;
; receiver_state.MIDDLE_OF_DATA_BIT       ; 0                                 ; 0                            ; 1                                 ; 0                            ; 0                                  ; 0                                       ; 0                             ; 1                   ;
; receiver_state.WAIT_STOP_BIT            ; 0                                 ; 1                            ; 0                                 ; 0                            ; 0                                  ; 0                                       ; 0                             ; 1                   ;
; receiver_state.MIDDLE_OF_STOP_BIT       ; 1                                 ; 0                            ; 0                                 ; 0                            ; 0                                  ; 0                                       ; 0                             ; 1                   ;
+-----------------------------------------+-----------------------------------+------------------------------+-----------------------------------+------------------------------+------------------------------------+-----------------------------------------+-------------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top|seven_segment_display:seven_segment_display_instance|current_state                    ;
+---------------------------+--------------------------+---------------------------+-------------------------+
; Name                      ; current_state.STATE_BLUE ; current_state.STATE_GREEN ; current_state.STATE_RED ;
+---------------------------+--------------------------+---------------------------+-------------------------+
; current_state.STATE_RED   ; 0                        ; 0                         ; 0                       ;
; current_state.STATE_GREEN ; 0                        ; 1                         ; 1                       ;
; current_state.STATE_BLUE  ; 1                        ; 0                         ; 1                       ;
+---------------------------+--------------------------+---------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |top|ascii_gcinstr:ascii_gcinstr_instr|state                                              ;
+------------------------+------------------------+-----------------------+--------------------+------------+
; Name                   ; state.SEND_INSTRUCTION ; state.READ_HEX_STRING ; state.READ_COMMAND ; state.IDLE ;
+------------------------+------------------------+-----------------------+--------------------+------------+
; state.IDLE             ; 0                      ; 0                     ; 0                  ; 0          ;
; state.READ_COMMAND     ; 0                      ; 0                     ; 1                  ; 1          ;
; state.READ_HEX_STRING  ; 0                      ; 1                     ; 0                  ; 1          ;
; state.SEND_INSTRUCTION ; 1                      ; 0                     ; 0                  ; 1          ;
+------------------------+------------------------+-----------------------+--------------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ps2_ascii:ps2_ascii_inst|keyboard_state                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------+---------------------------+--------------------------------------+-----------------------------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------+-------------------------------+------------------------------+---------------------------+
; Name                                  ; keyboard_state.STATE_READ ; keyboard_state.STATE_DECODE_EXTENDED ; keyboard_state.STATE_DECODE ; keyboard_state.STATE_SHIFT_END2 ; keyboard_state.STATE_SHIFT_END1 ; keyboard_state.STATE_SHIFT_START2 ; keyboard_state.STATE_SHIFT_START1 ; keyboard_state.STATE_EXTENDED_RELEASE ; keyboard_state.STATE_EXTENDED ; keyboard_state.STATE_RELEASE ; keyboard_state.STATE_IDLE ;
+---------------------------------------+---------------------------+--------------------------------------+-----------------------------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------+-------------------------------+------------------------------+---------------------------+
; keyboard_state.STATE_IDLE             ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 0                         ;
; keyboard_state.STATE_RELEASE          ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 1                            ; 1                         ;
; keyboard_state.STATE_EXTENDED         ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 1                             ; 0                            ; 1                         ;
; keyboard_state.STATE_EXTENDED_RELEASE ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 1                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_SHIFT_START1     ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 1                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_SHIFT_START2     ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 1                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_SHIFT_END1       ; 0                         ; 0                                    ; 0                           ; 0                               ; 1                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_SHIFT_END2       ; 0                         ; 0                                    ; 0                           ; 1                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_DECODE           ; 0                         ; 0                                    ; 1                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_DECODE_EXTENDED  ; 0                         ; 1                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_READ             ; 1                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
+---------------------------------------+---------------------------+--------------------------------------+-----------------------------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------+-------------------------------+------------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ps2_keyboard_controller:ps2_kbd_cntrl_inst|keyboard_state                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+----------------------+-----------------------------------+----------------------------+--------------------------------+-----------------------+----------------------------------------------+-------------------------------------+--------------------------------------------+-----------------------------------+------------------------------+------------------------------+---------------------+
; Name                                         ; keyboard_state.ERROR ; keyboard_state.NEW_DATA_AVAILABLE ; keyboard_state.OPERATIONAL ; keyboard_state.ENABLE_WAIT_ACK ; keyboard_state.ENABLE ; keyboard_state.SET_INDICATORS_VALUE_WAIT_ACK ; keyboard_state.SET_INDICATORS_VALUE ; keyboard_state.SET_INDICATORS_CMD_WAIT_ACK ; keyboard_state.SET_INDICATORS_CMD ; keyboard_state.INIT_WAIT_BAT ; keyboard_state.INIT_WAIT_ACK ; keyboard_state.INIT ;
+----------------------------------------------+----------------------+-----------------------------------+----------------------------+--------------------------------+-----------------------+----------------------------------------------+-------------------------------------+--------------------------------------------+-----------------------------------+------------------------------+------------------------------+---------------------+
; keyboard_state.INIT                          ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 0                   ;
; keyboard_state.INIT_WAIT_ACK                 ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 1                            ; 1                   ;
; keyboard_state.INIT_WAIT_BAT                 ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 1                            ; 0                            ; 1                   ;
; keyboard_state.SET_INDICATORS_CMD            ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 1                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.SET_INDICATORS_CMD_WAIT_ACK   ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 1                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.SET_INDICATORS_VALUE          ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 1                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.SET_INDICATORS_VALUE_WAIT_ACK ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 1                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.ENABLE                        ; 0                    ; 0                                 ; 0                          ; 0                              ; 1                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.ENABLE_WAIT_ACK               ; 0                    ; 0                                 ; 0                          ; 1                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.OPERATIONAL                   ; 0                    ; 0                                 ; 1                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.NEW_DATA_AVAILABLE            ; 0                    ; 1                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.ERROR                         ; 1                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
+----------------------------------------------+----------------------+-----------------------------------+----------------------------+--------------------------------+-----------------------+----------------------------------------------+-------------------------------------+--------------------------------------------+-----------------------------------+------------------------------+------------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_transceiver_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------+------------------------------------+-----------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+---------------------------------+--------------------------------------+-----------------------------------+----------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+------------------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------------+----------------------------+
; Name                                           ; ps2_transceiver_state.RECEIVE_STOP ; ps2_transceiver_state.RECEIVE_WAIT_STOP ; ps2_transceiver_state.RECEIVE_PARITY ; ps2_transceiver_state.RECEIVE_WAIT_PARITY ; ps2_transceiver_state.RECEIVE_DATA7 ; ps2_transceiver_state.RECEIVE_WAIT_DATA7 ; ps2_transceiver_state.RECEIVE_DATA6 ; ps2_transceiver_state.RECEIVE_WAIT_DATA6 ; ps2_transceiver_state.RECEIVE_DATA5 ; ps2_transceiver_state.RECEIVE_WAIT_DATA5 ; ps2_transceiver_state.RECEIVE_DATA4 ; ps2_transceiver_state.RECEIVE_WAIT_DATA4 ; ps2_transceiver_state.RECEIVE_DATA3 ; ps2_transceiver_state.RECEIVE_WAIT_DATA3 ; ps2_transceiver_state.RECEIVE_DATA2 ; ps2_transceiver_state.RECEIVE_WAIT_DATA2 ; ps2_transceiver_state.RECEIVE_DATA1 ; ps2_transceiver_state.RECEIVE_WAIT_DATA1 ; ps2_transceiver_state.RECEIVE_DATA0 ; ps2_transceiver_state.RECEIVE_WAIT_DATA0 ; ps2_transceiver_state.RECEIVE_START ; ps2_transceiver_state.SEND_FINISH ; ps2_transceiver_state.SEND_READ_ACK ; ps2_transceiver_state.SEND_WAIT_ACK2 ; ps2_transceiver_state.SEND_WAIT_ACK1 ; ps2_transceiver_state.SEND_STOP ; ps2_transceiver_state.SEND_WAIT_STOP ; ps2_transceiver_state.SEND_PARITY ; ps2_transceiver_state.SEND_WAIT_PARITY ; ps2_transceiver_state.SEND_DATA7 ; ps2_transceiver_state.SEND_WAIT_DATA7 ; ps2_transceiver_state.SEND_DATA6 ; ps2_transceiver_state.SEND_WAIT_DATA6 ; ps2_transceiver_state.SEND_DATA5 ; ps2_transceiver_state.SEND_WAIT_DATA5 ; ps2_transceiver_state.SEND_DATA4 ; ps2_transceiver_state.SEND_WAIT_DATA4 ; ps2_transceiver_state.SEND_DATA3 ; ps2_transceiver_state.SEND_WAIT_DATA3 ; ps2_transceiver_state.SEND_DATA2 ; ps2_transceiver_state.SEND_WAIT_DATA2 ; ps2_transceiver_state.SEND_DATA1 ; ps2_transceiver_state.SEND_WAIT_DATA1 ; ps2_transceiver_state.SEND_DATA0 ; ps2_transceiver_state.SEND_WAIT_DATA0 ; ps2_transceiver_state.PREPARE_SEND_RELEASE_CLK ; ps2_transceiver_state.PREPARE_SEND_WAIT2 ; ps2_transceiver_state.PREPARE_SEND_DATA ; ps2_transceiver_state.PREPARE_SEND_WAIT1 ; ps2_transceiver_state.PREPARE_SEND_ASSIGN_CLK ; ps2_transceiver_state.IDLE ;
+------------------------------------------------+------------------------------------+-----------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+---------------------------------+--------------------------------------+-----------------------------------+----------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+------------------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------------+----------------------------+
; ps2_transceiver_state.IDLE                     ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 0                          ;
; ps2_transceiver_state.PREPARE_SEND_ASSIGN_CLK  ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 1                                             ; 1                          ;
; ps2_transceiver_state.PREPARE_SEND_WAIT1       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 1                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.PREPARE_SEND_DATA        ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 1                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.PREPARE_SEND_WAIT2       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 1                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.PREPARE_SEND_RELEASE_CLK ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA0          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA0               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA1          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA1               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA2          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA2               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA3          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA3               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA4          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA4               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA5          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA5               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA6          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA6               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA7          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA7               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_PARITY         ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 1                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_PARITY              ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 1                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_STOP           ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 1                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_STOP                ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 1                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_ACK1           ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 1                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_ACK2           ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 1                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_READ_ACK            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 1                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_FINISH              ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_START            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA0       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA0            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA1       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA1            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA2       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA2            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA3       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA3            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA4       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA4            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA5       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA5            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA6       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA6            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA7       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA7            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_PARITY      ; 0                                  ; 0                                       ; 0                                    ; 1                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_PARITY           ; 0                                  ; 0                                       ; 1                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_STOP        ; 0                                  ; 1                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_STOP             ; 1                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
+------------------------------------------------+------------------------------------+-----------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+---------------------------------+--------------------------------------+-----------------------------------+----------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+------------------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|fc_fsm_state                                                        ;
+--------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------------+
; Name                           ; fc_fsm_state.READ_16BIT_DEPTH ; fc_fsm_state.READ_8BIT_DEPTH_1 ; fc_fsm_state.READ_8BIT_DEPTH_0 ; fc_fsm_state.IDLE1 ;
+--------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------------+
; fc_fsm_state.IDLE1             ; 0                             ; 0                              ; 0                              ; 0                  ;
; fc_fsm_state.READ_8BIT_DEPTH_0 ; 0                             ; 0                              ; 1                              ; 1                  ;
; fc_fsm_state.READ_8BIT_DEPTH_1 ; 0                             ; 1                              ; 0                              ; 1                  ;
; fc_fsm_state.READ_16BIT_DEPTH  ; 1                             ; 0                              ; 0                              ; 1                  ;
+--------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dfu_state                                                          ;
+------------------------------+------------------------------+------------------------+----------------+-----------------------------+----------------+
; Name                         ; dfu_state.BUS_CYCLE_COMPLETE ; dfu_state.WAIT_FOR_ACK ; dfu_state.READ ; dfu_state.STATE_FRAME_BEGIN ; dfu_state.IDLE ;
+------------------------------+------------------------------+------------------------+----------------+-----------------------------+----------------+
; dfu_state.IDLE               ; 0                            ; 0                      ; 0              ; 0                           ; 0              ;
; dfu_state.STATE_FRAME_BEGIN  ; 0                            ; 0                      ; 0              ; 1                           ; 1              ;
; dfu_state.READ               ; 0                            ; 0                      ; 1              ; 0                           ; 1              ;
; dfu_state.WAIT_FOR_ACK       ; 0                            ; 1                      ; 0              ; 0                           ; 1              ;
; dfu_state.BUS_CYCLE_COMPLETE ; 1                            ; 0                      ; 0              ; 0                           ; 1              ;
+------------------------------+------------------------------+------------------------+----------------+-----------------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl|sram_cntrl_state                         ;
+-------------------------+-----------------------+-------------------------+-------------------------+-----------------------+
; Name                    ; sram_cntrl_state.READ ; sram_cntrl_state.WRITE1 ; sram_cntrl_state.WRITE0 ; sram_cntrl_state.IDLE ;
+-------------------------+-----------------------+-------------------------+-------------------------+-----------------------+
; sram_cntrl_state.IDLE   ; 0                     ; 0                       ; 0                       ; 0                     ;
; sram_cntrl_state.WRITE0 ; 0                     ; 0                       ; 1                       ; 1                     ;
; sram_cntrl_state.WRITE1 ; 0                     ; 1                       ; 0                       ; 1                     ;
; sram_cntrl_state.READ   ; 1                     ; 0                       ; 0                       ; 1                     ;
+-------------------------+-----------------------+-------------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|state ;
+----------------+---------------+----------------+-------------+---------------------------------------------------+
; Name           ; state.TIMEOUT ; state.WAIT_ACK ; state.WRITE ; state.IDLE                                        ;
+----------------+---------------+----------------+-------------+---------------------------------------------------+
; state.IDLE     ; 0             ; 0              ; 0           ; 0                                                 ;
; state.WRITE    ; 0             ; 0              ; 1           ; 1                                                 ;
; state.WAIT_ACK ; 0             ; 1              ; 0           ; 1                                                 ;
; state.TIMEOUT  ; 1             ; 0              ; 0           ; 1                                                 ;
+----------------+---------------+----------------+-------------+---------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|rasterizer_state                                                                                                                                                                                                                                                                                               ;
+----------------------------------------+----------------------------------------+-----------------------------------+--------------------------------------+---------------------------------+--------------------------------------+---------------------------------+-------------------------------+----------------------------+----------------------------+-------------------------------------+-----------------------+
; Name                                   ; rasterizer_state.DRAW_CIRCLE_SET_PIXEL ; rasterizer_state.DRAW_CIRCLE_INIT ; rasterizer_state.DRAW_RECT_SET_PIXEL ; rasterizer_state.DRAW_RECT_INIT ; rasterizer_state.DRAW_LINE_SET_PIXEL ; rasterizer_state.DRAW_LINE_INIT ; rasterizer_state.CLEAR_SCREEN ; rasterizer_state.SET_COLOR ; rasterizer_state.SET_PIXEL ; rasterizer_state.DECODE_INSTRUCTION ; rasterizer_state.IDLE ;
+----------------------------------------+----------------------------------------+-----------------------------------+--------------------------------------+---------------------------------+--------------------------------------+---------------------------------+-------------------------------+----------------------------+----------------------------+-------------------------------------+-----------------------+
; rasterizer_state.IDLE                  ; 0                                      ; 0                                 ; 0                                    ; 0                               ; 0                                    ; 0                               ; 0                             ; 0                          ; 0                          ; 0                                   ; 0                     ;
; rasterizer_state.DECODE_INSTRUCTION    ; 0                                      ; 0                                 ; 0                                    ; 0                               ; 0                                    ; 0                               ; 0                             ; 0                          ; 0                          ; 1                                   ; 1                     ;
; rasterizer_state.SET_PIXEL             ; 0                                      ; 0                                 ; 0                                    ; 0                               ; 0                                    ; 0                               ; 0                             ; 0                          ; 1                          ; 0                                   ; 1                     ;
; rasterizer_state.SET_COLOR             ; 0                                      ; 0                                 ; 0                                    ; 0                               ; 0                                    ; 0                               ; 0                             ; 1                          ; 0                          ; 0                                   ; 1                     ;
; rasterizer_state.CLEAR_SCREEN          ; 0                                      ; 0                                 ; 0                                    ; 0                               ; 0                                    ; 0                               ; 1                             ; 0                          ; 0                          ; 0                                   ; 1                     ;
; rasterizer_state.DRAW_LINE_INIT        ; 0                                      ; 0                                 ; 0                                    ; 0                               ; 0                                    ; 1                               ; 0                             ; 0                          ; 0                          ; 0                                   ; 1                     ;
; rasterizer_state.DRAW_LINE_SET_PIXEL   ; 0                                      ; 0                                 ; 0                                    ; 0                               ; 1                                    ; 0                               ; 0                             ; 0                          ; 0                          ; 0                                   ; 1                     ;
; rasterizer_state.DRAW_RECT_INIT        ; 0                                      ; 0                                 ; 0                                    ; 1                               ; 0                                    ; 0                               ; 0                             ; 0                          ; 0                          ; 0                                   ; 1                     ;
; rasterizer_state.DRAW_RECT_SET_PIXEL   ; 0                                      ; 0                                 ; 1                                    ; 0                               ; 0                                    ; 0                               ; 0                             ; 0                          ; 0                          ; 0                                   ; 1                     ;
; rasterizer_state.DRAW_CIRCLE_INIT      ; 0                                      ; 1                                 ; 0                                    ; 0                               ; 0                                    ; 0                               ; 0                             ; 0                          ; 0                          ; 0                                   ; 1                     ;
; rasterizer_state.DRAW_CIRCLE_SET_PIXEL ; 1                                      ; 0                                 ; 0                                    ; 0                               ; 0                                    ; 0                               ; 0                             ; 0                          ; 0                          ; 0                                   ; 1                     ;
+----------------------------------------+----------------------------------------+-----------------------------------+--------------------------------------+---------------------------------+--------------------------------------+---------------------------------+-------------------------------+----------------------------+----------------------------+-------------------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[10] ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[8]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[9]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[6]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[7]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[5]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[10] ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[8]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[9]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[6]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[7]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[5]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                    ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                 ; Reason for Removal                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|wrreq_delaya[0,1]                     ; Stuck at GND due to stuck port data_in                                                                                                        ;
; merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0..2] ; Stuck at GND due to stuck port clock_enable                                                                                                   ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[0..9]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                        ;
; merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|full_dff                              ; Lost fanout                                                                                                                                   ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|sx[0]                                                               ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|sy[0]                                                               ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|walk_x[0]                                                           ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|walk_y[0]                                                           ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[13,17,19]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                        ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[10]                                                                             ; Merged with graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[11]                                                 ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[11]                                                                             ; Merged with graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[12]                                                 ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[12]                                                                             ; Merged with graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[14]                                                 ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[14]                                                                             ; Merged with graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[15]                                                 ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[15]                                                                             ; Merged with graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[16]                                                 ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[16]                                                                             ; Merged with graphics_controller:gcntrl_inst|framereader:framereader_inst|addr_counter_max[18]                                                 ;
; merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|usedw_is_0_dff                        ; Merged with merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|empty_dff ;
; graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl|pipe_sel_n[1]                                                                                   ; Merged with graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl|pipe_sel_n[0]                                                       ;
; ascii_gcinstr:ascii_gcinstr_instrKeyb|opcode[5,7]                                                                                                             ; Merged with ascii_gcinstr:ascii_gcinstr_instrKeyb|opcode[3]                                                                                   ;
; ascii_gcinstr:ascii_gcinstr_instrKeyb|opcode[6]                                                                                                               ; Merged with ascii_gcinstr:ascii_gcinstr_instrKeyb|opcode[4]                                                                                   ;
; ascii_gcinstr:ascii_gcinstr_instr|opcode[5,7]                                                                                                                 ; Merged with ascii_gcinstr:ascii_gcinstr_instr|opcode[3]                                                                                       ;
; ascii_gcinstr:ascii_gcinstr_instr|opcode[6]                                                                                                                   ; Merged with ascii_gcinstr:ascii_gcinstr_instr|opcode[4]                                                                                       ;
; ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_internal                                                              ; Merged with ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_hz                                        ;
; ascii_gcinstr:ascii_gcinstr_instrKeyb|opcode[3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                        ;
; ascii_gcinstr:ascii_gcinstr_instr|opcode[3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                        ;
; ps2_keyboard_controller:ps2_kbd_cntrl_inst|keyboard_state.ERROR                                                                                               ; Lost fanout                                                                                                                                   ;
; Total Number of Removed Registers = 41                                                                                                                        ;                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1618  ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 828   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 961   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|color[1]                                                                 ; 8       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|color[3]                                                                 ; 8       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|color[5]                                                                 ; 15      ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|color[7]                                                                 ; 15      ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|color[9]                                                                 ; 12      ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|color[11]                                                                ; 15      ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|color[13]                                                                ; 15      ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|color[15]                                                                ; 9       ;
; graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl|pipe_sel_n[0]                                                                                        ; 3       ;
; graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl|pipe_we_n                                                                                            ; 1       ;
; graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl|sram_ce_n                                                                                            ; 1       ;
; graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl|pipe_oe_n                                                                                            ; 4       ;
; graphics_controller:gcntrl_inst|ltm_cntrl:ltm|hd                                                                                                                   ; 1       ;
; graphics_controller:gcntrl_inst|ltm_cntrl:ltm|vd                                                                                                                   ; 1       ;
; seven_segment_display:seven_segment_display_instance|\sync:lastButtonState                                                                                         ; 1       ;
; serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst|empty_int                                                                                                    ; 5       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[30]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|empty_int                                                                  ; 5       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[32]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[34]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[36]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[38]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[40]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[42]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[44]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[46]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[48]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[50]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[52]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[54]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[56]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[58]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[60]                             ; 1       ;
; ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[2]                                                                   ; 3       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[46] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|empty_int                                      ; 7       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[48] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[50] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[52] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[54] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[56] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[58] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[60] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[62] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[64] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[66] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[68] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[70] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[72] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[74] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[76] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[78] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[80] ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[82] ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0             ; 7       ;
; ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_hz                                                                         ; 2       ;
; ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_internal                                                                  ; 2       ;
; ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_hz                                                                        ; 2       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|bresenham_x0[10]                                                         ; 14      ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|bresenham_y0[10]                                                         ; 14      ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|circle_yoff[10]                                                          ; 8       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[14]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[20]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[28]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[26]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[16]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[18]                             ; 1       ;
; ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[2]                                                                    ; 49      ;
; ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_last                                                                       ; 48      ;
; ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1]                                                                   ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|empty_int                                                                            ; 6       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0             ; 6       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[48]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[32]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[52]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[36]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[50]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[34]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                ; 4       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[44]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[46]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[30]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[42]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[26]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[28]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[40]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[38]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22]                                       ; 1       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24]                                       ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[78]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[80]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|walk_x[1]                                                                ; 20      ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|sx[1]                                                                    ; 10      ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|gp12s[11]                                                                ; 9       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|dy[9]                                                                    ; 4       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[82]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[84]                             ; 1       ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[86]                             ; 1       ;
; Total number of inverted registers = 151*                                                                                                                          ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                      ; RAM Name                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[0]                              ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[1]                              ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[2]                              ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[3]                              ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[4]                              ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[5]                              ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[6]                              ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[7]                              ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[8]                              ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[9]                              ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[10]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[11]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[12]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[13]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[14]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[15]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[16]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[17]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[18]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[19]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[20]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[21]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[23]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[25]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[26]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[27]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[28]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[29]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[30]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[31]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[32]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[33]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[34]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[35]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[36]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[37]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[38]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[39]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[40]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[41]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[42]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[43]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[44]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[45]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[46]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[47]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[48]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[49]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[50]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[51]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[52]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[53]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[54]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[55]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[56]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[57]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[58]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[59]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[60]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[61]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[62]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[63]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[64]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[65]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[66]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[67]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[68]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[69]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[70]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[71]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[72]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[73]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[74]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[75]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[76]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[77]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[78]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[79]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[80]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[81]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[82]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[83]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[84]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[85]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[86]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[87]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[88]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[89]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[90]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[91]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[92]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[93]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[94]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[95]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[96]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[97]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[98]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[99]                             ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[100]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[101]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[102]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[103]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[104]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[105]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[106]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[107]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[108]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[109]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[110]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[111]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[112]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[113]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[114]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[115]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[116]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[117]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[118]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[119]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[120]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[121]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[122]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[123]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[124]                            ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                             ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[0]  ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[1]  ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[2]  ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[3]  ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[4]  ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[5]  ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[6]  ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[7]  ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[8]  ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[9]  ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[10] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[11] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[12] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[13] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[14] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[15] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[16] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[17] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[18] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[19] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[20] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[21] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[23] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[25] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[26] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[27] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[28] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[29] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[30] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[31] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[32] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[33] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[34] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[35] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[36] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[37] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[38] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[39] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[40] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[41] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[42] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[43] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[44] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[45] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[46] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[47] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[48] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[49] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[50] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[51] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[52] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[53] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[54] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[55] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[56] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[57] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[58] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[59] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[60] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[61] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[62] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[63] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[64] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[65] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[66] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[67] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[68] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[69] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[70] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[71] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[72] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[73] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[74] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[75] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[76] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[77] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[78] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[79] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[80] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[81] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[82] ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[0]                                        ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[1]                                        ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[2]                                        ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[3]                                        ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[4]                                        ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[5]                                        ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[6]                                        ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[7]                                        ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[8]                                        ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[9]                                        ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[10]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[11]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[12]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[13]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[14]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[15]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[16]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[17]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[18]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[19]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[20]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[21]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[23]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[25]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[26]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[27]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[28]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[29]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[30]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[31]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[32]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[33]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[34]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[35]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[36]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[37]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[38]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[39]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[40]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[41]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[42]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[43]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[44]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[45]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[46]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[47]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[48]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[49]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[50]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[51]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[52]                                       ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+
; Register Name                                                  ; Megafunction                                                   ; Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+
; ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|data[0..7] ; ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|Mux7_rtl_0 ; ROM  ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|graphics_controller:gcntrl_inst|ltm_cntrl:ltm|g[3]                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|serial_port:serial_port_intz|serial_port_tx_fsm:tx_fsm_inst|transmit_data[0]                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|gp9u_2[8]                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|circle_yoff[3]                       ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |top|serial_port:serial_port_intz|serial_port_tx_fsm:tx_fsm_inst|clk_cnt[8]                                                         ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |top|serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst|clk_cnt[1]                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|ack_cnt[1]                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|req_cnt[1]                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|\address_generator:pixel_x_stage1[7] ;
; 256:1              ; 5 bits    ; 850 LEs       ; 20 LEs               ; 830 LEs                ; Yes        ; |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|opcode[0]                                                                                ;
; 256:1              ; 5 bits    ; 850 LEs       ; 20 LEs               ; 830 LEs                ; Yes        ; |top|ascii_gcinstr:ascii_gcinstr_instr|opcode[0]                                                                                    ;
; 7:1                ; 19 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; Yes        ; |top|graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl|pipe_addr[3]                                                     ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; Yes        ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|gp10u_2[1]                           ;
; 9:1                ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|gp12s[1]                             ;
; 11:1               ; 10 bits   ; 70 LEs        ; 40 LEs               ; 30 LEs                 ; Yes        ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|bresenham_y0[0]                      ;
; 12:1               ; 10 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|bresenham_x0[3]                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|\address_generator:pixel_y_stage1[4] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo_data_in[3]                                                 ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|Mux63                                                                                    ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instr|Mux64                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|Add18                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|circle_set_pixel_counter_next        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|seven_segment_display:seven_segment_display_instance|Selector5                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|merge_fifo:merge_fifo_instance|pout_wr                                                                                         ;
; 4:1                ; 56 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |top|merge_fifo:merge_fifo_instance|pout_data[40]                                                                                   ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|instr[21]                                                                                ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instr|instr[23]                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |top|graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl|pipe_data_out_next                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo_data_in[21]                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|Add17                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo_data_in[19]                                                ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo_data_in[12]                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|instr[19]                                                                                ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|instr[47]                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instr|instr[13]                                                                                    ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instr|instr[45]                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|instr[9]                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instr|instr[9]                                                                                     ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|instr[32]                                                                                ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instr|instr[36]                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|Selector2                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|graphics_controller:gcntrl_inst|framereader:framereader_inst|Selector4                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|serial_port:serial_port_intz|serial_port_tx_fsm:tx_fsm_inst|Selector5                                                          ;
; 13:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |top|serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst|Selector6                                                          ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst|Selector1                                                          ;
; 14:1               ; 4 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; No         ; |top|ps2_ascii:ps2_ascii_inst|Selector3                                                                                             ;
; 14:1               ; 6 bits    ; 54 LEs        ; 12 LEs               ; 42 LEs                 ; No         ; |top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|Selector3                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst|Selector5                                                          ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top|ps2_ascii:ps2_ascii_inst|Selector10                                                                                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 6 LEs                ; 16 LEs                 ; No         ; |top|ps2_ascii:ps2_ascii_inst|Selector5                                                                                             ;
; 296:1              ; 2 bits    ; 394 LEs       ; 18 LEs               ; 376 LEs                ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|Selector4                                                                                ;
; 296:1              ; 2 bits    ; 394 LEs       ; 6 LEs                ; 388 LEs                ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instrKeyb|Selector3                                                                                ;
; 296:1              ; 2 bits    ; 394 LEs       ; 18 LEs               ; 376 LEs                ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instr|Selector1                                                                                    ;
; 296:1              ; 2 bits    ; 394 LEs       ; 6 LEs                ; 388 LEs                ; No         ; |top|ascii_gcinstr:ascii_gcinstr_instr|Selector2                                                                                    ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; No         ; |top|ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|Selector3                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |top|ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst|Selector1                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                              ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                         ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|altsyncram_6271:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_bko1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_glo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_upo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0|altsyncram_5f01:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:sys_reset_sync ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; sync_stages    ; 2     ; Signed Integer                          ;
; reset_value    ; '1'   ; Enumerated                              ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:display_reset_sync ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; sync_stages    ; 2     ; Signed Integer                              ;
; reset_value    ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst ;
+------------------+-------+------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                         ;
+------------------+-------+------------------------------------------------------------------------------+
; instr_fifo_depth ; 64    ; Signed Integer                                                               ;
; color_depth      ; 16    ; Signed Integer                                                               ;
; wb_addr_width    ; 20    ; Signed Integer                                                               ;
+------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; min_depth          ; 64    ; Signed Integer                                                                                          ;
; data_width         ; 56    ; Signed Integer                                                                                          ;
; fill_level_counter ; OFF   ; String                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 6     ; Signed Integer                                                                                                                        ;
; data_width     ; 56    ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; color_depth    ; 16    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; fb_addr_width  ; 19    ; Signed Integer                                                                                             ;
; wb_addr_width  ; 20    ; Signed Integer                                                                                             ;
; data_width     ; 16    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; min_depth          ; 64    ; Signed Integer                                                                                                                      ;
; data_width         ; 35    ; Signed Integer                                                                                                                      ;
; fill_level_counter ; OFF   ; String                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 6     ; Signed Integer                                                                                                                                                    ;
; data_width     ; 35    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|wb_arbiter:the_arbiter ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; node_count     ; 2     ; Signed Integer                                                             ;
; addr_width     ; 20    ; Signed Integer                                                             ;
; data_width     ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; addr_width     ; 20    ; Signed Integer                                                                    ;
; data_width     ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|framereader:framereader_inst ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addr_width     ; 20    ; Signed Integer                                                                   ;
; data_width     ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo ;
+--------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------+
; min_depth          ; 1024  ; Signed Integer                                                                                ;
; data_width         ; 16    ; Signed Integer                                                                                ;
; fill_level_counter ; ON    ; String                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                                              ;
; data_width     ; 16    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                     ;
+-------------------------+--------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTH               ; 24           ; Signed Integer                                                                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                  ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                           ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                  ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_ifj1  ; Untyped                                                                                  ;
+-------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_controller:ps2_kbd_cntrl_inst ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                              ;
; sync_stages    ; 2        ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst ;
+----------------+----------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                             ;
+----------------+----------+--------------------------------------------------------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                                                                   ;
; sync_stages    ; 2        ; Signed Integer                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst                   ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; addr_width     ; 10                                                                               ; Signed Integer ;
; data_width     ; 8                                                                                ; Signed Integer ;
; init_pattern   ; A(A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ; Array/Record   ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1'",E"' ;                ;
; init_pattern   ; 1'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1 ;                ;
; init_pattern   ; '",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'1' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'" ;                ;
; init_pattern   ; ,E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'" ;                ;
; init_pattern   ; ,E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'1 ;                ;
; init_pattern   ; '",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E ;                ;
; init_pattern   ; "'0'",E"'1'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1' ;                ;
; init_pattern   ; ",E"'1'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E" ;                ;
; init_pattern   ; '1'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'1'" ;                ;
; init_pattern   ; ,E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'1'",E"'1'",E"'1'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 1'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'1'"),A(E"'1'",E"'1'",E"'1'", ;                ;
; init_pattern   ; E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'",E"'1 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"' ;                ;
; init_pattern   ; 1'",E"'0'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0 ;                ;
; init_pattern   ; '",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'1' ;                ;
; init_pattern   ; ",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0' ;                ;
; init_pattern   ; ",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'1'",E"'1'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0' ;                ;
; init_pattern   ; ",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'" ;                ;
; init_pattern   ; ,E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'1'",E"' ;                ;
; init_pattern   ; 1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'",E"'1'",E"'1'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '1'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"' ;                ;
; init_pattern   ; 0'",E"'1'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'1'"),A( ;                ;
; init_pattern   ; E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'1'",E"'1'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1 ;                ;
; init_pattern   ; '",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1 ;                ;
; init_pattern   ; '",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'"),A(E"'1'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'",E"'1'",E ;                ;
; init_pattern   ; "'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'1'",E"'0'",E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'1'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"' ;                ;
; init_pattern   ; 1'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1' ;                ;
; init_pattern   ; ",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1' ;                ;
; init_pattern   ; ",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'" ;                ;
; init_pattern   ; ,E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
;                ; '",E"'0'",E"'0'"))                                                               ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1c1r1w:ascii_buffer ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; min_depth          ; 8     ; Signed Integer                           ;
; data_width         ; 8     ; Signed Integer                           ;
; fill_level_counter ; OFF   ; String                                   ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1c1r1w:ascii_buffer|dp_ram_1c1r1w:memory_inst ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                         ;
; data_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:sync_seven_segment ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; sync_stages    ; 2     ; Signed Integer                              ;
; reset_value    ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_port:serial_port_intz ;
+----------------+----------+-----------------------------------------------+
; Parameter Name ; Value    ; Type                                          ;
+----------------+----------+-----------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                ;
; baud_rate      ; 9600     ; Signed Integer                                ;
; sync_stages    ; 2        ; Signed Integer                                ;
; tx_fifo_depth  ; 8        ; Signed Integer                                ;
; rx_fifo_depth  ; 8        ; Signed Integer                                ;
+----------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_port:serial_port_intz|sync:sync_instance ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; sync_stages    ; 2     ; Signed Integer                                                      ;
; reset_value    ; '1'   ; Enumerated                                                          ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; clk_divisor    ; 5208  ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst ;
+--------------------+-------+-----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------+
; min_depth          ; 8     ; Signed Integer                                                        ;
; data_width         ; 8     ; Signed Integer                                                        ;
; fill_level_counter ; OFF   ; String                                                                ;
+--------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst|dp_ram_1c1r1w:memory_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                      ;
; data_width     ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst ;
+--------------------+-------+-----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------+
; min_depth          ; 8     ; Signed Integer                                                        ;
; data_width         ; 8     ; Signed Integer                                                        ;
; fill_level_counter ; OFF   ; String                                                                ;
+--------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst|dp_ram_1c1r1w:memory_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                      ;
; data_width     ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_port:serial_port_intz|serial_port_tx_fsm:tx_fsm_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; clk_divisor    ; 5208  ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; data_width     ; 56    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 56    ; Signed Integer                                                           ;
; num_elements   ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 56           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_ka31  ; Untyped                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 56    ; Signed Integer                                                           ;
; num_elements   ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 56           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_ka31  ; Untyped                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 56    ; Signed Integer                                                           ;
; num_elements   ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 56           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_ka31  ; Untyped                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                   ;
+------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                ;
; WIDTH_A                            ; 56                                                        ; Untyped                                                                                ;
; WIDTHAD_A                          ; 6                                                         ; Untyped                                                                                ;
; NUMWORDS_A                         ; 64                                                        ; Untyped                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                ;
; WIDTH_B                            ; 56                                                        ; Untyped                                                                                ;
; WIDTHAD_B                          ; 6                                                         ; Untyped                                                                                ;
; NUMWORDS_B                         ; 64                                                        ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                ;
; INIT_FILE                          ; db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                              ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_bko1                                           ; Untyped                                                                                ;
+------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                               ;
+------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                            ;
; WIDTH_A                            ; 35                                                        ; Untyped                                                                                                            ;
; WIDTHAD_A                          ; 6                                                         ; Untyped                                                                                                            ;
; NUMWORDS_A                         ; 64                                                        ; Untyped                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                            ;
; WIDTH_B                            ; 35                                                        ; Untyped                                                                                                            ;
; WIDTHAD_B                          ; 6                                                         ; Untyped                                                                                                            ;
; NUMWORDS_B                         ; 64                                                        ; Untyped                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                            ;
; INIT_FILE                          ; db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                              ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_glo1                                           ; Untyped                                                                                                            ;
+------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                         ;
+------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                      ;
; WIDTH_A                            ; 16                                                        ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                                                        ; Untyped                                                                      ;
; NUMWORDS_A                         ; 1024                                                      ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                      ;
; WIDTH_B                            ; 16                                                        ; Untyped                                                                      ;
; WIDTHAD_B                          ; 10                                                        ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1024                                                      ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                      ;
; INIT_FILE                          ; db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                                              ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_upo1                                           ; Untyped                                                                      ;
+------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0 ;
+------------------------------------+---------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                ;
+------------------------------------+---------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                             ;
; WIDTH_A                            ; 8                               ; Untyped                                             ;
; WIDTHAD_A                          ; 10                              ; Untyped                                             ;
; NUMWORDS_A                         ; 1024                            ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                             ;
; WIDTH_B                            ; 1                               ; Untyped                                             ;
; WIDTHAD_B                          ; 1                               ; Untyped                                             ;
; NUMWORDS_B                         ; 1                               ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                             ;
; BYTE_SIZE                          ; 8                               ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                             ;
; INIT_FILE                          ; StructuralModeling.top0.rtl.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_5f01                 ; Untyped                                             ;
+------------------------------------+---------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                      ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                                   ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                                   ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                                                   ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                   ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                    ;
; Entity Instance            ; graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                           ;
;     -- LPM_WIDTH           ; 24                                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                  ;
;     -- USE_EAB             ; ON                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                         ;
+----------------------------+-------------------------------------------------------------------------+
; Name                       ; Value                                                                   ;
+----------------------------+-------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                       ;
; Entity Instance            ; merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst ;
;     -- FIFO Type           ; Single Clock                                                            ;
;     -- lpm_width           ; 56                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                      ;
;     -- USE_EAB             ; ON                                                                      ;
; Entity Instance            ; merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst ;
;     -- FIFO Type           ; Single Clock                                                            ;
;     -- lpm_width           ; 56                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                      ;
;     -- USE_EAB             ; ON                                                                      ;
; Entity Instance            ; merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst ;
;     -- FIFO Type           ; Single Clock                                                            ;
;     -- lpm_width           ; 56                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                      ;
;     -- USE_EAB             ; ON                                                                      ;
+----------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                  ;
; Entity Instance                           ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                          ;
;     -- WIDTH_A                            ; 56                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                       ;
;     -- WIDTH_B                            ; 56                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                           ;
; Entity Instance                           ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                          ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                       ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                           ;
; Entity Instance                           ; graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                           ;
; Entity Instance                           ; ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0                                                                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                   ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                    ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                        ;
; Entity Instance                       ; graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                                                       ;
;     -- LPM_WIDTHB                     ; 10                                                                                                       ;
;     -- LPM_WIDTHP                     ; 20                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                       ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "merge_fifo:merge_fifo_instance"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; p2_data ; Input  ; Info     ; Stuck at GND                                                                        ;
; p2_wr   ; Input  ; Info     ; Stuck at GND                                                                        ;
; p2_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; fill_level ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; fill_level ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_port:serial_port_intz"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; tx_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "sync:sync_seven_segment" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; res_n ; Input ; Info     ; Stuck at VCC             ;
+-------+-------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_1c1r1w:ascii_buffer"                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fill_level ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; rd   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo"                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; full             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fill_level[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphics_controller:gcntrl_inst|framereader:framereader_inst"                                                ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; color_depth.COLOR_DEPTH_8BIT  ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_depth.COLOR_DEPTH_16BIT ; Input  ; Info     ; Stuck at VCC                                                                        ;
; color_depth.COLOR_DEPTH_24BIT ; Input  ; Info     ; Stuck at GND                                                                        ;
; framebuffer_addr              ; Input  ; Info     ; Stuck at GND                                                                        ;
; frame_begin                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphics_controller:gcntrl_inst|wb_arbiter:the_arbiter" ;
+------------------------+-------+----------+----------------------------------------+
; Port                   ; Type  ; Severity ; Details                                ;
+------------------------+-------+----------+----------------------------------------+
; wb_node_data_i[31..16] ; Input ; Info     ; Stuck at GND                           ;
+------------------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; fill_level ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo"  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; fill_level ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "sync:display_reset_sync" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; res_n ; Input ; Info     ; Stuck at VCC             ;
+-------+-------+----------+--------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "sync:sys_reset_sync" ;
+-------+-------+----------+----------------------+
; Port  ; Type  ; Severity ; Details              ;
+-------+-------+----------+----------------------+
; res_n ; Input ; Info     ; Stuck at VCC         ;
+-------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 163                         ;
; cycloneiii_ff         ; 1618                        ;
;     CLR               ; 364                         ;
;     CLR SLD           ; 46                          ;
;     ENA               ; 523                         ;
;     ENA CLR           ; 379                         ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SCLR SLD  ; 10                          ;
;     ENA CLR SLD       ; 3                           ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 10                          ;
;     plain             ; 247                         ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 2551                        ;
;     arith             ; 430                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 188                         ;
;         3 data inputs ; 241                         ;
;     normal            ; 2121                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 238                         ;
;         3 data inputs ; 576                         ;
;         4 data inputs ; 1225                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 307                         ;
;                       ;                             ;
; Max LUT depth         ; 15.10                       ;
; Average LUT depth     ; 3.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun Mar 25 20:48:34 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off StructuralModeling -c StructuralModeling
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd
    Info (12022): Found design unit 1: serial_port-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd Line: 41
    Info (12023): Found entity 1: serial_port File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd
    Info (12022): Found design unit 1: serial_port_tb-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd Line: 9
    Info (12023): Found entity 1: serial_port_tb File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_pkg.vhd
    Info (12022): Found design unit 1: serial_port_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_pkg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd
    Info (12022): Found design unit 1: serial_port_tx_fsm-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd Line: 24
    Info (12023): Found entity 1: serial_port_tx_fsm File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd
    Info (12022): Found design unit 1: serial_port_rx_fsm_tb-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd Line: 9
    Info (12023): Found entity 1: serial_port_rx_fsm_tb File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd
    Info (12022): Found design unit 1: serial_port_rx_fsm-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd Line: 27
    Info (12023): Found entity 1: serial_port_rx_fsm File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd
    Info (12022): Found design unit 1: top_tb_util_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd Line: 4
    Info (12022): Found design unit 2: top_tb_util_pkg-body File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd
    Info (12022): Found design unit 1: top_tb-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd Line: 8
    Info (12023): Found entity 1: top_tb File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd
    Info (12022): Found design unit 1: top-top_arch File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 96
    Info (12023): Found entity 1: top File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd
    Info (12022): Found design unit 1: ltm_cntrl-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd Line: 41
    Info (12023): Found entity 1: ltm_cntrl File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd
    Info (12022): Found design unit 1: framereader-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd Line: 65
    Info (12023): Found entity 1: framereader File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd
    Info (12022): Found design unit 1: sram_controller_wb-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd Line: 59
    Info (12023): Found entity 1: sram_controller_wb File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd
    Info (12022): Found design unit 1: wb_arbiter-arch File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd Line: 57
    Info (12023): Found entity 1: wb_arbiter File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd
    Info (12022): Found design unit 1: rasterizer_fsm-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd Line: 42
    Info (12023): Found entity 1: rasterizer_fsm File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd
    Info (12022): Found design unit 1: rasterizer-struct File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd Line: 48
    Info (12023): Found entity 1: rasterizer File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd
    Info (12022): Found design unit 1: fb_writer-arch File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd Line: 46
    Info (12023): Found entity 1: fb_writer File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display_pkg.vhd
    Info (12022): Found design unit 1: seven_segment_display_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd
    Info (12022): Found design unit 1: seven_segment_tb-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd Line: 10
    Info (12023): Found entity 1: seven_segment_tb File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd
    Info (12022): Found design unit 1: seven_segment_display-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd Line: 26
    Info (12023): Found entity 1: seven_segment_display File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd
    Info (12022): Found design unit 1: wb_arbiter_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_pkg.vhd
    Info (12022): Found design unit 1: sram_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_pkg.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_pkg.vhd
    Info (12022): Found design unit 1: rasterizer_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_pkg.vhd Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader_pkg.vhd
    Info (12022): Found design unit 1: framereader_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader_pkg.vhd Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/touch_controller/src/touch_controller.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd
    Info (12022): Found design unit 1: rom_sync_1r-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd Line: 33
    Info (12023): Found entity 1: rom_sync_1r File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd Line: 15
Info (12021): Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd
    Info (12022): Found design unit 1: rom_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd Line: 23
    Info (12022): Found design unit 2: rom_pkg-body File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd
    Info (12022): Found design unit 1: wb_ram-syn File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd Line: 37
    Info (12023): Found entity 1: wb_ram File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/ram_pkg.vhd
    Info (12022): Found design unit 1: ram_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/ram_pkg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd
    Info (12022): Found design unit 1: fifo_1c1r1w-mixed File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd Line: 42
    Info (12023): Found entity 1: fifo_1c1r1w File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd
    Info (12022): Found design unit 1: dp_ram_1c1r1w-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd Line: 40
    Info (12023): Found entity 1: dp_ram_1c1r1w File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii_pkg.vhd
    Info (12022): Found design unit 1: ps2_ascii_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii_pkg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd
    Info (12022): Found design unit 1: ps2_ascii-struct File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd Line: 18
    Info (12023): Found entity 1: ps2_ascii File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver_pkg.vhd
    Info (12022): Found design unit 1: ps2_transceiver_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver_pkg.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd
    Info (12022): Found design unit 1: ps2_transceiver-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd Line: 25
    Info (12023): Found entity 1: ps2_transceiver File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller_pkg.vhd
    Info (12022): Found design unit 1: ps2_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd
    Info (12022): Found design unit 1: ps2_keyboard_controller-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd Line: 22
    Info (12023): Found entity 1: ps2_keyboard_controller File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo_pkg.vhd
    Info (12022): Found design unit 1: merge_fifo_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd
    Info (12022): Found design unit 1: merge_fifo-ARCH File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd Line: 31
    Info (12023): Found entity 1: merge_fifo File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd
    Info (12022): Found design unit 1: alt_fwft_fifo-SYN File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd Line: 33
    Info (12023): Found entity 1: alt_fwft_fifo File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd Line: 13
Info (12021): Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd
    Info (12022): Found design unit 1: math_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd Line: 10
    Info (12022): Found design unit 2: math_pkg-body File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd
    Info (12022): Found design unit 1: graphics_controller_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd Line: 5
    Info (12022): Found design unit 2: graphics_controller_pkg-body File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd
    Info (12022): Found design unit 1: graphics_controller-arch File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd Line: 55
    Info (12023): Found entity 1: graphics_controller File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr_pkg.vhd
    Info (12022): Found design unit 1: ascii_gcinstr_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr_pkg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd
    Info (12022): Found design unit 1: ascii_gcinstr-arch File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd Line: 24
    Info (12023): Found entity 1: ascii_gcinstr File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync_pkg.vhd
    Info (12022): Found design unit 1: sync_pkg File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync_pkg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd
    Info (12022): Found design unit 1: sync-beh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd Line: 43
    Info (12023): Found entity 1: sync File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd Line: 43
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(53): used implicit default value for signal "hex6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at top.vhd(54): used implicit default value for signal "hex7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 54
Warning (10873): Using initial value X (don't care) for net "ledg[8]" at top.vhd(57) File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 57
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 162
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd Line: 134
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: /opt/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sync" for hierarchy "sync:sys_reset_sync" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 169
Info (12128): Elaborating entity "graphics_controller" for hierarchy "graphics_controller:gcntrl_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 195
Info (12128): Elaborating entity "rasterizer" for hierarchy "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd Line: 130
Info (12128): Elaborating entity "fifo_1c1r1w" for hierarchy "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd Line: 58
Info (12128): Elaborating entity "dp_ram_1c1r1w" for hierarchy "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd Line: 50
Info (12128): Elaborating entity "rasterizer_fsm" for hierarchy "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd Line: 74
Info (12128): Elaborating entity "fb_writer" for hierarchy "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd Line: 94
Info (12128): Elaborating entity "fifo_1c1r1w" for hierarchy "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd Line: 76
Info (12128): Elaborating entity "dp_ram_1c1r1w" for hierarchy "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd Line: 50
Info (12128): Elaborating entity "wb_arbiter" for hierarchy "graphics_controller:gcntrl_inst|wb_arbiter:the_arbiter" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd Line: 154
Info (12128): Elaborating entity "sram_controller_wb" for hierarchy "graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd Line: 202
Info (12128): Elaborating entity "framereader" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd Line: 233
Info (12128): Elaborating entity "fifo_1c1r1w" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd Line: 240
Info (12128): Elaborating entity "dp_ram_1c1r1w" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd Line: 50
Info (12128): Elaborating entity "dcfifo" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd Line: 432
Info (12130): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd Line: 432
Info (12133): Instantiated megafunction "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component" with the following parameter: File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd Line: 432
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ifj1.tdf
    Info (12023): Found entity 1: dcfifo_ifj1 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_ifj1" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated" File: /opt/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_677.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_677:rdptr_g1p" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_2lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6271.tdf
    Info (12023): Found entity 1: altsyncram_6271 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_6271.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6271" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|altsyncram_6271:fifo_ram" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|dffpipe_3dc:wraclr" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cmpr_o76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|cmpr_o76:rdempty_eq_comp" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf Line: 63
Info (12128): Elaborating entity "ltm_cntrl" for hierarchy "graphics_controller:gcntrl_inst|ltm_cntrl:ltm" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd Line: 263
Info (12128): Elaborating entity "ps2_keyboard_controller" for hierarchy "ps2_keyboard_controller:ps2_kbd_cntrl_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 234
Info (12128): Elaborating entity "ps2_transceiver" for hierarchy "ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd Line: 47
Info (12128): Elaborating entity "ps2_ascii" for hierarchy "ps2_ascii:ps2_ascii_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 252
Info (12128): Elaborating entity "rom_sync_1r" for hierarchy "ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd Line: 141
Info (12128): Elaborating entity "fifo_1c1r1w" for hierarchy "fifo_1c1r1w:ascii_buffer" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 264
Info (12128): Elaborating entity "dp_ram_1c1r1w" for hierarchy "fifo_1c1r1w:ascii_buffer|dp_ram_1c1r1w:memory_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd Line: 50
Info (12128): Elaborating entity "ascii_gcinstr" for hierarchy "ascii_gcinstr:ascii_gcinstr_instr" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 287
Info (12128): Elaborating entity "seven_segment_display" for hierarchy "seven_segment_display:seven_segment_display_instance" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 306
Info (12128): Elaborating entity "serial_port" for hierarchy "serial_port:serial_port_intz" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 342
Info (12128): Elaborating entity "serial_port_rx_fsm" for hierarchy "serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd Line: 106
Warning (10492): VHDL Process Statement warning at serial_port_rx_fsm.vhd(189): signal "data_int_next" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd Line: 189
Info (12128): Elaborating entity "serial_port_tx_fsm" for hierarchy "serial_port:serial_port_intz|serial_port_tx_fsm:tx_fsm_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd Line: 156
Info (12128): Elaborating entity "merge_fifo" for hierarchy "merge_fifo:merge_fifo_instance" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 395
Info (12128): Elaborating entity "alt_fwft_fifo" for hierarchy "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd Line: 59
Info (12128): Elaborating entity "scfifo" for hierarchy "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd Line: 68
Info (12133): Instantiated megafunction "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst" with the following parameter: File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd Line: 68
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "56"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ka31.tdf
    Info (12023): Found entity 1: scfifo_ka31 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/scfifo_ka31.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ka31" for hierarchy "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated" File: /opt/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_rg31.tdf
    Info (12023): Found entity 1: a_dpfifo_rg31 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_rg31" for hierarchy "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/scfifo_ka31.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p7h1.tdf
    Info (12023): Found entity 1: altsyncram_p7h1 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_p7h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p7h1" for hierarchy "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cmpr_gs8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cmpr_gs8:almost_full_comparer" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cmpr_gs8:three_comparison" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_tnb.tdf Line: 26
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_tnb:rd_ptr_msb" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_ao7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_ao7:usedw_counter" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_unb.tdf Line: 26
Info (12128): Elaborating entity "cntr_unb" for hierarchy "merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_unb:wr_ptr" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf Line: 59
Warning (276020): Inferred RAM node "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst|dp_ram_1c1r1w:memory_inst|ram" is uninferred due to inappropriate RAM size File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd Line: 43
    Info (276004): RAM logic "fifo_1c1r1w:ascii_buffer|dp_ram_1c1r1w:memory_inst|ram" is uninferred due to inappropriate RAM size File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd Line: 43
    Info (276004): RAM logic "serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst|dp_ram_1c1r1w:memory_inst|ram" is uninferred due to inappropriate RAM size File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd Line: 43
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 56
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 56
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 35
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 35
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to StructuralModeling.top0.rtl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|Mult0" File: /opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
Info (12130): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "56"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "56"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bko1.tdf
    Info (12023): Found entity 1: altsyncram_bko1 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_bko1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "35"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "35"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_glo1.tdf
    Info (12023): Found entity 1: altsyncram_glo1 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_glo1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_upo1.tdf
    Info (12023): Found entity 1: altsyncram_upo1 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_upo1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "StructuralModeling.top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5f01.tdf
    Info (12023): Found entity 1: altsyncram_5f01 File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_5f01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0" File: /opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
Info (12133): Instantiated megafunction "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0" with the following parameter: File: /opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0" File: /opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0" File: /opt/intelfpga/17.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0" File: /opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0" File: /opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0" File: /opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/add_sub_rgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit|lpm_mult:Mult0" File: /opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (13000): Registers with preset signals will power-up high File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd Line: 144
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex5[1]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 51
    Warning (13410): Pin "hex6[0]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 53
    Warning (13410): Pin "hex6[1]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 53
    Warning (13410): Pin "hex6[2]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 53
    Warning (13410): Pin "hex6[3]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 53
    Warning (13410): Pin "hex6[4]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 53
    Warning (13410): Pin "hex6[5]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 53
    Warning (13410): Pin "hex6[6]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 53
    Warning (13410): Pin "hex7[0]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 54
    Warning (13410): Pin "hex7[1]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 54
    Warning (13410): Pin "hex7[2]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 54
    Warning (13410): Pin "hex7[3]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 54
    Warning (13410): Pin "hex7[4]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 54
    Warning (13410): Pin "hex7[5]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 54
    Warning (13410): Pin "hex7[6]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 54
    Warning (13410): Pin "ledg[8]" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 57
    Warning (13410): Pin "sda" is stuck at GND File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 77
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "keys[1]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 42
    Warning (15610): No output dependent on input pin "keys[3]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 42
    Warning (15610): No output dependent on input pin "switches[0]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[1]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[2]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[3]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[4]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[5]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[6]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[7]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[8]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[9]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[10]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[11]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[12]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[13]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[14]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[15]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[16]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
    Warning (15610): No output dependent on input pin "switches[17]" File: /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd Line: 43
Info (21057): Implemented 3899 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 121 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 3428 logic cells
    Info (21064): Implemented 307 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 1228 megabytes
    Info: Processing ended: Sun Mar 25 20:48:51 2018
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:26


