0.6
2019.1
Jun 29 2019
08:46:09
C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.sim/sim_1/synth/timing/xsim/TB_HDL_Example_4_32b_time_synth.v,1588404452,verilog,,,,glbl;patternMealy_sv;patternMealy_top;patternMealy_v;patternMealy_vhd,,,,,,,,
C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.srcs/sim_1/new/TB_HDL Example 4_32b.sv,1588403385,systemVerilog,,,,TB_HDL_Example_4_32b,,,,,,,,
