[13:55:15.320] <TB2>     INFO: *** Welcome to pxar ***
[13:55:15.320] <TB2>     INFO: *** Today: 2016/06/07
[13:55:15.327] <TB2>     INFO: *** Version: b2a7-dirty
[13:55:15.327] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C15.dat
[13:55:15.327] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:55:15.328] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//defaultMaskFile.dat
[13:55:15.328] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters_C15.dat
[13:55:15.405] <TB2>     INFO:         clk: 4
[13:55:15.405] <TB2>     INFO:         ctr: 4
[13:55:15.405] <TB2>     INFO:         sda: 19
[13:55:15.405] <TB2>     INFO:         tin: 9
[13:55:15.405] <TB2>     INFO:         level: 15
[13:55:15.405] <TB2>     INFO:         triggerdelay: 0
[13:55:15.405] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:55:15.405] <TB2>     INFO: Log level: DEBUG
[13:55:15.418] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:55:15.425] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:55:15.428] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:55:15.431] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:55:16.993] <TB2>     INFO: DUT info: 
[13:55:16.993] <TB2>     INFO: The DUT currently contains the following objects:
[13:55:16.993] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:55:16.993] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:55:16.993] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:55:16.993] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:55:16.993] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.993] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.993] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.993] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:55:16.994] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:55:16.995] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:55:16.996] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:55:16.998] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30875648
[13:55:16.998] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x291cf90
[13:55:16.998] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2891770
[13:55:16.998] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f2519d94010
[13:55:16.998] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f251ffff510
[13:55:16.998] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30941184 fPxarMemory = 0x7f2519d94010
[13:55:16.999] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 355.3mA
[13:55:16.000] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[13:55:16.001] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:55:16.001] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:55:17.401] <TB2>     INFO: enter 'restricted' command line mode
[13:55:17.401] <TB2>     INFO: enter test to run
[13:55:17.401] <TB2>     INFO:   test: FPIXTest no parameter change
[13:55:17.401] <TB2>     INFO:   running: fpixtest
[13:55:17.401] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:55:17.405] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:55:17.405] <TB2>     INFO: ######################################################################
[13:55:17.405] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:55:17.405] <TB2>     INFO: ######################################################################
[13:55:17.409] <TB2>     INFO: ######################################################################
[13:55:17.409] <TB2>     INFO: PixTestPretest::doTest()
[13:55:17.409] <TB2>     INFO: ######################################################################
[13:55:17.412] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:17.412] <TB2>     INFO:    PixTestPretest::programROC() 
[13:55:17.412] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:35.431] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:55:35.431] <TB2>     INFO: IA differences per ROC:  17.7 16.9 18.5 17.7 16.1 16.9 19.3 18.5 16.9 17.7 16.9 16.9 16.9 17.7 16.1 18.5
[13:55:35.500] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:35.501] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:55:35.501] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:35.603] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 64.7812 mA
[13:55:35.705] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.6188 mA
[13:55:35.806] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  80 Ia 24.4188 mA
[13:55:35.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  79 Ia 23.6188 mA
[13:55:36.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  81 Ia 24.4188 mA
[13:55:36.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  80 Ia 24.4188 mA
[13:55:36.208] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 23.6188 mA
[13:55:36.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  81 Ia 24.4188 mA
[13:55:36.409] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 24.4188 mA
[13:55:36.510] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  79 Ia 23.6188 mA
[13:55:36.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  81 Ia 24.4188 mA
[13:55:36.713] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  80 Ia 24.4188 mA
[13:55:36.814] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  79 Ia 23.6188 mA
[13:55:36.915] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.0187 mA
[13:55:37.016] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  90 Ia 24.4188 mA
[13:55:37.117] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  89 Ia 24.4188 mA
[13:55:37.217] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  88 Ia 24.4188 mA
[13:55:37.318] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  87 Ia 24.4188 mA
[13:55:37.419] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  86 Ia 24.4188 mA
[13:55:37.520] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  85 Ia 23.6188 mA
[13:55:37.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  87 Ia 24.4188 mA
[13:55:37.721] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  86 Ia 24.4188 mA
[13:55:37.822] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  85 Ia 23.6188 mA
[13:55:37.922] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  87 Ia 24.4188 mA
[13:55:38.023] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  86 Ia 24.4188 mA
[13:55:38.124] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.6188 mA
[13:55:38.225] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  80 Ia 24.4188 mA
[13:55:38.326] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  79 Ia 23.6188 mA
[13:55:38.427] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  81 Ia 24.4188 mA
[13:55:38.528] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  80 Ia 24.4188 mA
[13:55:38.628] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 23.6188 mA
[13:55:38.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  81 Ia 24.4188 mA
[13:55:38.830] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  80 Ia 23.6188 mA
[13:55:38.931] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  82 Ia 24.4188 mA
[13:55:39.031] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  81 Ia 24.4188 mA
[13:55:39.132] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  80 Ia 24.4188 mA
[13:55:39.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  79 Ia 23.6188 mA
[13:55:39.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.8187 mA
[13:55:39.435] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  85 Ia 25.2188 mA
[13:55:39.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  79 Ia 22.8187 mA
[13:55:39.644] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  86 Ia 25.2188 mA
[13:55:39.745] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  80 Ia 23.6188 mA
[13:55:39.846] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  82 Ia 24.4188 mA
[13:55:39.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  81 Ia 24.4188 mA
[13:55:40.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  80 Ia 23.6188 mA
[13:55:40.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  82 Ia 24.4188 mA
[13:55:40.249] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  81 Ia 23.6188 mA
[13:55:40.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  83 Ia 24.4188 mA
[13:55:40.450] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 24.4188 mA
[13:55:40.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.2188 mA
[13:55:40.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  95 Ia 24.4188 mA
[13:55:40.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  94 Ia 24.4188 mA
[13:55:40.857] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  93 Ia 24.4188 mA
[13:55:40.958] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  92 Ia 24.4188 mA
[13:55:41.060] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  91 Ia 24.4188 mA
[13:55:41.161] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  90 Ia 23.6188 mA
[13:55:41.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  92 Ia 24.4188 mA
[13:55:41.363] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  91 Ia 23.6188 mA
[13:55:41.463] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  93 Ia 24.4188 mA
[13:55:41.564] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  92 Ia 24.4188 mA
[13:55:41.665] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  91 Ia 24.4188 mA
[13:55:41.768] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.8187 mA
[13:55:41.869] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 23.6188 mA
[13:55:41.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 25.2188 mA
[13:55:42.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  81 Ia 23.6188 mA
[13:55:42.173] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.6188 mA
[13:55:42.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 24.4188 mA
[13:55:42.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  84 Ia 23.6188 mA
[13:55:42.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  86 Ia 24.4188 mA
[13:55:42.577] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  85 Ia 24.4188 mA
[13:55:42.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  84 Ia 23.6188 mA
[13:55:42.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  86 Ia 24.4188 mA
[13:55:42.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  85 Ia 24.4188 mA
[13:55:42.984] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.6188 mA
[13:55:43.085] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  80 Ia 25.2188 mA
[13:55:43.186] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  74 Ia 22.8187 mA
[13:55:43.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  81 Ia 25.2188 mA
[13:55:43.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  75 Ia 23.6188 mA
[13:55:43.488] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  77 Ia 23.6188 mA
[13:55:43.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  79 Ia 24.4188 mA
[13:55:43.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  78 Ia 23.6188 mA
[13:55:43.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  80 Ia 25.2188 mA
[13:55:43.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  74 Ia 23.6188 mA
[13:55:43.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  76 Ia 23.6188 mA
[13:55:44.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  78 Ia 24.4188 mA
[13:55:44.197] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.6188 mA
[13:55:44.300] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  80 Ia 24.4188 mA
[13:55:44.401] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  79 Ia 24.4188 mA
[13:55:44.501] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  78 Ia 23.6188 mA
[13:55:44.602] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  80 Ia 24.4188 mA
[13:55:44.702] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.6188 mA
[13:55:44.803] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  81 Ia 24.4188 mA
[13:55:44.904] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  80 Ia 24.4188 mA
[13:55:45.004] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  79 Ia 23.6188 mA
[13:55:45.105] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 25.2188 mA
[13:55:45.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  75 Ia 22.8187 mA
[13:55:45.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  82 Ia 25.2188 mA
[13:55:45.408] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.8187 mA
[13:55:45.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  85 Ia 24.4188 mA
[13:55:45.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  84 Ia 24.4188 mA
[13:55:45.712] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  83 Ia 23.6188 mA
[13:55:45.813] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  85 Ia 24.4188 mA
[13:55:45.913] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 24.4188 mA
[13:55:46.014] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 24.4188 mA
[13:55:46.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  82 Ia 23.6188 mA
[13:55:46.216] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 23.6188 mA
[13:55:46.316] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  86 Ia 24.4188 mA
[13:55:46.417] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  85 Ia 24.4188 mA
[13:55:46.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  84 Ia 23.6188 mA
[13:55:46.619] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.8187 mA
[13:55:46.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  85 Ia 25.2188 mA
[13:55:46.821] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 23.6188 mA
[13:55:46.929] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  81 Ia 24.4188 mA
[13:55:47.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  80 Ia 24.4188 mA
[13:55:47.130] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.6188 mA
[13:55:47.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  81 Ia 24.4188 mA
[13:55:47.331] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  80 Ia 24.4188 mA
[13:55:47.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  79 Ia 22.8187 mA
[13:55:47.532] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  86 Ia 25.2188 mA
[13:55:47.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  80 Ia 24.4188 mA
[13:55:47.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  79 Ia 22.8187 mA
[13:55:47.835] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.0187 mA
[13:55:47.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  90 Ia 24.4188 mA
[13:55:48.038] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  89 Ia 24.4188 mA
[13:55:48.139] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  88 Ia 24.4188 mA
[13:55:48.240] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  87 Ia 24.4188 mA
[13:55:48.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  86 Ia 24.4188 mA
[13:55:48.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  85 Ia 24.4188 mA
[13:55:48.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  84 Ia 23.6188 mA
[13:55:48.648] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  86 Ia 24.4188 mA
[13:55:48.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 24.4188 mA
[13:55:48.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  84 Ia 23.6188 mA
[13:55:48.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  86 Ia 24.4188 mA
[13:55:49.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.0187 mA
[13:55:49.153] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  90 Ia 24.4188 mA
[13:55:49.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  89 Ia 23.6188 mA
[13:55:49.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  91 Ia 24.4188 mA
[13:55:49.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  90 Ia 24.4188 mA
[13:55:49.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  89 Ia 24.4188 mA
[13:55:49.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  88 Ia 23.6188 mA
[13:55:49.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  90 Ia 24.4188 mA
[13:55:49.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  89 Ia 24.4188 mA
[13:55:49.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  88 Ia 23.6188 mA
[13:55:50.069] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  90 Ia 24.4188 mA
[13:55:50.170] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  89 Ia 24.4188 mA
[13:55:50.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.2188 mA
[13:55:50.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  95 Ia 25.2188 mA
[13:55:50.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  89 Ia 23.6188 mA
[13:55:50.579] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  91 Ia 24.4188 mA
[13:55:50.680] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  90 Ia 24.4188 mA
[13:55:50.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  89 Ia 23.6188 mA
[13:55:50.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  91 Ia 24.4188 mA
[13:55:50.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  90 Ia 24.4188 mA
[13:55:51.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  89 Ia 23.6188 mA
[13:55:51.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  91 Ia 24.4188 mA
[13:55:51.286] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  90 Ia 24.4188 mA
[13:55:51.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  89 Ia 23.6188 mA
[13:55:51.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.8187 mA
[13:55:51.593] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  85 Ia 24.4188 mA
[13:55:51.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  84 Ia 24.4188 mA
[13:55:51.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  83 Ia 24.4188 mA
[13:55:51.895] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  82 Ia 24.4188 mA
[13:55:51.996] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  81 Ia 23.6188 mA
[13:55:52.097] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 24.4188 mA
[13:55:52.198] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  82 Ia 24.4188 mA
[13:55:52.298] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  81 Ia 23.6188 mA
[13:55:52.399] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  83 Ia 24.4188 mA
[13:55:52.500] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  82 Ia 24.4188 mA
[13:55:52.601] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  81 Ia 23.6188 mA
[13:55:52.702] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.2188 mA
[13:55:52.803] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  95 Ia 24.4188 mA
[13:55:52.904] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  94 Ia 24.4188 mA
[13:55:53.004] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  93 Ia 23.6188 mA
[13:55:53.105] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  95 Ia 24.4188 mA
[13:55:53.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  94 Ia 24.4188 mA
[13:55:53.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  93 Ia 23.6188 mA
[13:55:53.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  95 Ia 24.4188 mA
[13:55:53.508] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  94 Ia 24.4188 mA
[13:55:53.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  93 Ia 24.4188 mA
[13:55:53.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  92 Ia 23.6188 mA
[13:55:53.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  94 Ia 24.4188 mA
[13:55:53.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.6188 mA
[13:55:54.012] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  80 Ia 25.2188 mA
[13:55:54.113] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  74 Ia 22.8187 mA
[13:55:54.214] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 24.4188 mA
[13:55:54.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  80 Ia 24.4188 mA
[13:55:54.416] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 23.6188 mA
[13:55:54.516] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  81 Ia 24.4188 mA
[13:55:54.617] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  80 Ia 24.4188 mA
[13:55:54.717] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  79 Ia 23.6188 mA
[13:55:54.818] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  81 Ia 24.4188 mA
[13:55:54.923] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  80 Ia 24.4188 mA
[13:55:55.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  79 Ia 23.6188 mA
[13:55:55.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  79
[13:55:55.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  86
[13:55:55.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  79
[13:55:55.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[13:55:55.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  91
[13:55:55.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  85
[13:55:55.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[13:55:55.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[13:55:55.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[13:55:55.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[13:55:55.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  86
[13:55:55.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  89
[13:55:55.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  89
[13:55:55.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[13:55:55.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  94
[13:55:55.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  79
[13:55:56.898] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 380.2 mA = 23.7625 mA/ROC
[13:55:56.898] <TB2>     INFO: i(loss) [mA/ROC]:     18.5  19.3  18.5  19.3  19.3  19.3  19.3  20.1  18.5  18.5  19.3  19.3  18.5  18.5  18.5  18.5
[13:55:56.930] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:56.930] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:55:56.930] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:57.073] <TB2>     INFO: Expecting 231680 events.
[13:56:05.414] <TB2>     INFO: 231680 events read in total (7624ms).
[13:56:05.573] <TB2>     INFO: Test took 8640ms.
[13:56:05.773] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:56:05.777] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:56:05.780] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:56:05.786] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 91 and Delta(CalDel) = 63
[13:56:05.789] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 107 and Delta(CalDel) = 60
[13:56:05.793] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 81 and Delta(CalDel) = 61
[13:56:05.797] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 58
[13:56:05.802] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:56:05.805] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 78 and Delta(CalDel) = 66
[13:56:05.809] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 59
[13:56:05.812] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 82 and Delta(CalDel) = 61
[13:56:05.822] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 96 and Delta(CalDel) = 57
[13:56:05.826] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 64
[13:56:05.830] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 83 and Delta(CalDel) = 60
[13:56:05.833] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 83 and Delta(CalDel) = 57
[13:56:05.837] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 58
[13:56:05.885] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:56:05.921] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:05.921] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:56:05.921] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:06.058] <TB2>     INFO: Expecting 231680 events.
[13:56:14.352] <TB2>     INFO: 231680 events read in total (7579ms).
[13:56:14.357] <TB2>     INFO: Test took 8432ms.
[13:56:14.379] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29.5
[13:56:14.681] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[13:56:14.685] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[13:56:14.688] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[13:56:14.692] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:56:14.698] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[13:56:14.703] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 28.5
[13:56:14.707] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:56:14.710] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 32.5
[13:56:14.713] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[13:56:14.717] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30.5
[13:56:14.721] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29
[13:56:14.724] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[13:56:14.738] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[13:56:14.743] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29
[13:56:14.747] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29
[13:56:14.787] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:56:14.787] <TB2>     INFO: CalDel:      132   134   142   140   129   135   122   132   159   126   123   128   142   127   126   126
[13:56:14.787] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:56:14.792] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C0.dat
[13:56:14.792] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C1.dat
[13:56:14.792] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C2.dat
[13:56:14.792] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C3.dat
[13:56:14.792] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C4.dat
[13:56:14.793] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C5.dat
[13:56:14.793] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C6.dat
[13:56:14.793] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C7.dat
[13:56:14.793] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C8.dat
[13:56:14.793] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C9.dat
[13:56:14.794] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C10.dat
[13:56:14.794] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C11.dat
[13:56:14.794] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C12.dat
[13:56:14.794] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C13.dat
[13:56:14.794] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C14.dat
[13:56:14.794] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters_C15.dat
[13:56:14.795] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:56:14.795] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:14.795] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:56:14.795] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:56:14.884] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:56:14.884] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:56:14.884] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:56:14.884] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:56:14.888] <TB2>     INFO: ######################################################################
[13:56:14.888] <TB2>     INFO: PixTestTiming::doTest()
[13:56:14.888] <TB2>     INFO: ######################################################################
[13:56:14.888] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:14.888] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:56:14.888] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:14.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:56:16.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:56:19.058] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:56:21.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:56:23.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:56:25.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:56:28.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:56:30.430] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:56:32.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:56:34.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:56:37.267] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:56:39.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:56:41.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:56:44.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:56:46.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:56:48.640] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:56:50.914] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:56:56.012] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:56:57.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:56:59.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:57:00.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:57:02.101] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:57:03.623] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:57:05.142] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:57:06.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:57:08.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:57:09.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:57:11.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:57:12.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:57:14.274] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:57:15.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:57:17.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:57:18.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:57:20.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:57:21.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:57:23.403] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:57:24.923] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:57:26.446] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:57:27.970] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:57:29.492] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:57:31.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:57:33.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:57:35.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:57:37.844] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:57:39.364] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:57:40.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:57:43.159] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:57:44.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:57:46.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:57:48.474] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:57:50.752] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:57:53.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:57:55.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:57:57.579] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:57:59.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:58:02.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:58:04.401] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:58:06.679] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:58:08.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:58:11.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:58:13.506] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:58:15.780] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:58:18.053] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:58:20.326] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:58:22.600] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:58:24.878] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:58:27.155] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:58:29.429] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:58:31.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:58:33.976] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:58:36.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:58:38.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:58:40.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:58:43.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:58:45.349] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:58:47.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:58:49.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:58:52.174] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:58:54.449] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:58:56.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:58:58.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:59:02.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:59:06.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:59:10.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:59:14.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:59:18.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:59:22.601] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:59:26.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:59:29.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:59:30.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:59:32.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:59:33.595] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:59:35.117] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:59:36.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:59:38.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:59:39.871] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:59:41.391] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:59:42.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:59:44.435] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:59:45.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:59:47.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:59:48.000] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:59:50.521] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:59:52.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:59:53.566] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:59:55.840] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:59:57.367] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:59:59.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:00:01.920] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:00:03.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:00:04.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:00:06.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:00:08.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:00:10.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:00:12.567] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:00:14.841] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:00:17.115] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:00:19.389] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:00:21.662] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:00:23.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:00:26.210] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:00:28.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:00:30.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:00:33.031] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:00:35.314] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:00:37.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:00:39.866] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:00:42.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:00:44.810] <TB2>     INFO: TBM Phase Settings: 236
[14:00:44.810] <TB2>     INFO: 400MHz Phase: 3
[14:00:44.810] <TB2>     INFO: 160MHz Phase: 7
[14:00:44.810] <TB2>     INFO: Functional Phase Area: 4
[14:00:44.812] <TB2>     INFO: Test took 269924 ms.
[14:00:44.812] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:00:44.813] <TB2>     INFO:    ----------------------------------------------------------------------
[14:00:44.813] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:00:44.813] <TB2>     INFO:    ----------------------------------------------------------------------
[14:00:44.813] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:00:45.953] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:00:47.850] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:00:49.746] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:00:51.646] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:00:53.541] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:00:55.439] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:00:57.337] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:00:59.238] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:01:04.518] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:01:09.427] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:01:14.143] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:01:19.049] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:01:23.767] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:01:28.858] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:01:33.199] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:01:37.726] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:01:39.248] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:01:40.770] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:01:43.045] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:01:45.324] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:01:47.596] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:01:49.869] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:01:52.142] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:01:54.416] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:01:55.936] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:01:57.456] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:01:59.729] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:02:01.003] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:02:04.280] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:02:06.554] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:02:08.831] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:02:11.108] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:02:12.627] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:02:14.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:02:16.421] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:02:18.696] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:02:20.971] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:02:23.246] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:02:25.520] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:02:27.798] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:02:29.317] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:02:30.840] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:02:33.115] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:02:35.390] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:02:37.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:02:39.947] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:02:42.224] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:02:44.497] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:02:46.017] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:02:47.539] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:02:49.813] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:02:52.090] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:02:54.364] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:02:56.640] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:02:58.915] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:03:01.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:03:02.711] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:03:04.231] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:03:06.508] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:03:08.784] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:03:11.060] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:03:13.338] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:03:15.616] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:03:18.273] <TB2>     INFO: ROC Delay Settings: 228
[14:03:18.273] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:03:18.273] <TB2>     INFO: ROC Port 0 Delay: 4
[14:03:18.273] <TB2>     INFO: ROC Port 1 Delay: 4
[14:03:18.273] <TB2>     INFO: Functional ROC Area: 6
[14:03:18.276] <TB2>     INFO: Test took 153463 ms.
[14:03:18.276] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:03:18.276] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:18.276] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:03:18.276] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:19.418] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 
[14:03:19.418] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 a102 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c9 40c8 e022 c000 
[14:03:19.418] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 a103 8000 40c9 40c9 40c9 40c9 40c9 40c9 40cb 40c9 e022 c000 
[14:03:19.418] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:03:33.833] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:33.833] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:03:48.206] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:48.206] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:04:02.622] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:02.622] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:04:17.120] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:17.120] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:04:31.565] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:31.565] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:04:45.993] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:45.993] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:05:00.342] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:00.342] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:05:14.733] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:14.733] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:05:29.113] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:29.113] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:05:43.517] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:43.895] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:43.908] <TB2>     INFO: Decoding statistics:
[14:05:43.908] <TB2>     INFO:   General information:
[14:05:43.908] <TB2>     INFO: 	 16bit words read:         240000000
[14:05:43.908] <TB2>     INFO: 	 valid events total:       20000000
[14:05:43.908] <TB2>     INFO: 	 empty events:             20000000
[14:05:43.908] <TB2>     INFO: 	 valid events with pixels: 0
[14:05:43.908] <TB2>     INFO: 	 valid pixel hits:         0
[14:05:43.908] <TB2>     INFO:   Event errors: 	           0
[14:05:43.908] <TB2>     INFO: 	 start marker:             0
[14:05:43.908] <TB2>     INFO: 	 stop marker:              0
[14:05:43.908] <TB2>     INFO: 	 overflow:                 0
[14:05:43.908] <TB2>     INFO: 	 invalid 5bit words:       0
[14:05:43.908] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:05:43.908] <TB2>     INFO:   TBM errors: 		           0
[14:05:43.908] <TB2>     INFO: 	 flawed TBM headers:       0
[14:05:43.908] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:05:43.908] <TB2>     INFO: 	 event ID mismatches:      0
[14:05:43.908] <TB2>     INFO:   ROC errors: 		           0
[14:05:43.908] <TB2>     INFO: 	 missing ROC header(s):    0
[14:05:43.908] <TB2>     INFO: 	 misplaced readback start: 0
[14:05:43.908] <TB2>     INFO:   Pixel decoding errors:	   0
[14:05:43.908] <TB2>     INFO: 	 pixel data incomplete:    0
[14:05:43.908] <TB2>     INFO: 	 pixel address:            0
[14:05:43.908] <TB2>     INFO: 	 pulse height fill bit:    0
[14:05:43.908] <TB2>     INFO: 	 buffer corruption:        0
[14:05:43.908] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:43.908] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:05:43.909] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:43.909] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:43.909] <TB2>     INFO:    Read back bit status: 1
[14:05:43.909] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:43.909] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:43.909] <TB2>     INFO:    Timings are good!
[14:05:43.909] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:43.909] <TB2>     INFO: Test took 145633 ms.
[14:05:43.909] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:05:43.909] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:05:43.909] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:05:43.909] <TB2>     INFO: PixTestTiming::doTest took 569025 ms.
[14:05:43.909] <TB2>     INFO: PixTestTiming::doTest() done
[14:05:43.909] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:05:43.909] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:05:43.909] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:05:43.909] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:05:43.910] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:05:43.910] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:05:43.910] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:05:44.262] <TB2>     INFO: ######################################################################
[14:05:44.262] <TB2>     INFO: PixTestAlive::doTest()
[14:05:44.262] <TB2>     INFO: ######################################################################
[14:05:44.266] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:44.266] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:05:44.266] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:44.268] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:05:44.613] <TB2>     INFO: Expecting 41600 events.
[14:05:48.718] <TB2>     INFO: 41600 events read in total (3391ms).
[14:05:48.719] <TB2>     INFO: Test took 4451ms.
[14:05:48.727] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:48.727] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:05:48.727] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:05:49.103] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:05:49.103] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:05:49.103] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:05:49.107] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:49.107] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:05:49.107] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:49.109] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:05:49.460] <TB2>     INFO: Expecting 41600 events.
[14:05:52.428] <TB2>     INFO: 41600 events read in total (2253ms).
[14:05:52.428] <TB2>     INFO: Test took 3319ms.
[14:05:52.429] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:52.429] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:05:52.429] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:05:52.429] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:05:52.837] <TB2>     INFO: PixTestAlive::maskTest() done
[14:05:52.837] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:05:52.842] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:52.843] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:05:52.843] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:52.845] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:05:53.190] <TB2>     INFO: Expecting 41600 events.
[14:05:57.286] <TB2>     INFO: 41600 events read in total (3380ms).
[14:05:57.287] <TB2>     INFO: Test took 4442ms.
[14:05:57.295] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:57.295] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:05:57.295] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:05:57.674] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:05:57.675] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:05:57.675] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:05:57.675] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:05:57.684] <TB2>     INFO: ######################################################################
[14:05:57.684] <TB2>     INFO: PixTestTrim::doTest()
[14:05:57.684] <TB2>     INFO: ######################################################################
[14:05:57.687] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:57.687] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:05:57.687] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:57.764] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:05:57.764] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:05:57.787] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:57.787] <TB2>     INFO:     run 1 of 1
[14:05:57.787] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:58.131] <TB2>     INFO: Expecting 5025280 events.
[14:06:42.766] <TB2>     INFO: 1369232 events read in total (43920ms).
[14:07:26.463] <TB2>     INFO: 2721592 events read in total (87617ms).
[14:08:10.837] <TB2>     INFO: 4082720 events read in total (131992ms).
[14:08:41.124] <TB2>     INFO: 5025280 events read in total (162278ms).
[14:08:41.162] <TB2>     INFO: Test took 163376ms.
[14:08:41.224] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:41.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:42.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:44.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:45.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:46.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:48.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:49.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:51.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:52.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:53.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:55.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:56.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:57.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:59.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:00.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:01.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:03.197] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227438592
[14:09:03.200] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5326 minThrLimit = 89.5181 minThrNLimit = 119.329 -> result = 89.5326 -> 89
[14:09:03.200] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.81 minThrLimit = 100.805 minThrNLimit = 127.005 -> result = 100.81 -> 100
[14:09:03.201] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9425 minThrLimit = 87.9355 minThrNLimit = 116.271 -> result = 87.9425 -> 87
[14:09:03.201] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6751 minThrLimit = 97.6656 minThrNLimit = 120.917 -> result = 97.6751 -> 97
[14:09:03.202] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0131 minThrLimit = 96.0107 minThrNLimit = 125.158 -> result = 96.0131 -> 96
[14:09:03.202] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5357 minThrLimit = 83.5206 minThrNLimit = 108.089 -> result = 83.5357 -> 83
[14:09:03.203] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.122 minThrLimit = 85.0305 minThrNLimit = 113.553 -> result = 85.122 -> 85
[14:09:03.203] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2638 minThrLimit = 91.2496 minThrNLimit = 120.537 -> result = 91.2638 -> 91
[14:09:03.204] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3252 minThrLimit = 90.2623 minThrNLimit = 111.422 -> result = 90.3252 -> 90
[14:09:03.204] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0415 minThrLimit = 94.9968 minThrNLimit = 123.228 -> result = 95.0415 -> 95
[14:09:03.204] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3415 minThrLimit = 89.3251 minThrNLimit = 115.414 -> result = 89.3415 -> 89
[14:09:03.205] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1935 minThrLimit = 88.1614 minThrNLimit = 110.586 -> result = 88.1935 -> 88
[14:09:03.205] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2875 minThrLimit = 86.2807 minThrNLimit = 105.692 -> result = 86.2875 -> 86
[14:09:03.207] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7264 minThrLimit = 87.7179 minThrNLimit = 112.432 -> result = 87.7264 -> 87
[14:09:03.207] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.876 minThrLimit = 92.8519 minThrNLimit = 113.267 -> result = 92.876 -> 92
[14:09:03.208] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3332 minThrLimit = 86.2543 minThrNLimit = 109.871 -> result = 86.3332 -> 86
[14:09:03.208] <TB2>     INFO: ROC 0 VthrComp = 89
[14:09:03.208] <TB2>     INFO: ROC 1 VthrComp = 100
[14:09:03.208] <TB2>     INFO: ROC 2 VthrComp = 87
[14:09:03.208] <TB2>     INFO: ROC 3 VthrComp = 97
[14:09:03.208] <TB2>     INFO: ROC 4 VthrComp = 96
[14:09:03.208] <TB2>     INFO: ROC 5 VthrComp = 83
[14:09:03.208] <TB2>     INFO: ROC 6 VthrComp = 85
[14:09:03.208] <TB2>     INFO: ROC 7 VthrComp = 91
[14:09:03.209] <TB2>     INFO: ROC 8 VthrComp = 90
[14:09:03.209] <TB2>     INFO: ROC 9 VthrComp = 95
[14:09:03.209] <TB2>     INFO: ROC 10 VthrComp = 89
[14:09:03.209] <TB2>     INFO: ROC 11 VthrComp = 88
[14:09:03.209] <TB2>     INFO: ROC 12 VthrComp = 86
[14:09:03.209] <TB2>     INFO: ROC 13 VthrComp = 87
[14:09:03.209] <TB2>     INFO: ROC 14 VthrComp = 92
[14:09:03.209] <TB2>     INFO: ROC 15 VthrComp = 86
[14:09:03.209] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:09:03.209] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:09:03.230] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:03.230] <TB2>     INFO:     run 1 of 1
[14:09:03.230] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:03.573] <TB2>     INFO: Expecting 5025280 events.
[14:09:40.197] <TB2>     INFO: 882280 events read in total (35909ms).
[14:10:15.873] <TB2>     INFO: 1762296 events read in total (71585ms).
[14:10:51.532] <TB2>     INFO: 2641176 events read in total (107244ms).
[14:11:27.345] <TB2>     INFO: 3511624 events read in total (143057ms).
[14:12:03.538] <TB2>     INFO: 4378760 events read in total (179250ms).
[14:12:29.673] <TB2>     INFO: 5025280 events read in total (205385ms).
[14:12:29.751] <TB2>     INFO: Test took 206521ms.
[14:12:29.931] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:30.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:31.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:33.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:34.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:36.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:38.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:39.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:41.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:42.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:44.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:46.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:47.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:49.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:51.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:52.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:54.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:56.241] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236630016
[14:12:56.245] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5998 for pixel 19/12 mean/min/max = 45.1826/33.6328/56.7324
[14:12:56.245] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.3285 for pixel 4/8 mean/min/max = 44.8713/32.402/57.3405
[14:12:56.245] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.4278 for pixel 0/22 mean/min/max = 43.7554/32.998/54.5129
[14:12:56.246] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.2011 for pixel 24/1 mean/min/max = 43.7922/32.4402/55.1443
[14:12:56.246] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1952 for pixel 4/68 mean/min/max = 43.8553/31.4766/56.234
[14:12:56.246] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.6444 for pixel 51/14 mean/min/max = 43.0347/32.3851/53.6843
[14:12:56.247] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.862 for pixel 16/11 mean/min/max = 42.9215/31.8545/53.9886
[14:12:56.247] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.8713 for pixel 12/77 mean/min/max = 44.799/33.2968/56.3012
[14:12:56.248] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 66.3011 for pixel 19/2 mean/min/max = 48.8621/31.4057/66.3185
[14:12:56.248] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.7069 for pixel 19/79 mean/min/max = 43.5198/31.2815/55.758
[14:12:56.248] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.4801 for pixel 0/1 mean/min/max = 44.8233/34.13/55.5166
[14:12:56.249] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.8457 for pixel 12/37 mean/min/max = 44.8457/34.2656/55.4258
[14:12:56.249] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 62.7083 for pixel 1/53 mean/min/max = 47.1167/30.9943/63.2391
[14:12:56.249] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.9335 for pixel 51/12 mean/min/max = 43.6331/32.7173/54.5488
[14:12:56.250] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.4613 for pixel 51/79 mean/min/max = 47.0465/32.6102/61.4827
[14:12:56.250] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8134 for pixel 51/15 mean/min/max = 43.9213/31.9832/55.8595
[14:12:56.250] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:56.384] <TB2>     INFO: Expecting 411648 events.
[14:13:04.267] <TB2>     INFO: 411648 events read in total (7167ms).
[14:13:04.274] <TB2>     INFO: Expecting 411648 events.
[14:13:11.979] <TB2>     INFO: 411648 events read in total (7050ms).
[14:13:11.989] <TB2>     INFO: Expecting 411648 events.
[14:13:19.691] <TB2>     INFO: 411648 events read in total (7044ms).
[14:13:19.702] <TB2>     INFO: Expecting 411648 events.
[14:13:27.422] <TB2>     INFO: 411648 events read in total (7054ms).
[14:13:27.436] <TB2>     INFO: Expecting 411648 events.
[14:13:35.224] <TB2>     INFO: 411648 events read in total (7125ms).
[14:13:35.241] <TB2>     INFO: Expecting 411648 events.
[14:13:42.002] <TB2>     INFO: 411648 events read in total (7105ms).
[14:13:43.021] <TB2>     INFO: Expecting 411648 events.
[14:13:50.805] <TB2>     INFO: 411648 events read in total (7131ms).
[14:13:50.828] <TB2>     INFO: Expecting 411648 events.
[14:13:58.530] <TB2>     INFO: 411648 events read in total (7064ms).
[14:13:58.555] <TB2>     INFO: Expecting 411648 events.
[14:14:06.326] <TB2>     INFO: 411648 events read in total (7123ms).
[14:14:06.353] <TB2>     INFO: Expecting 411648 events.
[14:14:13.994] <TB2>     INFO: 411648 events read in total (6995ms).
[14:14:14.024] <TB2>     INFO: Expecting 411648 events.
[14:14:21.697] <TB2>     INFO: 411648 events read in total (7029ms).
[14:14:21.732] <TB2>     INFO: Expecting 411648 events.
[14:14:29.541] <TB2>     INFO: 411648 events read in total (7172ms).
[14:14:29.576] <TB2>     INFO: Expecting 411648 events.
[14:14:37.269] <TB2>     INFO: 411648 events read in total (7052ms).
[14:14:37.306] <TB2>     INFO: Expecting 411648 events.
[14:14:45.047] <TB2>     INFO: 411648 events read in total (7101ms).
[14:14:45.089] <TB2>     INFO: Expecting 411648 events.
[14:14:52.739] <TB2>     INFO: 411648 events read in total (7015ms).
[14:14:52.780] <TB2>     INFO: Expecting 411648 events.
[14:15:00.505] <TB2>     INFO: 411648 events read in total (7087ms).
[14:15:00.552] <TB2>     INFO: Test took 124302ms.
[14:15:01.069] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9248 < 35 for itrim+1 = 114; old thr = 34.3263 ... break
[14:15:01.114] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2144 < 35 for itrim = 113; old thr = 34.1551 ... break
[14:15:01.152] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3443 < 35 for itrim+1 = 87; old thr = 34.8637 ... break
[14:15:01.190] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.183 < 35 for itrim+1 = 94; old thr = 34.8994 ... break
[14:15:01.234] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3994 < 35 for itrim+1 = 105; old thr = 34.6359 ... break
[14:15:01.279] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5767 < 35 for itrim = 96; old thr = 34.012 ... break
[14:15:01.328] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1388 < 35 for itrim = 112; old thr = 34.3268 ... break
[14:15:01.365] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0073 < 35 for itrim = 104; old thr = 33.8811 ... break
[14:15:01.395] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2851 < 35 for itrim = 130; old thr = 34.291 ... break
[14:15:01.427] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2872 < 35 for itrim = 102; old thr = 33.2729 ... break
[14:15:01.467] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1512 < 35 for itrim = 100; old thr = 34.1099 ... break
[14:15:01.496] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3886 < 35 for itrim = 87; old thr = 34.5529 ... break
[14:15:01.521] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1512 < 35 for itrim = 109; old thr = 33.5772 ... break
[14:15:01.564] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2281 < 35 for itrim+1 = 86; old thr = 34.9454 ... break
[14:15:01.585] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2962 < 35 for itrim = 91; old thr = 34.5823 ... break
[14:15:01.624] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0736 < 35 for itrim = 99; old thr = 33.8441 ... break
[14:15:01.703] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:15:01.713] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:01.713] <TB2>     INFO:     run 1 of 1
[14:15:01.714] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:02.064] <TB2>     INFO: Expecting 5025280 events.
[14:15:38.189] <TB2>     INFO: 868672 events read in total (35410ms).
[14:16:13.681] <TB2>     INFO: 1735672 events read in total (70902ms).
[14:16:49.624] <TB2>     INFO: 2601480 events read in total (106845ms).
[14:17:24.863] <TB2>     INFO: 3458464 events read in total (142084ms).
[14:18:00.427] <TB2>     INFO: 4312096 events read in total (177648ms).
[14:18:30.113] <TB2>     INFO: 5025280 events read in total (207334ms).
[14:18:30.197] <TB2>     INFO: Test took 208484ms.
[14:18:30.477] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:30.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:32.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:34.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:35.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:37.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:38.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:40.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:42.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:43.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:45.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:46.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:48.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:50.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:51.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:53.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:54.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:56.493] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364285952
[14:18:56.494] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.128060 .. 255.000000
[14:18:56.569] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:18:56.579] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:56.579] <TB2>     INFO:     run 1 of 1
[14:18:56.579] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:56.924] <TB2>     INFO: Expecting 8519680 events.
[14:19:32.302] <TB2>     INFO: 827208 events read in total (34664ms).
[14:20:07.132] <TB2>     INFO: 1654568 events read in total (69494ms).
[14:20:41.001] <TB2>     INFO: 2482016 events read in total (104363ms).
[14:21:16.513] <TB2>     INFO: 3309488 events read in total (138875ms).
[14:21:51.572] <TB2>     INFO: 4137400 events read in total (173934ms).
[14:22:29.631] <TB2>     INFO: 4963424 events read in total (211993ms).
[14:23:05.218] <TB2>     INFO: 5788240 events read in total (247580ms).
[14:23:40.725] <TB2>     INFO: 6612272 events read in total (283087ms).
[14:24:15.370] <TB2>     INFO: 7435768 events read in total (317732ms).
[14:24:50.157] <TB2>     INFO: 8259552 events read in total (352519ms).
[14:25:01.358] <TB2>     INFO: 8519680 events read in total (363720ms).
[14:25:01.491] <TB2>     INFO: Test took 364912ms.
[14:25:01.830] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:02.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:04.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:06.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:08.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:10.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:12.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:13.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:15.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:17.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:19.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:21.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:23.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:25.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:26.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:28.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:30.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:32.498] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330743808
[14:25:32.581] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.831415 .. 57.483817
[14:25:32.658] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 67 (-1/-1) hits flags = 528 (plus default)
[14:25:32.668] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:32.668] <TB2>     INFO:     run 1 of 1
[14:25:32.668] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:33.011] <TB2>     INFO: Expecting 2030080 events.
[14:26:12.886] <TB2>     INFO: 1044576 events read in total (39160ms).
[14:26:49.089] <TB2>     INFO: 2030080 events read in total (75365ms).
[14:26:49.125] <TB2>     INFO: Test took 76459ms.
[14:26:49.183] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:49.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:50.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:51.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:52.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:53.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:54.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:55.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:56.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:57.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:58.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:00.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:01.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:02.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:03.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:04.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:05.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:06.469] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396161024
[14:27:06.554] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.102795 .. 44.562357
[14:27:06.638] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:27:06.649] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:06.649] <TB2>     INFO:     run 1 of 1
[14:27:06.649] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:07.022] <TB2>     INFO: Expecting 1464320 events.
[14:27:48.472] <TB2>     INFO: 1125856 events read in total (40728ms).
[14:28:01.798] <TB2>     INFO: 1464320 events read in total (54054ms).
[14:28:01.826] <TB2>     INFO: Test took 55177ms.
[14:28:01.865] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:01.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:02.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:03.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:04.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:05.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:06.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:07.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:08.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:09.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:10.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:11.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:12.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:13.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:14.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:15.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:16.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:18.068] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341164032
[14:28:18.159] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.680333 .. 44.562357
[14:28:18.246] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:28:18.259] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:18.260] <TB2>     INFO:     run 1 of 1
[14:28:18.260] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:18.615] <TB2>     INFO: Expecting 1364480 events.
[14:28:59.780] <TB2>     INFO: 1099640 events read in total (40449ms).
[14:29:09.932] <TB2>     INFO: 1364480 events read in total (50601ms).
[14:29:09.950] <TB2>     INFO: Test took 51691ms.
[14:29:09.985] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:10.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:11.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:11.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:12.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:13.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:14.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:15.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:16.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:17.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:18.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:19.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:20.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:21.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:22.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:23.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:24.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:25.400] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 349077504
[14:29:25.482] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:29:25.482] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:29:25.494] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:25.494] <TB2>     INFO:     run 1 of 1
[14:29:25.494] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:25.842] <TB2>     INFO: Expecting 1364480 events.
[14:30:07.563] <TB2>     INFO: 1074736 events read in total (41006ms).
[14:30:18.649] <TB2>     INFO: 1364480 events read in total (52092ms).
[14:30:18.672] <TB2>     INFO: Test took 53178ms.
[14:30:18.712] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:18.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:19.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:20.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:21.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:22.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:23.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:24.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:25.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:26.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:27.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:28.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:29.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:30.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:31.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:32.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:33.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:34.463] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360869888
[14:30:34.506] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C0.dat
[14:30:34.506] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C1.dat
[14:30:34.506] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C2.dat
[14:30:34.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C3.dat
[14:30:34.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C4.dat
[14:30:34.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C5.dat
[14:30:34.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C6.dat
[14:30:34.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C7.dat
[14:30:34.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C8.dat
[14:30:34.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C9.dat
[14:30:34.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C10.dat
[14:30:34.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C11.dat
[14:30:34.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C12.dat
[14:30:34.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C13.dat
[14:30:34.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C14.dat
[14:30:34.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C15.dat
[14:30:34.508] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C0.dat
[14:30:34.515] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C1.dat
[14:30:34.522] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C2.dat
[14:30:34.529] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C3.dat
[14:30:34.536] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C4.dat
[14:30:34.543] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C5.dat
[14:30:34.550] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C6.dat
[14:30:34.557] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C7.dat
[14:30:34.564] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C8.dat
[14:30:34.571] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C9.dat
[14:30:34.577] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C10.dat
[14:30:34.584] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C11.dat
[14:30:34.592] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C12.dat
[14:30:34.599] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C13.dat
[14:30:34.606] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C14.dat
[14:30:34.612] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//trimParameters35_C15.dat
[14:30:34.619] <TB2>     INFO: PixTestTrim::trimTest() done
[14:30:34.619] <TB2>     INFO: vtrim:     114 113  87  94 105  96 112 104 130 102 100  87 109  86  91  99 
[14:30:34.619] <TB2>     INFO: vthrcomp:   89 100  87  97  96  83  85  91  90  95  89  88  86  87  92  86 
[14:30:34.619] <TB2>     INFO: vcal mean:  34.98  34.92  34.94  34.96  34.94  34.93  34.93  34.96  34.94  34.95  34.97  34.96  34.92  34.94  34.96  34.93 
[14:30:34.619] <TB2>     INFO: vcal RMS:    0.81   0.83   0.76   0.83   0.78   0.78   0.81   0.73   1.10   0.82   0.76   0.78   0.91   0.75   0.88   0.79 
[14:30:34.619] <TB2>     INFO: bits mean:   9.45  10.01  10.02  10.00   9.98  10.25  11.05   9.28   9.48  10.27   9.23   9.50   9.21  10.14   8.73  10.18 
[14:30:34.619] <TB2>     INFO: bits RMS:    2.56   2.46   2.46   2.52   2.66   2.43   2.12   2.68   2.48   2.57   2.58   2.45   2.83   2.44   2.79   2.53 
[14:30:34.631] <TB2>     INFO:    ----------------------------------------------------------------------
[14:30:34.631] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:30:34.631] <TB2>     INFO:    ----------------------------------------------------------------------
[14:30:34.634] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:30:34.634] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:30:34.646] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:34.646] <TB2>     INFO:     run 1 of 1
[14:30:34.646] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:34.002] <TB2>     INFO: Expecting 4160000 events.
[14:31:21.169] <TB2>     INFO: 1099090 events read in total (45452ms).
[14:32:06.263] <TB2>     INFO: 2187650 events read in total (90546ms).
[14:32:52.155] <TB2>     INFO: 3263615 events read in total (136438ms).
[14:33:29.785] <TB2>     INFO: 4160000 events read in total (174068ms).
[14:33:29.853] <TB2>     INFO: Test took 175207ms.
[14:33:29.995] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:30.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:32.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:34.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:35.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:37.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:39.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:41.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:43.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:45.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:47.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:49.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:50.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:52.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:54.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:56.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:58.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:00.590] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356360192
[14:34:00.591] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:34:00.673] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:34:00.673] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:34:00.684] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:00.684] <TB2>     INFO:     run 1 of 1
[14:34:00.684] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:01.037] <TB2>     INFO: Expecting 3536000 events.
[14:34:48.468] <TB2>     INFO: 1139800 events read in total (46716ms).
[14:35:35.308] <TB2>     INFO: 2263115 events read in total (93556ms).
[14:36:21.543] <TB2>     INFO: 3377310 events read in total (139791ms).
[14:36:28.471] <TB2>     INFO: 3536000 events read in total (146719ms).
[14:36:28.519] <TB2>     INFO: Test took 147836ms.
[14:36:28.629] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:28.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:30.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:32.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:34.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:36.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:38.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:39.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:41.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:43.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:45.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:47.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:49.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:51.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:52.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:54.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:56.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:58.339] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392318976
[14:36:58.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:36:58.416] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:36:58.416] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:36:58.427] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:58.427] <TB2>     INFO:     run 1 of 1
[14:36:58.427] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:58.780] <TB2>     INFO: Expecting 3286400 events.
[14:37:46.983] <TB2>     INFO: 1183835 events read in total (47489ms).
[14:38:34.077] <TB2>     INFO: 2346240 events read in total (94583ms).
[14:39:12.617] <TB2>     INFO: 3286400 events read in total (133123ms).
[14:39:12.660] <TB2>     INFO: Test took 134233ms.
[14:39:12.753] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:12.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:14.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:16.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:18.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:20.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:22.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:25.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:27.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:29.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:31.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:33.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:35.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:36.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:38.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:40.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:42.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:43.995] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392323072
[14:39:43.996] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:39:44.070] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:39:44.070] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[14:39:44.080] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:44.080] <TB2>     INFO:     run 1 of 1
[14:39:44.080] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:44.424] <TB2>     INFO: Expecting 3265600 events.
[14:40:32.931] <TB2>     INFO: 1187115 events read in total (47792ms).
[14:41:20.896] <TB2>     INFO: 2352550 events read in total (95757ms).
[14:41:58.660] <TB2>     INFO: 3265600 events read in total (133521ms).
[14:41:58.700] <TB2>     INFO: Test took 134620ms.
[14:41:58.798] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:58.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:00.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:02.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:04.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:05.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:07.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:09.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:10.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:12.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:14.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:15.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:17.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:19.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:20.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:22.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:24.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:25.856] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392323072
[14:42:25.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:42:25.932] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:42:25.932] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:42:25.943] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:25.943] <TB2>     INFO:     run 1 of 1
[14:42:25.943] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:26.293] <TB2>     INFO: Expecting 3224000 events.
[14:43:15.214] <TB2>     INFO: 1195505 events read in total (48206ms).
[14:44:03.231] <TB2>     INFO: 2367415 events read in total (96223ms).
[14:44:38.328] <TB2>     INFO: 3224000 events read in total (131321ms).
[14:44:38.367] <TB2>     INFO: Test took 132424ms.
[14:44:38.452] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:38.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:40.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:42.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:43.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:45.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:47.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:48.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:50.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:52.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:53.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:55.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:57.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:58.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:00.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:02.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:03.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:05.285] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392323072
[14:45:05.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.79259, thr difference RMS: 1.38038
[14:45:05.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.88877, thr difference RMS: 1.69736
[14:45:05.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.24512, thr difference RMS: 1.20573
[14:45:05.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.10968, thr difference RMS: 1.56359
[14:45:05.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.05315, thr difference RMS: 1.36578
[14:45:05.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.04823, thr difference RMS: 1.19718
[14:45:05.288] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.13517, thr difference RMS: 1.25359
[14:45:05.288] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.21402, thr difference RMS: 1.32597
[14:45:05.288] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.34715, thr difference RMS: 1.47482
[14:45:05.288] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.03642, thr difference RMS: 1.40042
[14:45:05.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.6417, thr difference RMS: 1.34854
[14:45:05.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.58094, thr difference RMS: 1.28939
[14:45:05.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.02912, thr difference RMS: 1.60004
[14:45:05.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.29464, thr difference RMS: 1.28996
[14:45:05.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.61835, thr difference RMS: 1.6317
[14:45:05.290] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.78558, thr difference RMS: 1.23653
[14:45:05.290] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.75614, thr difference RMS: 1.37765
[14:45:05.290] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.89957, thr difference RMS: 1.70283
[14:45:05.290] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.35956, thr difference RMS: 1.17539
[14:45:05.290] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.14393, thr difference RMS: 1.55889
[14:45:05.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.02167, thr difference RMS: 1.35387
[14:45:05.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.98506, thr difference RMS: 1.20269
[14:45:05.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.15867, thr difference RMS: 1.24552
[14:45:05.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.28358, thr difference RMS: 1.31351
[14:45:05.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.3567, thr difference RMS: 1.48861
[14:45:05.292] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.00096, thr difference RMS: 1.37745
[14:45:05.292] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.65543, thr difference RMS: 1.35163
[14:45:05.292] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.59542, thr difference RMS: 1.29145
[14:45:05.292] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.00657, thr difference RMS: 1.60668
[14:45:05.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.35922, thr difference RMS: 1.28234
[14:45:05.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.77936, thr difference RMS: 1.63018
[14:45:05.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.85101, thr difference RMS: 1.23143
[14:45:05.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.88475, thr difference RMS: 1.36736
[14:45:05.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.03532, thr difference RMS: 1.6844
[14:45:05.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.46245, thr difference RMS: 1.20619
[14:45:05.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.40381, thr difference RMS: 1.54476
[14:45:05.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.18619, thr difference RMS: 1.359
[14:45:05.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.00809, thr difference RMS: 1.1871
[14:45:05.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.27414, thr difference RMS: 1.25153
[14:45:05.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.32781, thr difference RMS: 1.31943
[14:45:05.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.41144, thr difference RMS: 1.48987
[14:45:05.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.04415, thr difference RMS: 1.39029
[14:45:05.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.72672, thr difference RMS: 1.34414
[14:45:05.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.65171, thr difference RMS: 1.28921
[14:45:05.296] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.14472, thr difference RMS: 1.59296
[14:45:05.296] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.44188, thr difference RMS: 1.29667
[14:45:05.296] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.016, thr difference RMS: 1.63674
[14:45:05.296] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.11208, thr difference RMS: 1.22494
[14:45:05.296] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.94788, thr difference RMS: 1.3557
[14:45:05.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.18943, thr difference RMS: 1.68884
[14:45:05.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.60635, thr difference RMS: 1.19328
[14:45:05.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.50894, thr difference RMS: 1.53992
[14:45:05.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.29712, thr difference RMS: 1.35191
[14:45:05.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.08526, thr difference RMS: 1.17832
[14:45:05.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.4459, thr difference RMS: 1.24105
[14:45:05.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.41126, thr difference RMS: 1.32026
[14:45:05.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.50389, thr difference RMS: 1.46713
[14:45:05.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.2491, thr difference RMS: 1.37996
[14:45:05.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.7694, thr difference RMS: 1.35011
[14:45:05.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.77063, thr difference RMS: 1.27796
[14:45:05.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.16669, thr difference RMS: 1.59425
[14:45:05.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.58414, thr difference RMS: 1.25488
[14:45:05.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.195, thr difference RMS: 1.59678
[14:45:05.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.23405, thr difference RMS: 1.21738
[14:45:05.407] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:45:05.409] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2347 seconds
[14:45:05.409] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:45:06.113] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:45:06.114] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:45:06.121] <TB2>     INFO: ######################################################################
[14:45:06.121] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:45:06.121] <TB2>     INFO: ######################################################################
[14:45:06.121] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:06.121] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:45:06.121] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:06.122] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:45:06.135] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:45:06.135] <TB2>     INFO:     run 1 of 1
[14:45:06.135] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:06.482] <TB2>     INFO: Expecting 59072000 events.
[14:45:36.581] <TB2>     INFO: 1073200 events read in total (29383ms).
[14:46:06.103] <TB2>     INFO: 2141600 events read in total (58905ms).
[14:46:35.731] <TB2>     INFO: 3209800 events read in total (88533ms).
[14:47:05.065] <TB2>     INFO: 4281200 events read in total (117867ms).
[14:47:34.596] <TB2>     INFO: 5350000 events read in total (147398ms).
[14:48:04.112] <TB2>     INFO: 6418400 events read in total (176914ms).
[14:48:33.522] <TB2>     INFO: 7491000 events read in total (206324ms).
[14:49:02.945] <TB2>     INFO: 8559600 events read in total (235747ms).
[14:49:32.310] <TB2>     INFO: 9628200 events read in total (265112ms).
[14:50:01.860] <TB2>     INFO: 10700800 events read in total (294662ms).
[14:50:31.458] <TB2>     INFO: 11769200 events read in total (324260ms).
[14:51:01.179] <TB2>     INFO: 12837800 events read in total (353981ms).
[14:51:30.722] <TB2>     INFO: 13908800 events read in total (383524ms).
[14:52:00.155] <TB2>     INFO: 14977000 events read in total (412957ms).
[14:52:29.774] <TB2>     INFO: 16045000 events read in total (442576ms).
[14:52:59.388] <TB2>     INFO: 17117200 events read in total (472190ms).
[14:53:28.979] <TB2>     INFO: 18186200 events read in total (501781ms).
[14:53:58.600] <TB2>     INFO: 19254200 events read in total (531402ms).
[14:54:28.130] <TB2>     INFO: 20325400 events read in total (560932ms).
[14:54:57.817] <TB2>     INFO: 21395200 events read in total (590619ms).
[14:55:27.604] <TB2>     INFO: 22464000 events read in total (620406ms).
[14:55:57.201] <TB2>     INFO: 23536400 events read in total (650003ms).
[14:56:26.586] <TB2>     INFO: 24604400 events read in total (679388ms).
[14:56:55.893] <TB2>     INFO: 25672600 events read in total (708695ms).
[14:57:25.439] <TB2>     INFO: 26744400 events read in total (738241ms).
[14:57:54.832] <TB2>     INFO: 27813400 events read in total (767634ms).
[14:58:24.163] <TB2>     INFO: 28881400 events read in total (796965ms).
[14:58:53.553] <TB2>     INFO: 29951200 events read in total (826355ms).
[14:59:22.873] <TB2>     INFO: 31021400 events read in total (855675ms).
[14:59:52.227] <TB2>     INFO: 32089600 events read in total (885029ms).
[15:00:21.697] <TB2>     INFO: 33157400 events read in total (914499ms).
[15:00:51.207] <TB2>     INFO: 34228600 events read in total (944009ms).
[15:01:20.630] <TB2>     INFO: 35296200 events read in total (973432ms).
[15:01:50.107] <TB2>     INFO: 36364400 events read in total (1002909ms).
[15:02:19.784] <TB2>     INFO: 37433800 events read in total (1032586ms).
[15:02:49.534] <TB2>     INFO: 38504200 events read in total (1062336ms).
[15:03:19.659] <TB2>     INFO: 39571600 events read in total (1092461ms).
[15:03:49.511] <TB2>     INFO: 40639400 events read in total (1122313ms).
[15:04:19.314] <TB2>     INFO: 41710200 events read in total (1152116ms).
[15:04:49.080] <TB2>     INFO: 42778800 events read in total (1181882ms).
[15:05:18.002] <TB2>     INFO: 43846400 events read in total (1211804ms).
[15:05:48.687] <TB2>     INFO: 44914200 events read in total (1241489ms).
[15:06:18.339] <TB2>     INFO: 45984600 events read in total (1271141ms).
[15:06:47.995] <TB2>     INFO: 47053400 events read in total (1300797ms).
[15:07:18.375] <TB2>     INFO: 48121400 events read in total (1331177ms).
[15:07:47.270] <TB2>     INFO: 49190000 events read in total (1360072ms).
[15:08:16.170] <TB2>     INFO: 50260800 events read in total (1388972ms).
[15:08:45.247] <TB2>     INFO: 51328800 events read in total (1418049ms).
[15:09:14.882] <TB2>     INFO: 52396600 events read in total (1447684ms).
[15:09:43.795] <TB2>     INFO: 53465600 events read in total (1476597ms).
[15:10:12.432] <TB2>     INFO: 54536000 events read in total (1505234ms).
[15:10:40.937] <TB2>     INFO: 55603400 events read in total (1533739ms).
[15:11:09.617] <TB2>     INFO: 56670800 events read in total (1562419ms).
[15:11:38.169] <TB2>     INFO: 57738200 events read in total (1590971ms).
[15:12:06.600] <TB2>     INFO: 58810200 events read in total (1619402ms).
[15:12:13.886] <TB2>     INFO: 59072000 events read in total (1626688ms).
[15:12:13.906] <TB2>     INFO: Test took 1627771ms.
[15:12:13.971] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:14.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:14.109] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:15.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:15.248] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:16.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:16.412] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:17.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:17.582] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:18.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:18.756] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:19.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:19.950] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:21.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:21.106] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:22.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:22.276] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:23.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:23.440] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:24.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:24.610] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:25.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:25.772] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:26.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:26.949] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:28.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:28.119] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:29.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:29.301] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:30.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:30.463] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:31.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:31.648] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:32.834] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 430411776
[15:12:32.866] <TB2>     INFO: PixTestScurves::scurves() done 
[15:12:32.866] <TB2>     INFO: Vcal mean:  35.08  35.11  35.06  35.05  34.97  35.01  35.01  35.01  35.07  35.04  35.06  35.10  35.02  35.03  35.09  35.10 
[15:12:32.866] <TB2>     INFO: Vcal RMS:    0.68   0.73   0.64   0.69   0.67   0.64   0.70   0.61   1.00   0.69   0.63   0.64   0.79   0.62   0.77   0.67 
[15:12:32.866] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:12:32.939] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:12:32.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:12:32.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:12:32.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:12:32.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:12:32.939] <TB2>     INFO: ######################################################################
[15:12:32.940] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:12:32.940] <TB2>     INFO: ######################################################################
[15:12:32.944] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:12:33.291] <TB2>     INFO: Expecting 41600 events.
[15:12:37.430] <TB2>     INFO: 41600 events read in total (3417ms).
[15:12:37.430] <TB2>     INFO: Test took 4486ms.
[15:12:37.438] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:37.438] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:12:37.438] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:12:37.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 51, 53] has eff 0/10
[15:12:37.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 51, 53]
[15:12:37.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:12:37.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:12:37.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:12:37.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:12:37.785] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:12:38.130] <TB2>     INFO: Expecting 41600 events.
[15:12:42.278] <TB2>     INFO: 41600 events read in total (3433ms).
[15:12:42.278] <TB2>     INFO: Test took 4493ms.
[15:12:42.286] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:42.286] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:12:42.286] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:12:42.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.677
[15:12:42.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 170
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.627
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.815
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 189
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.257
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 185
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.544
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.102
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,15] phvalue 183
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.1
[15:12:42.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [9 ,5] phvalue 182
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.908
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.248
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.483
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 187
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.673
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,6] phvalue 170
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.358
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 183
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.258
[15:12:42.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[15:12:42.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.183
[15:12:42.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 161
[15:12:42.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.169
[15:12:42.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 188
[15:12:42.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.217
[15:12:42.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 193
[15:12:42.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:12:42.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:12:42.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:12:42.380] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:12:42.724] <TB2>     INFO: Expecting 41600 events.
[15:12:46.860] <TB2>     INFO: 41600 events read in total (3421ms).
[15:12:46.861] <TB2>     INFO: Test took 4481ms.
[15:12:46.869] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:46.869] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:12:46.869] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:12:46.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:12:46.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 55minph_roc = 13
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8104
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 69
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.1187
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7581
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 89
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1183
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 77
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.5585
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 89
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.6354
[15:12:46.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 79
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7103
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 82
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.95
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 72
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8153
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 70
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2144
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3864
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 66
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.0934
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 75
[15:12:46.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4017
[15:12:46.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,24] phvalue 85
[15:12:46.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.8372
[15:12:46.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 59
[15:12:46.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.156
[15:12:46.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 93
[15:12:46.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7092
[15:12:46.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 86
[15:12:46.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 0 0
[15:12:47.292] <TB2>     INFO: Expecting 2560 events.
[15:12:48.253] <TB2>     INFO: 2560 events read in total (248ms).
[15:12:48.254] <TB2>     INFO: Test took 1377ms.
[15:12:48.254] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:48.254] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[15:12:48.762] <TB2>     INFO: Expecting 2560 events.
[15:12:49.722] <TB2>     INFO: 2560 events read in total (245ms).
[15:12:49.722] <TB2>     INFO: Test took 1468ms.
[15:12:49.722] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:49.722] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 2 2
[15:12:50.231] <TB2>     INFO: Expecting 2560 events.
[15:12:51.190] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:51.190] <TB2>     INFO: Test took 1468ms.
[15:12:51.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:51.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[15:12:51.698] <TB2>     INFO: Expecting 2560 events.
[15:12:52.658] <TB2>     INFO: 2560 events read in total (245ms).
[15:12:52.659] <TB2>     INFO: Test took 1468ms.
[15:12:52.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:52.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 4 4
[15:12:53.166] <TB2>     INFO: Expecting 2560 events.
[15:12:54.125] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:54.125] <TB2>     INFO: Test took 1466ms.
[15:12:54.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:54.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 5 5
[15:12:54.634] <TB2>     INFO: Expecting 2560 events.
[15:12:55.594] <TB2>     INFO: 2560 events read in total (245ms).
[15:12:55.594] <TB2>     INFO: Test took 1468ms.
[15:12:55.594] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:55.594] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 6 6
[15:12:56.105] <TB2>     INFO: Expecting 2560 events.
[15:12:57.064] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:57.065] <TB2>     INFO: Test took 1471ms.
[15:12:57.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:57.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 7 7
[15:12:57.573] <TB2>     INFO: Expecting 2560 events.
[15:12:58.530] <TB2>     INFO: 2560 events read in total (243ms).
[15:12:58.530] <TB2>     INFO: Test took 1465ms.
[15:12:58.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:58.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[15:12:59.044] <TB2>     INFO: Expecting 2560 events.
[15:13:00.006] <TB2>     INFO: 2560 events read in total (247ms).
[15:13:00.006] <TB2>     INFO: Test took 1475ms.
[15:13:00.006] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:00.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[15:13:00.515] <TB2>     INFO: Expecting 2560 events.
[15:13:01.474] <TB2>     INFO: 2560 events read in total (244ms).
[15:13:01.474] <TB2>     INFO: Test took 1467ms.
[15:13:01.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:01.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[15:13:01.982] <TB2>     INFO: Expecting 2560 events.
[15:13:02.945] <TB2>     INFO: 2560 events read in total (248ms).
[15:13:02.946] <TB2>     INFO: Test took 1471ms.
[15:13:02.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:02.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 11 11
[15:13:03.455] <TB2>     INFO: Expecting 2560 events.
[15:13:04.412] <TB2>     INFO: 2560 events read in total (242ms).
[15:13:04.413] <TB2>     INFO: Test took 1467ms.
[15:13:04.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:04.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 24, 12 12
[15:13:04.921] <TB2>     INFO: Expecting 2560 events.
[15:13:05.879] <TB2>     INFO: 2560 events read in total (244ms).
[15:13:05.880] <TB2>     INFO: Test took 1467ms.
[15:13:05.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:05.885] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[15:13:06.387] <TB2>     INFO: Expecting 2560 events.
[15:13:07.344] <TB2>     INFO: 2560 events read in total (242ms).
[15:13:07.344] <TB2>     INFO: Test took 1459ms.
[15:13:07.344] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:07.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 14 14
[15:13:07.856] <TB2>     INFO: Expecting 2560 events.
[15:13:08.819] <TB2>     INFO: 2560 events read in total (248ms).
[15:13:08.819] <TB2>     INFO: Test took 1474ms.
[15:13:08.819] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:08.821] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[15:13:09.329] <TB2>     INFO: Expecting 2560 events.
[15:13:10.291] <TB2>     INFO: 2560 events read in total (247ms).
[15:13:10.291] <TB2>     INFO: Test took 1469ms.
[15:13:10.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:13:10.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:13:10.296] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:10.801] <TB2>     INFO: Expecting 655360 events.
[15:13:22.710] <TB2>     INFO: 655360 events read in total (11194ms).
[15:13:22.722] <TB2>     INFO: Expecting 655360 events.
[15:13:34.426] <TB2>     INFO: 655360 events read in total (11142ms).
[15:13:34.443] <TB2>     INFO: Expecting 655360 events.
[15:13:46.221] <TB2>     INFO: 655360 events read in total (11211ms).
[15:13:46.243] <TB2>     INFO: Expecting 655360 events.
[15:13:57.997] <TB2>     INFO: 655360 events read in total (11202ms).
[15:13:58.021] <TB2>     INFO: Expecting 655360 events.
[15:14:09.727] <TB2>     INFO: 655360 events read in total (11147ms).
[15:14:09.756] <TB2>     INFO: Expecting 655360 events.
[15:14:21.613] <TB2>     INFO: 655360 events read in total (11305ms).
[15:14:21.647] <TB2>     INFO: Expecting 655360 events.
[15:14:33.446] <TB2>     INFO: 655360 events read in total (11258ms).
[15:14:33.483] <TB2>     INFO: Expecting 655360 events.
[15:14:45.258] <TB2>     INFO: 655360 events read in total (11231ms).
[15:14:45.299] <TB2>     INFO: Expecting 655360 events.
[15:14:57.127] <TB2>     INFO: 655360 events read in total (11288ms).
[15:14:57.174] <TB2>     INFO: Expecting 655360 events.
[15:15:08.946] <TB2>     INFO: 655360 events read in total (11237ms).
[15:15:08.996] <TB2>     INFO: Expecting 655360 events.
[15:15:20.782] <TB2>     INFO: 655360 events read in total (11252ms).
[15:15:20.837] <TB2>     INFO: Expecting 655360 events.
[15:15:32.651] <TB2>     INFO: 655360 events read in total (11288ms).
[15:15:32.710] <TB2>     INFO: Expecting 655360 events.
[15:15:44.549] <TB2>     INFO: 655360 events read in total (11310ms).
[15:15:44.612] <TB2>     INFO: Expecting 655360 events.
[15:15:56.438] <TB2>     INFO: 655360 events read in total (11299ms).
[15:15:56.505] <TB2>     INFO: Expecting 655360 events.
[15:16:08.340] <TB2>     INFO: 655360 events read in total (11309ms).
[15:16:08.417] <TB2>     INFO: Expecting 655360 events.
[15:16:20.323] <TB2>     INFO: 655360 events read in total (11380ms).
[15:16:20.398] <TB2>     INFO: Test took 190102ms.
[15:16:20.492] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:20.799] <TB2>     INFO: Expecting 655360 events.
[15:16:33.304] <TB2>     INFO: 655360 events read in total (11789ms).
[15:16:33.315] <TB2>     INFO: Expecting 655360 events.
[15:16:45.098] <TB2>     INFO: 655360 events read in total (11211ms).
[15:16:45.113] <TB2>     INFO: Expecting 655360 events.
[15:16:56.898] <TB2>     INFO: 655360 events read in total (11215ms).
[15:16:56.918] <TB2>     INFO: Expecting 655360 events.
[15:17:08.729] <TB2>     INFO: 655360 events read in total (11249ms).
[15:17:08.753] <TB2>     INFO: Expecting 655360 events.
[15:17:20.563] <TB2>     INFO: 655360 events read in total (11251ms).
[15:17:20.591] <TB2>     INFO: Expecting 655360 events.
[15:17:32.391] <TB2>     INFO: 655360 events read in total (11242ms).
[15:17:32.423] <TB2>     INFO: Expecting 655360 events.
[15:17:44.111] <TB2>     INFO: 655360 events read in total (11140ms).
[15:17:44.150] <TB2>     INFO: Expecting 655360 events.
[15:17:55.955] <TB2>     INFO: 655360 events read in total (11261ms).
[15:17:55.998] <TB2>     INFO: Expecting 655360 events.
[15:18:07.799] <TB2>     INFO: 655360 events read in total (11259ms).
[15:18:07.847] <TB2>     INFO: Expecting 655360 events.
[15:18:19.621] <TB2>     INFO: 655360 events read in total (11247ms).
[15:18:19.671] <TB2>     INFO: Expecting 655360 events.
[15:18:31.460] <TB2>     INFO: 655360 events read in total (11260ms).
[15:18:31.514] <TB2>     INFO: Expecting 655360 events.
[15:18:43.357] <TB2>     INFO: 655360 events read in total (11316ms).
[15:18:43.414] <TB2>     INFO: Expecting 655360 events.
[15:18:55.174] <TB2>     INFO: 655360 events read in total (11233ms).
[15:18:55.241] <TB2>     INFO: Expecting 655360 events.
[15:19:07.025] <TB2>     INFO: 655360 events read in total (11258ms).
[15:19:07.093] <TB2>     INFO: Expecting 655360 events.
[15:19:18.890] <TB2>     INFO: 655360 events read in total (11270ms).
[15:19:18.967] <TB2>     INFO: Expecting 655360 events.
[15:19:30.799] <TB2>     INFO: 655360 events read in total (11305ms).
[15:19:30.872] <TB2>     INFO: Test took 190380ms.
[15:19:31.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:19:31.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:19:31.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:19:31.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:19:31.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:19:31.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:19:31.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.049] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:19:31.049] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.049] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:19:31.049] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:19:31.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:19:31.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:19:31.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:19:31.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:19:31.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:19:31.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:19:31.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:19:31.053] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:19:31.053] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.060] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:19:31.067] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:19:31.074] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.080] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.087] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.094] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.101] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.108] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.115] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.122] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.130] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.137] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.144] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.151] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.157] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.164] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.171] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:19:31.179] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:19:31.213] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C0.dat
[15:19:31.213] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C1.dat
[15:19:31.213] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C2.dat
[15:19:31.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C3.dat
[15:19:31.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C4.dat
[15:19:31.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C5.dat
[15:19:31.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C6.dat
[15:19:31.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C7.dat
[15:19:31.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C8.dat
[15:19:31.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C9.dat
[15:19:31.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C10.dat
[15:19:31.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C11.dat
[15:19:31.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C12.dat
[15:19:31.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C13.dat
[15:19:31.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C14.dat
[15:19:31.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//dacParameters35_C15.dat
[15:19:31.561] <TB2>     INFO: Expecting 41600 events.
[15:19:35.412] <TB2>     INFO: 41600 events read in total (3136ms).
[15:19:35.412] <TB2>     INFO: Test took 4194ms.
[15:19:36.068] <TB2>     INFO: Expecting 41600 events.
[15:19:39.920] <TB2>     INFO: 41600 events read in total (3134ms).
[15:19:39.921] <TB2>     INFO: Test took 4202ms.
[15:19:40.577] <TB2>     INFO: Expecting 41600 events.
[15:19:44.426] <TB2>     INFO: 41600 events read in total (3134ms).
[15:19:44.426] <TB2>     INFO: Test took 4196ms.
[15:19:44.731] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:44.866] <TB2>     INFO: Expecting 2560 events.
[15:19:45.825] <TB2>     INFO: 2560 events read in total (244ms).
[15:19:45.826] <TB2>     INFO: Test took 1096ms.
[15:19:45.827] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:46.334] <TB2>     INFO: Expecting 2560 events.
[15:19:47.291] <TB2>     INFO: 2560 events read in total (242ms).
[15:19:47.291] <TB2>     INFO: Test took 1464ms.
[15:19:47.292] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:47.803] <TB2>     INFO: Expecting 2560 events.
[15:19:48.761] <TB2>     INFO: 2560 events read in total (243ms).
[15:19:48.762] <TB2>     INFO: Test took 1470ms.
[15:19:48.764] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:49.274] <TB2>     INFO: Expecting 2560 events.
[15:19:50.234] <TB2>     INFO: 2560 events read in total (245ms).
[15:19:50.234] <TB2>     INFO: Test took 1470ms.
[15:19:50.236] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:50.746] <TB2>     INFO: Expecting 2560 events.
[15:19:51.704] <TB2>     INFO: 2560 events read in total (243ms).
[15:19:51.704] <TB2>     INFO: Test took 1468ms.
[15:19:51.706] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:52.217] <TB2>     INFO: Expecting 2560 events.
[15:19:53.178] <TB2>     INFO: 2560 events read in total (247ms).
[15:19:53.179] <TB2>     INFO: Test took 1473ms.
[15:19:53.180] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:53.691] <TB2>     INFO: Expecting 2560 events.
[15:19:54.652] <TB2>     INFO: 2560 events read in total (245ms).
[15:19:54.653] <TB2>     INFO: Test took 1473ms.
[15:19:54.656] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:55.162] <TB2>     INFO: Expecting 2560 events.
[15:19:56.121] <TB2>     INFO: 2560 events read in total (244ms).
[15:19:56.122] <TB2>     INFO: Test took 1466ms.
[15:19:56.125] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:56.631] <TB2>     INFO: Expecting 2560 events.
[15:19:57.589] <TB2>     INFO: 2560 events read in total (243ms).
[15:19:57.589] <TB2>     INFO: Test took 1464ms.
[15:19:57.591] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:58.105] <TB2>     INFO: Expecting 2560 events.
[15:19:59.063] <TB2>     INFO: 2560 events read in total (243ms).
[15:19:59.064] <TB2>     INFO: Test took 1473ms.
[15:19:59.065] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:59.576] <TB2>     INFO: Expecting 2560 events.
[15:20:00.534] <TB2>     INFO: 2560 events read in total (242ms).
[15:20:00.534] <TB2>     INFO: Test took 1469ms.
[15:20:00.537] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:01.050] <TB2>     INFO: Expecting 2560 events.
[15:20:02.007] <TB2>     INFO: 2560 events read in total (243ms).
[15:20:02.007] <TB2>     INFO: Test took 1470ms.
[15:20:02.009] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:02.520] <TB2>     INFO: Expecting 2560 events.
[15:20:03.476] <TB2>     INFO: 2560 events read in total (241ms).
[15:20:03.477] <TB2>     INFO: Test took 1469ms.
[15:20:03.479] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:03.986] <TB2>     INFO: Expecting 2560 events.
[15:20:04.944] <TB2>     INFO: 2560 events read in total (242ms).
[15:20:04.944] <TB2>     INFO: Test took 1465ms.
[15:20:04.947] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:05.455] <TB2>     INFO: Expecting 2560 events.
[15:20:06.416] <TB2>     INFO: 2560 events read in total (245ms).
[15:20:06.416] <TB2>     INFO: Test took 1469ms.
[15:20:06.418] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:06.925] <TB2>     INFO: Expecting 2560 events.
[15:20:07.884] <TB2>     INFO: 2560 events read in total (241ms).
[15:20:07.885] <TB2>     INFO: Test took 1467ms.
[15:20:07.886] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:08.399] <TB2>     INFO: Expecting 2560 events.
[15:20:09.360] <TB2>     INFO: 2560 events read in total (245ms).
[15:20:09.360] <TB2>     INFO: Test took 1474ms.
[15:20:09.362] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:09.871] <TB2>     INFO: Expecting 2560 events.
[15:20:10.830] <TB2>     INFO: 2560 events read in total (244ms).
[15:20:10.830] <TB2>     INFO: Test took 1468ms.
[15:20:10.833] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:11.342] <TB2>     INFO: Expecting 2560 events.
[15:20:12.303] <TB2>     INFO: 2560 events read in total (246ms).
[15:20:12.303] <TB2>     INFO: Test took 1470ms.
[15:20:12.305] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:12.813] <TB2>     INFO: Expecting 2560 events.
[15:20:13.775] <TB2>     INFO: 2560 events read in total (243ms).
[15:20:13.775] <TB2>     INFO: Test took 1470ms.
[15:20:13.779] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:14.287] <TB2>     INFO: Expecting 2560 events.
[15:20:15.251] <TB2>     INFO: 2560 events read in total (249ms).
[15:20:15.251] <TB2>     INFO: Test took 1472ms.
[15:20:15.255] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:15.765] <TB2>     INFO: Expecting 2560 events.
[15:20:16.730] <TB2>     INFO: 2560 events read in total (249ms).
[15:20:16.731] <TB2>     INFO: Test took 1477ms.
[15:20:16.734] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:17.240] <TB2>     INFO: Expecting 2560 events.
[15:20:18.203] <TB2>     INFO: 2560 events read in total (248ms).
[15:20:18.204] <TB2>     INFO: Test took 1470ms.
[15:20:18.212] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:18.718] <TB2>     INFO: Expecting 2560 events.
[15:20:19.681] <TB2>     INFO: 2560 events read in total (248ms).
[15:20:19.682] <TB2>     INFO: Test took 1470ms.
[15:20:19.684] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:20.193] <TB2>     INFO: Expecting 2560 events.
[15:20:21.151] <TB2>     INFO: 2560 events read in total (244ms).
[15:20:21.152] <TB2>     INFO: Test took 1468ms.
[15:20:21.154] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:21.663] <TB2>     INFO: Expecting 2560 events.
[15:20:22.624] <TB2>     INFO: 2560 events read in total (247ms).
[15:20:22.625] <TB2>     INFO: Test took 1472ms.
[15:20:22.627] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:23.133] <TB2>     INFO: Expecting 2560 events.
[15:20:24.101] <TB2>     INFO: 2560 events read in total (252ms).
[15:20:24.102] <TB2>     INFO: Test took 1475ms.
[15:20:24.108] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:24.612] <TB2>     INFO: Expecting 2560 events.
[15:20:25.573] <TB2>     INFO: 2560 events read in total (246ms).
[15:20:25.574] <TB2>     INFO: Test took 1466ms.
[15:20:25.578] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:26.085] <TB2>     INFO: Expecting 2560 events.
[15:20:27.045] <TB2>     INFO: 2560 events read in total (245ms).
[15:20:27.046] <TB2>     INFO: Test took 1468ms.
[15:20:27.047] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:27.557] <TB2>     INFO: Expecting 2560 events.
[15:20:28.522] <TB2>     INFO: 2560 events read in total (249ms).
[15:20:28.523] <TB2>     INFO: Test took 1476ms.
[15:20:28.524] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:29.046] <TB2>     INFO: Expecting 2560 events.
[15:20:29.004] <TB2>     INFO: 2560 events read in total (243ms).
[15:20:29.004] <TB2>     INFO: Test took 1480ms.
[15:20:30.006] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:30.514] <TB2>     INFO: Expecting 2560 events.
[15:20:31.471] <TB2>     INFO: 2560 events read in total (242ms).
[15:20:31.471] <TB2>     INFO: Test took 1466ms.
[15:20:32.533] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 479 seconds
[15:20:32.533] <TB2>     INFO: PH scale (per ROC):    80  78  85  80  81  84  83  85  63  85  78  83  69  77  67  85
[15:20:32.533] <TB2>     INFO: PH offset (per ROC):  176 165 157 171 158 165 161 172 187 160 181 171 172 188 162 160
[15:20:32.714] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:20:32.716] <TB2>     INFO: ######################################################################
[15:20:32.717] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:20:32.717] <TB2>     INFO: ######################################################################
[15:20:32.717] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:20:32.729] <TB2>     INFO: scanning low vcal = 10
[15:20:33.078] <TB2>     INFO: Expecting 41600 events.
[15:20:36.798] <TB2>     INFO: 41600 events read in total (3005ms).
[15:20:36.799] <TB2>     INFO: Test took 4070ms.
[15:20:36.800] <TB2>     INFO: scanning low vcal = 20
[15:20:37.309] <TB2>     INFO: Expecting 41600 events.
[15:20:41.049] <TB2>     INFO: 41600 events read in total (3025ms).
[15:20:41.049] <TB2>     INFO: Test took 4249ms.
[15:20:41.051] <TB2>     INFO: scanning low vcal = 30
[15:20:41.558] <TB2>     INFO: Expecting 41600 events.
[15:20:45.307] <TB2>     INFO: 41600 events read in total (3031ms).
[15:20:45.307] <TB2>     INFO: Test took 4256ms.
[15:20:45.309] <TB2>     INFO: scanning low vcal = 40
[15:20:45.813] <TB2>     INFO: Expecting 41600 events.
[15:20:50.083] <TB2>     INFO: 41600 events read in total (3555ms).
[15:20:50.084] <TB2>     INFO: Test took 4775ms.
[15:20:50.087] <TB2>     INFO: scanning low vcal = 50
[15:20:50.507] <TB2>     INFO: Expecting 41600 events.
[15:20:54.788] <TB2>     INFO: 41600 events read in total (3567ms).
[15:20:54.788] <TB2>     INFO: Test took 4701ms.
[15:20:54.791] <TB2>     INFO: scanning low vcal = 60
[15:20:55.214] <TB2>     INFO: Expecting 41600 events.
[15:20:59.500] <TB2>     INFO: 41600 events read in total (3571ms).
[15:20:59.500] <TB2>     INFO: Test took 4709ms.
[15:20:59.504] <TB2>     INFO: scanning low vcal = 70
[15:20:59.927] <TB2>     INFO: Expecting 41600 events.
[15:21:04.201] <TB2>     INFO: 41600 events read in total (3559ms).
[15:21:04.202] <TB2>     INFO: Test took 4698ms.
[15:21:04.205] <TB2>     INFO: scanning low vcal = 80
[15:21:04.633] <TB2>     INFO: Expecting 41600 events.
[15:21:08.917] <TB2>     INFO: 41600 events read in total (3569ms).
[15:21:08.918] <TB2>     INFO: Test took 4713ms.
[15:21:08.921] <TB2>     INFO: scanning low vcal = 90
[15:21:09.344] <TB2>     INFO: Expecting 41600 events.
[15:21:13.605] <TB2>     INFO: 41600 events read in total (3546ms).
[15:21:13.606] <TB2>     INFO: Test took 4685ms.
[15:21:13.609] <TB2>     INFO: scanning low vcal = 100
[15:21:14.035] <TB2>     INFO: Expecting 41600 events.
[15:21:18.436] <TB2>     INFO: 41600 events read in total (3687ms).
[15:21:18.437] <TB2>     INFO: Test took 4828ms.
[15:21:18.440] <TB2>     INFO: scanning low vcal = 110
[15:21:18.863] <TB2>     INFO: Expecting 41600 events.
[15:21:23.164] <TB2>     INFO: 41600 events read in total (3586ms).
[15:21:23.165] <TB2>     INFO: Test took 4725ms.
[15:21:23.168] <TB2>     INFO: scanning low vcal = 120
[15:21:23.589] <TB2>     INFO: Expecting 41600 events.
[15:21:27.871] <TB2>     INFO: 41600 events read in total (3567ms).
[15:21:27.872] <TB2>     INFO: Test took 4704ms.
[15:21:27.875] <TB2>     INFO: scanning low vcal = 130
[15:21:28.306] <TB2>     INFO: Expecting 41600 events.
[15:21:32.588] <TB2>     INFO: 41600 events read in total (3566ms).
[15:21:32.589] <TB2>     INFO: Test took 4714ms.
[15:21:32.591] <TB2>     INFO: scanning low vcal = 140
[15:21:33.014] <TB2>     INFO: Expecting 41600 events.
[15:21:37.307] <TB2>     INFO: 41600 events read in total (3578ms).
[15:21:37.308] <TB2>     INFO: Test took 4716ms.
[15:21:37.310] <TB2>     INFO: scanning low vcal = 150
[15:21:37.736] <TB2>     INFO: Expecting 41600 events.
[15:21:42.018] <TB2>     INFO: 41600 events read in total (3567ms).
[15:21:42.019] <TB2>     INFO: Test took 4709ms.
[15:21:42.022] <TB2>     INFO: scanning low vcal = 160
[15:21:42.442] <TB2>     INFO: Expecting 41600 events.
[15:21:46.727] <TB2>     INFO: 41600 events read in total (3569ms).
[15:21:46.728] <TB2>     INFO: Test took 4706ms.
[15:21:46.731] <TB2>     INFO: scanning low vcal = 170
[15:21:47.153] <TB2>     INFO: Expecting 41600 events.
[15:21:51.425] <TB2>     INFO: 41600 events read in total (3558ms).
[15:21:51.426] <TB2>     INFO: Test took 4694ms.
[15:21:51.430] <TB2>     INFO: scanning low vcal = 180
[15:21:51.855] <TB2>     INFO: Expecting 41600 events.
[15:21:56.116] <TB2>     INFO: 41600 events read in total (3546ms).
[15:21:56.117] <TB2>     INFO: Test took 4687ms.
[15:21:56.120] <TB2>     INFO: scanning low vcal = 190
[15:21:56.546] <TB2>     INFO: Expecting 41600 events.
[15:22:00.814] <TB2>     INFO: 41600 events read in total (3550ms).
[15:22:00.815] <TB2>     INFO: Test took 4695ms.
[15:22:00.817] <TB2>     INFO: scanning low vcal = 200
[15:22:01.241] <TB2>     INFO: Expecting 41600 events.
[15:22:05.501] <TB2>     INFO: 41600 events read in total (3545ms).
[15:22:05.502] <TB2>     INFO: Test took 4685ms.
[15:22:05.506] <TB2>     INFO: scanning low vcal = 210
[15:22:05.930] <TB2>     INFO: Expecting 41600 events.
[15:22:10.223] <TB2>     INFO: 41600 events read in total (3578ms).
[15:22:10.223] <TB2>     INFO: Test took 4717ms.
[15:22:10.226] <TB2>     INFO: scanning low vcal = 220
[15:22:10.651] <TB2>     INFO: Expecting 41600 events.
[15:22:14.943] <TB2>     INFO: 41600 events read in total (3577ms).
[15:22:14.943] <TB2>     INFO: Test took 4717ms.
[15:22:14.947] <TB2>     INFO: scanning low vcal = 230
[15:22:15.373] <TB2>     INFO: Expecting 41600 events.
[15:22:19.651] <TB2>     INFO: 41600 events read in total (3563ms).
[15:22:19.651] <TB2>     INFO: Test took 4704ms.
[15:22:19.654] <TB2>     INFO: scanning low vcal = 240
[15:22:20.082] <TB2>     INFO: Expecting 41600 events.
[15:22:24.347] <TB2>     INFO: 41600 events read in total (3551ms).
[15:22:24.348] <TB2>     INFO: Test took 4694ms.
[15:22:24.352] <TB2>     INFO: scanning low vcal = 250
[15:22:24.774] <TB2>     INFO: Expecting 41600 events.
[15:22:29.044] <TB2>     INFO: 41600 events read in total (3555ms).
[15:22:29.045] <TB2>     INFO: Test took 4693ms.
[15:22:29.049] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:22:29.467] <TB2>     INFO: Expecting 41600 events.
[15:22:33.712] <TB2>     INFO: 41600 events read in total (3530ms).
[15:22:33.712] <TB2>     INFO: Test took 4663ms.
[15:22:33.717] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:22:34.144] <TB2>     INFO: Expecting 41600 events.
[15:22:38.410] <TB2>     INFO: 41600 events read in total (3551ms).
[15:22:38.411] <TB2>     INFO: Test took 4694ms.
[15:22:38.415] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:22:38.840] <TB2>     INFO: Expecting 41600 events.
[15:22:43.102] <TB2>     INFO: 41600 events read in total (3547ms).
[15:22:43.105] <TB2>     INFO: Test took 4689ms.
[15:22:43.108] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:22:43.532] <TB2>     INFO: Expecting 41600 events.
[15:22:47.803] <TB2>     INFO: 41600 events read in total (3556ms).
[15:22:47.804] <TB2>     INFO: Test took 4695ms.
[15:22:47.808] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:22:48.231] <TB2>     INFO: Expecting 41600 events.
[15:22:52.493] <TB2>     INFO: 41600 events read in total (3546ms).
[15:22:52.494] <TB2>     INFO: Test took 4686ms.
[15:22:53.041] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:22:53.044] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:22:53.044] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:22:53.044] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:22:53.044] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:22:53.044] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:22:53.045] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:22:53.045] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:22:53.045] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:22:53.045] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:22:53.045] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:22:53.045] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:22:53.046] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:22:53.046] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:22:53.046] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:22:53.046] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:22:53.046] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:23:31.985] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:23:31.985] <TB2>     INFO: non-linearity mean:  0.956 0.962 0.960 0.962 0.960 0.958 0.955 0.954 0.955 0.960 0.961 0.960 0.960 0.954 0.959 0.954
[15:23:31.985] <TB2>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.005 0.006 0.006 0.007 0.006 0.006 0.005 0.006 0.007 0.005 0.006 0.006 0.006
[15:23:31.985] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:23:32.008] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:23:32.031] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:23:32.053] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:23:32.076] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:23:32.098] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:23:32.121] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:23:32.143] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:23:32.166] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:23:32.188] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:23:32.211] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:23:32.233] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:23:32.255] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:23:32.278] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:23:32.300] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:23:32.322] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-20_FPIXTest-17C-Nebraska-160607-1353_2016-06-07_13h53m_1465325599//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:23:32.344] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:23:32.345] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:23:32.352] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:23:32.352] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:23:32.355] <TB2>     INFO: ######################################################################
[15:23:32.355] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:23:32.355] <TB2>     INFO: ######################################################################
[15:23:32.359] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:23:32.369] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:23:32.369] <TB2>     INFO:     run 1 of 1
[15:23:32.370] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:23:32.716] <TB2>     INFO: Expecting 3120000 events.
[15:24:22.281] <TB2>     INFO: 1258885 events read in total (48849ms).
[15:25:11.369] <TB2>     INFO: 2512215 events read in total (97937ms).
[15:25:35.253] <TB2>     INFO: 3120000 events read in total (121821ms).
[15:25:35.290] <TB2>     INFO: Test took 122921ms.
[15:25:35.373] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:35.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:25:36.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:38.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:39.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:41.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:42.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:44.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:45.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:47.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:48.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:25:50.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:25:51.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:25:53.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:54.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:55.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:57.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:25:58.611] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386088960
[15:25:58.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:25:58.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3724, RMS = 1.11807
[15:25:58.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:25:58.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:25:58.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4633, RMS = 1.76602
[15:25:58.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:25:58.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:25:58.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1453, RMS = 1.96224
[15:25:58.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:25:58.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:25:58.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0116, RMS = 1.41473
[15:25:58.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:25:58.644] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:25:58.644] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.876, RMS = 1.43955
[15:25:58.644] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:25:58.644] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:25:58.644] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7391, RMS = 1.9635
[15:25:58.644] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:25:58.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:25:58.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8066, RMS = 1.22238
[15:25:58.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:25:58.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:25:58.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7629, RMS = 0.988541
[15:25:58.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:25:58.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:25:58.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3819, RMS = 1.57233
[15:25:58.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:25:58.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:25:58.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2735, RMS = 1.09997
[15:25:58.647] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:25:58.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:25:58.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.3255, RMS = 1.85033
[15:25:58.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:25:58.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:25:58.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.2556, RMS = 2.01252
[15:25:58.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:25:58.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:25:58.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8571, RMS = 1.42711
[15:25:58.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:25:58.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:25:58.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5924, RMS = 2.05115
[15:25:58.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:25:58.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:25:58.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2625, RMS = 0.948031
[15:25:58.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:25:58.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:25:58.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0117, RMS = 1.55003
[15:25:58.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:25:58.651] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:25:58.651] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1125, RMS = 1.98422
[15:25:58.651] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:25:58.651] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:25:58.651] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5328, RMS = 2.76623
[15:25:58.651] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:25:58.652] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:25:58.652] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8284, RMS = 1.48586
[15:25:58.652] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:25:58.652] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:25:58.652] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3908, RMS = 1.10603
[15:25:58.652] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:25:58.653] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:25:58.653] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3108, RMS = 1.3141
[15:25:58.654] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:25:58.654] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:25:58.654] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3587, RMS = 1.68233
[15:25:58.654] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:25:58.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:25:58.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5268, RMS = 1.79668
[15:25:58.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:25:58.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:25:58.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8577, RMS = 2.25666
[15:25:58.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:25:58.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:25:58.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.5753, RMS = 2.45867
[15:25:58.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:25:58.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:25:58.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.5917, RMS = 2.58886
[15:25:58.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:25:58.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:25:58.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6866, RMS = 0.995501
[15:25:58.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:25:58.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:25:58.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1179, RMS = 1.45186
[15:25:58.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:25:58.658] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:25:58.658] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3947, RMS = 1.12214
[15:25:58.658] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:25:58.658] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:25:58.658] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2133, RMS = 1.6918
[15:25:58.658] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:25:58.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:25:58.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.146, RMS = 1.01383
[15:25:58.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:25:58.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:25:58.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9061, RMS = 1.34915
[15:25:58.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:25:58.667] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:25:58.667] <TB2>     INFO: number of dead bumps (per ROC):     1    0    0    0    1    0    0    0    1    2    2    0    0    0    1    0
[15:25:58.667] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:25:58.764] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:25:58.764] <TB2>     INFO: enter test to run
[15:25:58.764] <TB2>     INFO:   test:  no parameter change
[15:25:58.765] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 382.7mA
[15:25:58.766] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[15:25:58.766] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[15:25:58.767] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:25:59.195] <TB2>    QUIET: Connection to board 141 closed.
[15:25:59.195] <TB2>     INFO: pXar: this is the end, my friend
[15:25:59.197] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
