# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd" \
"../../../../spi_slave_simple.srcs/sources_1/new/synchronizer.vhd" \
"../../../../spi_slave_simple.srcs/sources_1/new/led_top.vhd" \

# Do not sort compile order
nosort
