// Seed: 2802177917
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply1 id_3
    , id_8,
    output tri1 id_4,
    input uwire id_5,
    output supply1 id_6
);
endmodule
module module_0 (
    input supply1 id_0,
    output logic id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    inout supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input wand id_10,
    output tri1 id_11,
    output supply0 id_12,
    input tri0 id_13,
    input wire module_1,
    output wire id_15
);
  if (1) begin : LABEL_0
    always @(posedge -1 or posedge 1) id_1 = -1;
  end
  parameter id_17 = -1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_5,
      id_11,
      id_3,
      id_11
  );
  wire id_18;
  ;
endmodule
