<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: case statement with unique
rc: 1 (means success: 0)
tags: 12.5.3
incdirs: /tmpfs/src/github/sv-tests/tests/generated/uniquecase
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv</a>
defines: 
time_elapsed: 0.560s
ram usage: 35648 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpsz5leojc/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/generated/uniquecase <a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-6" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:6</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-6" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:6</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-6" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:6</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpsz5leojc/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpsz5leojc/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpsz5leojc/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv</a>, line:6, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:9
       |vpiFullName:work@top
       |vpiStmt:
       \_case_stmt: , line:10
         |vpiCaseType:1
         |vpiQualifier:1
         |vpiCondition:
         \_ref_obj: (a), line:10
           |vpiName:a
           |vpiFullName:work@top.a
         |vpiCaseItem:
         \_case_item: , line:11
           |vpiExpr:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiExpr:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiStmt:
           \_assignment: , line:11
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (b), line:11
               |vpiName:b
               |vpiFullName:work@top.b
             |vpiRhs:
             \_constant: , line:11
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiCaseItem:
         \_case_item: , line:12
           |vpiExpr:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiStmt:
           \_assignment: , line:12
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (b), line:12
               |vpiName:b
               |vpiFullName:work@top.b
             |vpiRhs:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiCaseItem:
         \_case_item: , line:13
           |vpiExpr:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiStmt:
           \_assignment: , line:13
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (b), line:13
               |vpiName:b
               |vpiFullName:work@top.b
             |vpiRhs:
             \_constant: , line:13
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
   |vpiNet:
   \_logic_net: (a), line:7
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:8
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv</a>, line:6
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (a), line:7, parent:work@top
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiNetType:1
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (b), line:8, parent:work@top
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiNetType:48
     |vpiRange:
     \_range: , line:8
       |vpiLeftRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 5
Object: \a of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \b of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \b of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \b of type 608
Object:  of type 7
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3557a10] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-7" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:7</a>.0-7.0&gt; [0x3557d10] str=&#39;\a&#39;
        AST_RANGE &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-7" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:7</a>.0-7.0&gt; [0x355fe50]
          AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-7" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:7</a>.0-7.0&gt; [0x3560390] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-7" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:7</a>.0-7.0&gt; [0x35606a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-8" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:8</a>.0-8.0&gt; [0x3560580] str=&#39;\b&#39; reg
        AST_RANGE &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-8" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:8</a>.0-8.0&gt; [0x3560860]
          AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-8" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:8</a>.0-8.0&gt; [0x3560ba0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-8" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:8</a>.0-8.0&gt; [0x3560d60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3560f20]
        AST_BLOCK &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-9" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:9</a>.0-9.0&gt; [0x3561040]
          AST_CASE &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-10" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:10</a>.0-10.0&gt; [0x35611c0]
            AST_IDENTIFIER &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-10" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:10</a>.0-10.0&gt; [0x3561450] str=&#39;\a&#39;
            AST_COND &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3561790]
              AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3561c00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3561df0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35624f0]
                AST_ASSIGN_EQ &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3561a30]
                  AST_IDENTIFIER &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3562190] str=&#39;\b&#39;
                  AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3562630] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_COND &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-12" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:12</a>.0-12.0&gt; [0x35627f0]
              AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-12" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:12</a>.0-12.0&gt; [0x3562a90] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3562e10]
                AST_ASSIGN_EQ &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-12" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:12</a>.0-12.0&gt; [0x3562910]
                  AST_IDENTIFIER &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-12" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:12</a>.0-12.0&gt; [0x3562c10] str=&#39;\b&#39;
                  AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-12" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:12</a>.0-12.0&gt; [0x3562f50] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
            AST_COND &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>.0-13.0&gt; [0x3563110]
              AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>.0-13.0&gt; [0x35633b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3563730]
                AST_ASSIGN_EQ &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>.0-13.0&gt; [0x3563230]
                  AST_IDENTIFIER &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>.0-13.0&gt; [0x3563530] str=&#39;\b&#39;
                  AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>.0-13.0&gt; [0x3563870] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3557a10] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-7" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:7</a>.0-7.0&gt; [0x3557d10] str=&#39;\a&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-7" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:7</a>.0-7.0&gt; [0x355fe50] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-7" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:7</a>.0-7.0&gt; [0x3560390] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-7" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:7</a>.0-7.0&gt; [0x35606a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-8" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:8</a>.0-8.0&gt; [0x3560580] str=&#39;\b&#39; reg basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-8" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:8</a>.0-8.0&gt; [0x3560860] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-8" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:8</a>.0-8.0&gt; [0x3560ba0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-8" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:8</a>.0-8.0&gt; [0x3560d60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3560f20] basic_prep
        AST_BLOCK &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-9" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:9</a>.0-9.0&gt; [0x3561040] basic_prep
          AST_CASE &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-10" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:10</a>.0-10.0&gt; [0x35611c0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-10" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:10</a>.0-10.0&gt; [0x3561450 -&gt; 0x3557d10] str=&#39;\a&#39; basic_prep
            AST_COND &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3561790] basic_prep
              AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3561c00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3561df0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35624f0] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3561a30] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3562190 -&gt; 0x3560580] str=&#39;\b&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:11</a>.0-11.0&gt; [0x3562630] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_COND &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-12" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:12</a>.0-12.0&gt; [0x35627f0] basic_prep
              AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-12" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:12</a>.0-12.0&gt; [0x3562a90] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3562e10] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-12" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:12</a>.0-12.0&gt; [0x3562910] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-12" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:12</a>.0-12.0&gt; [0x3562c10 -&gt; 0x3560580] str=&#39;\b&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-12" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:12</a>.0-12.0&gt; [0x3562f50] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
            AST_COND &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>.0-13.0&gt; [0x3563110] basic_prep
              AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>.0-13.0&gt; [0x35633b0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3563730] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>.0-13.0&gt; [0x3563230] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>.0-13.0&gt; [0x3563530 -&gt; 0x3560580] str=&#39;\b&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>.0-13.0&gt; [0x3563870] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
<a href="../../../../tests/generated/uniquecase/12.5.3--unique_case.sv.html#l-13" target="file-frame">tests/generated/uniquecase/12.5.3--unique_case.sv:13</a>: ERROR: Identifier `\b&#39; is implicitly declared outside of a module.

</pre>
</body>