INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1127_Ritaban_COA/SR_flip_flop/SR_flip_flop.srcs/sim_1/new/sr_ff_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_ff_sim
