This repository contains the Verilog HDL implementation and functional verification of a sequence(1101) detector. The project focuses on designing a digital circuit that detects a specific sequence of inputs and provides corresponding outputs based on the detection.
