{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526324419837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526324419841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 20:00:19 2018 " "Processing started: Mon May 14 20:00:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526324419841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324419841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324419842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526324420097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526324420097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1 " "Found entity 1: P1" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_in-Calculations " "Found design unit 1: ADC_in-Calculations" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428684 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_in " "Found entity 1: ADC_in" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_CONFIG-Calculations " "Found design unit 1: FIFO_CONFIG-Calculations" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428686 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_CONFIG " "Found entity 1: FIFO_CONFIG" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffers-Calculations " "Found design unit 1: Buffers-Calculations" {  } { { "Buffers.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffers.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffers " "Found entity 1: Buffers" {  } { { "Buffers.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffer2-Calculations " "Found design unit 1: Buffer2-Calculations" {  } { { "Buffer2.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffer2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428688 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffer2 " "Found entity 1: Buffer2" {  } { { "Buffer2.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffer2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffer3-Calculations " "Found design unit 1: Buffer3-Calculations" {  } { { "buffer3.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/buffer3.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428690 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffer3 " "Found entity 1: Buffer3" {  } { { "buffer3.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/buffer3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-Calculations " "Found design unit 1: Shifter-Calculations" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428691 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324428691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P1 " "Elaborating entity \"P1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526324428718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer3 Buffer3:inst " "Elaborating entity \"Buffer3\" for hierarchy \"Buffer3:inst\"" {  } { { "P1.bdf" "inst" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 272 288 528 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526324428757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shifter buffer3.vhd(36) " "Verilog HDL or VHDL warning at buffer3.vhd(36): object \"shifter\" assigned a value but never read" {  } { { "buffer3.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/buffer3.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526324428760 "|P1|Buffer3:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:inst2 " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:inst2\"" {  } { { "P1.bdf" "inst2" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 632 296 528 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526324428928 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIFO_IN Shifter.vhd(28) " "VHDL Process Statement warning at Shifter.vhd(28): signal \"FIFO_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIFO_IN Shifter.vhd(34) " "VHDL Process Statement warning at Shifter.vhd(34): signal \"FIFO_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "buffer1 Shifter.vhd(25) " "VHDL Process Statement warning at Shifter.vhd(25): inferring latch(es) for signal or variable \"buffer1\", which holds its previous value in one or more paths through the process" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bufferout Shifter.vhd(25) " "VHDL Process Statement warning at Shifter.vhd(25): inferring latch(es) for signal or variable \"bufferout\", which holds its previous value in one or more paths through the process" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[0\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[0\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[1\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[1\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[2\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[2\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[3\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[3\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[4\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[4\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[5\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[5\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[6\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[6\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[7\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[7\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[8\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[8\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[9\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[9\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428930 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[10\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[10\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[11\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[11\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[12\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[12\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[13\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[13\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[14\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[14\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[15\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[15\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[16\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[16\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[17\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[17\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[18\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[18\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[19\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[19\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[20\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[20\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[21\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[21\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[22\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[22\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[23\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[23\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[24\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[24\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[25\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[25\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[26\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[26\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[27\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[27\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[28\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[28\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[29\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[29\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[30\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[30\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[31\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[31\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[32\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[32\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[33\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[33\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[34\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[34\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[35\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[35\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[36\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[36\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[37\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[37\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[38\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[38\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[39\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[39\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[40\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[40\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[41\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[41\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[42\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[42\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[43\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[43\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[44\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[44\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428931 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[45\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[45\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[46\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[46\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[47\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[47\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[48\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[48\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[49\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[49\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[50\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[50\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[51\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[51\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[52\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[52\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[53\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[53\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[54\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[54\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[55\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[55\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[56\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[56\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[57\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[57\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[58\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[58\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[59\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[59\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[60\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[60\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[61\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[61\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[62\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[62\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[63\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[63\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[64\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[64\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[65\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[65\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[66\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[66\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[67\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[67\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[68\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[68\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[69\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[69\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[70\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[70\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[71\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[71\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[72\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[72\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[73\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[73\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[74\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[74\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[75\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[75\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[76\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[76\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[77\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[77\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[78\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[78\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[79\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[79\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[80\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[80\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[81\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[81\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[82\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[82\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428932 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[83\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[83\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[84\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[84\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[85\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[85\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[86\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[86\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[87\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[87\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[88\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[88\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[89\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[89\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[90\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[90\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[91\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[91\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[92\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[92\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[93\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[93\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[94\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[94\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[95\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[95\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[96\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[96\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[97\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[97\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[98\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[98\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[99\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[99\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[100\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[100\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[101\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[101\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[102\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[102\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[103\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[103\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[104\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[104\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[105\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[105\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[106\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[106\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[107\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[107\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[108\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[108\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[109\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[109\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[110\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[110\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[111\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[111\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[112\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[112\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[113\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[113\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[114\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[114\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[115\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[115\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[116\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[116\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[117\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[117\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[118\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[118\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[119\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[119\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[120\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[120\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[121\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[121\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428933 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[122\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[122\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[123\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[123\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[124\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[124\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[125\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[125\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[126\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[126\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[127\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[127\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[128\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[128\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[129\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[129\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[130\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[130\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[131\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[131\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[132\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[132\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[133\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[133\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[134\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[134\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[135\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[135\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[136\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[136\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[137\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[137\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[138\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[138\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[139\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[139\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[140\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[140\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[141\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[141\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[142\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[142\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferout\[143\] Shifter.vhd(25) " "Inferred latch for \"bufferout\[143\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[0\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[0\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[1\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[1\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[2\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[2\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[3\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[3\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[4\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[4\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[5\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[5\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[6\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[6\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[7\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[7\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[8\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[8\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[9\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[9\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[10\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[10\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[11\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[11\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[12\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[12\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[13\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[13\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[14\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[14\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428934 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[15\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[15\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[16\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[16\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[17\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[17\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[18\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[18\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[19\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[19\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[20\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[20\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[21\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[21\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[22\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[22\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[23\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[23\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[24\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[24\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[25\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[25\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[26\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[26\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[27\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[27\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[28\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[28\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[29\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[29\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[30\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[30\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[31\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[31\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[32\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[32\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[33\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[33\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[34\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[34\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[35\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[35\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[36\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[36\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[37\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[37\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[38\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[38\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[39\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[39\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[40\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[40\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[41\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[41\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[42\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[42\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[43\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[43\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[44\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[44\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[45\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[45\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[46\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[46\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[47\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[47\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[48\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[48\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[49\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[49\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[50\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[50\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[51\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[51\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428935 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[52\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[52\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[53\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[53\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[54\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[54\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[55\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[55\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[56\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[56\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[57\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[57\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[58\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[58\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[59\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[59\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[60\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[60\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[61\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[61\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[62\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[62\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[63\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[63\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[64\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[64\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[65\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[65\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[66\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[66\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[67\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[67\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[68\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[68\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[69\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[69\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[70\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[70\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[71\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[71\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[72\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[72\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[73\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[73\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[74\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[74\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[75\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[75\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[76\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[76\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[77\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[77\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[78\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[78\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[79\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[79\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[80\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[80\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[81\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[81\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[82\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[82\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[83\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[83\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[84\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[84\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[85\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[85\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[86\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[86\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[87\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[87\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[88\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[88\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[89\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[89\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[90\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[90\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428936 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[91\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[91\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[92\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[92\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[93\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[93\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[94\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[94\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[95\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[95\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[96\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[96\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[97\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[97\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[98\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[98\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[99\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[99\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[100\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[100\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[101\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[101\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[102\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[102\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[103\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[103\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[104\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[104\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[105\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[105\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[106\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[106\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[107\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[107\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[108\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[108\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[109\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[109\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[110\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[110\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[111\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[111\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[112\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[112\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[113\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[113\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[114\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[114\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[115\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[115\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[116\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[116\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[117\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[117\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[118\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[118\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428937 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[119\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[119\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[120\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[120\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[121\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[121\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[122\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[122\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[123\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[123\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[124\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[124\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[125\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[125\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[126\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[126\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[127\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[127\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[128\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[128\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[129\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[129\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[130\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[130\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[131\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[131\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[132\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[132\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[133\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[133\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[134\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[134\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[135\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[135\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[136\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[136\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[137\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[137\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[138\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[138\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[139\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[139\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[140\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[140\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[141\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[141\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[142\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[142\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer1\[143\] Shifter.vhd(25) " "Inferred latch for \"buffer1\[143\]\" at Shifter.vhd(25)" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324428938 "|P1|Shifter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_CONFIG FIFO_CONFIG:inst1 " "Elaborating entity \"FIFO_CONFIG\" for hierarchy \"FIFO_CONFIG:inst1\"" {  } { { "P1.bdf" "inst1" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 144 288 560 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526324428939 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MAX FIFO_CONFIG.vhd(24) " "VHDL Signal Declaration warning at FIFO_CONFIG.vhd(24): used explicit default value for signal \"MAX\" because signal was never assigned a value" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1526324428956 "|P1|FIFO_CONFIG:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUTPUT\[5..4\] FIFO_CONFIG.vhd(14) " "Output port \"OUTPUT\[5..4\]\" at FIFO_CONFIG.vhd(14) has no driver" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526324428956 "|P1|FIFO_CONFIG:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTCHECK\[5\] GND " "Pin \"OUTPUTCHECK\[5\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 144 592 768 160 "OUTPUTCHECK\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526324430662 "|P1|OUTPUTCHECK[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTCHECK\[4\] GND " "Pin \"OUTPUTCHECK\[4\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 144 592 768 160 "OUTPUTCHECK\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526324430662 "|P1|OUTPUTCHECK[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526324430662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526324430743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526324431522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526324431522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1157 " "Implemented 1157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526324431656 ""} { "Info" "ICUT_CUT_TM_OPINS" "137 " "Implemented 137 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526324431656 ""} { "Info" "ICUT_CUT_TM_LCELLS" "999 " "Implemented 999 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526324431656 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526324431656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526324431695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 20:00:31 2018 " "Processing ended: Mon May 14 20:00:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526324431695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526324431695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526324431695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324431695 ""}
