
---------- Begin Simulation Statistics ----------
final_tick                               6238276238500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 401543                       # Simulator instruction rate (inst/s)
host_mem_usage                               17032784                       # Number of bytes of host memory used
host_op_rate                                   453643                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4980.78                       # Real time elapsed on the host
host_tick_rate                               99785215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000024                       # Number of instructions simulated
sim_ops                                    2259497434                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.497008                       # Number of seconds simulated
sim_ticks                                497008395500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses          19296                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     70.00%     70.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     30.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        165954                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         658573653                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        656204378                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2259497414                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.497008                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.497008                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                15696537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      8085224                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        376083053                       # Number of branches executed
system.switch_cpus.iew.exec_nop              10073651                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.433225                       # Inst execution rate
system.switch_cpus.iew.exec_refs            997379120                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          386787586                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        29243707                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     620212150                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        23092                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1643743                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    400330449                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2498978236                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     610591534                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     13051594                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2418666363                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         247402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       6754775                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        7369864                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7011049                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents       231656                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      4228225                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3856999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2171019747                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2398998782                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.586279                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1272823028                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.413439                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2402943295                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2756871853                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1722450915                       # number of integer regfile writes
system.switch_cpus.ipc                       2.012038                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.012038                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        19489      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1424384669     58.58%     58.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1291192      0.05%     58.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        178084      0.01%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1527      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp        10990      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         4013      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         1018      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc         1520      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          624      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc        47909      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        66647      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            2      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       275587      0.01%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp       391998      0.02%     58.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1527      0.00%     58.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       221697      0.01%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        26291      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          376      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            1      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            7      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            2      0.00%     58.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    615053918     25.29%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    389738871     16.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2431717959                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            62315277                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.025626                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6480774     10.40%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            313      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv             438      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             1      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             1      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult          223      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc           80      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc          890      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             59      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              2      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          5057      0.01%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift         1029      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       27809285     44.63%     55.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      28017125     44.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2489164535                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   5895886577                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2394640475                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2712667467                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2488881493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2431717959                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        23092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    229407124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1338277                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11905                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    150311340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    978320247                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.485605                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.226239                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    246113014     25.16%     25.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    146915500     15.02%     40.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    158974161     16.25%     56.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    132562515     13.55%     69.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    113334711     11.58%     81.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     64132188      6.56%     88.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     42541022      4.35%     92.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     50056412      5.12%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23690724      2.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    978320247                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.446355                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses        4849212                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads      9523140                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      4358307                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      5864492                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     15371085                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     15358421                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    620212150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    400330449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6341184103                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          30516                       # number of misc regfile writes
system.switch_cpus.numCycles                994016784                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads          928349                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes         330963                       # number of predicate regfile writes
system.switch_cpus.timesIdled                 3467752                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          3315674                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         1808202                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        65764                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11528128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          581                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23058374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            581                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    935558094                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        935558096                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    935558094                       # number of overall hits
system.cpu.dcache.overall_hits::total       935558096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     10371998                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10372002                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     10371998                       # number of overall misses
system.cpu.dcache.overall_misses::total      10372002                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 142633560374                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 142633560374                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 142633560374                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 142633560374                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    945930092                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    945930098                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    945930092                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    945930098                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010965                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010965                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010965                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13751.792121                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13751.786817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13751.792121                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13751.786817                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       995635                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        46154                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            122792                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15205                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.108305                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     3.035449                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks      4914026                       # number of writebacks
system.cpu.dcache.writebacks::total           4914026                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      5456921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5456921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      5456921                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5456921                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4915077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4915077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4915077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4915077                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  67992596502                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  67992596502                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  67992596502                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  67992596502                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005196                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005196                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005196                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005196                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 13833.475346                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13833.475346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 13833.475346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13833.475346                       # average overall mshr miss latency
system.cpu.dcache.replacements                4914026                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    573745433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       573745435                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8940573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8940577                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 122491019500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 122491019500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    582686006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    582686012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.015344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13700.578196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13700.572066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4432315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4432315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4508258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4508258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  62446308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62446308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13851.538222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13851.538222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    361812647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      361812647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1430666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1430666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  20130678098                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20130678098                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    363243313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    363243313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.003939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14070.843997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14070.843997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      1024606                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1024606                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       406060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       406060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5535184726                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5535184726                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13631.445417                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13631.445417                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.switch_cpus.data           14                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           14                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data          759                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          759                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data     11862776                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     11862776                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data          773                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          773                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data     0.981889                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.981889                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 15629.480896                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 15629.480896                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data          759                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          759                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data     11103776                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     11103776                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data     0.981889                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.981889                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 14629.480896                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 14629.480896                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data         5488                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total            5488                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.switch_cpus.data           92                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total            92                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.switch_cpus.data      1196000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total      1196000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data         5580                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total         5580                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.switch_cpus.data     0.016487                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.016487                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.switch_cpus.data        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.switch_cpus.data           92                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total           92                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.switch_cpus.data      1104000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total      1104000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.switch_cpus.data     0.016487                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.016487                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.switch_cpus.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.742507                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           940479179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4914538                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            191.366753                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5741267844000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.133017                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.609490                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000260                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        7572399962                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       7572399962                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           14                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    311944032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        311944046                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           14                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    311944032                       # number of overall hits
system.cpu.icache.overall_hits::total       311944046                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      6948696                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        6948702                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      6948696                       # number of overall misses
system.cpu.icache.overall_misses::total       6948702                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  90016870463                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  90016870463                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  90016870463                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  90016870463                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    318892728                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    318892748                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    318892728                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    318892748                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.021790                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021790                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.021790                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021790                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12954.498292                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12954.487106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12954.498292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12954.487106                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13533                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1579                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.570614                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks      6614025                       # number of writebacks
system.cpu.icache.writebacks::total           6614025                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       333552                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       333552                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       333552                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       333552                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      6615144                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      6615144                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      6615144                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      6615144                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  81047476967                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  81047476967                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  81047476967                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  81047476967                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.020744                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020744                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.020744                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020744                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12251.808421                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12251.808421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12251.808421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12251.808421                       # average overall mshr miss latency
system.cpu.icache.replacements                6614025                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           14                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    311944032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       311944046                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      6948696                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       6948702                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  90016870463                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  90016870463                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    318892728                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    318892748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.021790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12954.498292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12954.487106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       333552                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       333552                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      6615144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      6615144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  81047476967                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  81047476967                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.020744                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020744                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12251.808421                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12251.808421                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.591503                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           318559196                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           6615150                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             48.156005                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5741267843500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.385990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   511.205513                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.998448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999202                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2557757134                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2557757134                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5741267853000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 497008385500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst      6606388                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      4794189                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11400577                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      6606388                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      4794189                       # number of overall hits
system.l2.overall_hits::total                11400577                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         7874                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       114177                       # number of demand (read+write) misses
system.l2.demand_misses::total                 122061                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 6                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         7874                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       114177                       # number of overall misses
system.l2.overall_misses::total                122061                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    630665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9366472500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9997137500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    630665000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9366472500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9997137500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst      6614262                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      4908366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11522638                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      6614262                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      4908366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11522638                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.001190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.023262                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010593                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.001190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.023262                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010593                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80094.615189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82034.669855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81902.798601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80094.615189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82034.669855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81902.798601                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1744                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks                5305                       # number of writebacks
system.l2.writebacks::total                      5305                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst           28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data         3154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3182                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst           28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         3154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3182                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         7846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       111023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            118869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        19717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         7846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       111023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           138586                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    549932000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8108539001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8658471001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1418752993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    549932000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8108539001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10077223994                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.001186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.022619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010316                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.001186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.022619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012027                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70090.746877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73034.767580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72840.446214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71955.824568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70090.746877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73034.767580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72714.588732                       # average overall mshr miss latency
system.l2.replacements                          27606                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2011767                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2011767                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2011767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2011767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      9467100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          9467100                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      9467100                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      9467100                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        19717                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          19717                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1418752993                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1418752993                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71955.824568                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71955.824568                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data          634                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  634                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          635                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              635                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.001575                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.001575                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.001575                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.001575                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       391384                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                391384                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8826                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8826                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    664714000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     664714000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       400210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            400210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.022053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.022053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75313.165647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75313.165647                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data         2810                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2810                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    476453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    476453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.015032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79197.639628                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79197.639628                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      6606388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6606388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         7874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7880                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    630665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    630665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      6614262                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        6614268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.001190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80094.615189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80033.629442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         7846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    549932000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    549932000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.001186                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001186                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70090.746877                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70090.746877                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4402805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4402805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       105351                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          105355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   8701758500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8701758500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      4508156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4508160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.023369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82597.777904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82594.641925                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          344                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          344                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       105007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       105007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7632086001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7632086001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.023293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72681.687897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72681.687897                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data         5822                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5822                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data          346                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             346                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data       781000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       781000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data         6168                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          6168                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.056096                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.056096                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data  2257.225434                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2257.225434                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.switch_cpus.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data          323                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          323                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data      6157000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6157000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.052367                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.052367                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19061.919505                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19061.919505                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 1005496                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1008633                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 1988                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                212063                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 92928.987110                       # Cycle average of tags in use
system.l2.tags.total_refs                    23023924                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    144192                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    159.675460                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5741267843500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1260.893661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 11265.288462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  6113.672364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 74279.132624                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.085947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.046644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.566705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.708992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         14235                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         96506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        14195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        96083                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.108604                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.736282                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 368277120                       # Number of tag accesses
system.l2.tags.data_accesses                368277120                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     19032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      7846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    110067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.151708413652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          295                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          295                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              399583                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4948                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      138014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5305                       # Number of write requests accepted
system.mem_ctrls.readBursts                    138014                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5305                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1069                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                138014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5305                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   96127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     463.786441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    132.717076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5031.837951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          294     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-88063            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.772881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.756304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.750925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41     13.90%     13.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.34%     14.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              237     80.34%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      5.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           295                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   68416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 8832896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               339520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     17.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  496971665000                       # Total gap between requests
system.mem_ctrls.avgGap                    3467590.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1218048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       502144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      7044288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       335552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 2450759.405733217951                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 1010333.033700232627                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 14173378.284512300044                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 675143.524813958677                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        19136                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         7846                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       111032                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5305                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    815482223                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    225675985                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   3534462911                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 23640133128908                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     42615.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     28763.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     31832.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 4456198516.29                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1224704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       502144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      7106048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       8833536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       502144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       502528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       339520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       339520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        19136                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         7846                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       111032                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         138024                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         5305                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          5305                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher      2464152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      1010333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     14297642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         17773414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      1010333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1011106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       683127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          683127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       683127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher      2464152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      1010333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     14297642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        18456541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               136945                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5243                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         3780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         3624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         3603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         4055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         3208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         4765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         3691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         4610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         3834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         3390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         3199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         4273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         5200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           54                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26           92                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          391                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2180179179                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             456300740                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4575621119                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15920.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33412.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               84900                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1532                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           29.22                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        55756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   163.211708                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   108.934346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   204.278376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        32737     58.71%     58.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13792     24.74%     83.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3138      5.63%     89.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1697      3.04%     92.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1127      2.02%     94.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1038      1.86%     96.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          538      0.96%     96.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          405      0.73%     97.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1284      2.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        55756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               8764480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             335552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               17.634471                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.675144                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.10                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    47065086.431998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    83087979.508798                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   197922351.379169                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6975728.592000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 43142563153.121849                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 29584149678.795876                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 141799940382.794037                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  214861704360.515259                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   432.310010                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 433451626661                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  22341900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  41214858839                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    39879481.823998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    70402623.681606                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   177704417.788778                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  5392802.016000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 43142563153.121849                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 26947411438.134541                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 143620227496.582001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  214003581413.044617                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   430.583434                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 439043960669                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  22341900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  35622524831                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             132001                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5305                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22301                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6023                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        132001                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           323                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       303978                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 303978                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9173056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9173056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            138348                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  138348    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              138348                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           223289605                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          735841028                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       411353137                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    306229497                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      7844469                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    188338496                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       184379241                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     97.897798                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        25383903                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect        30281                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     19932307                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     18943152                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       989155                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted      1090526                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    230032741                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        11187                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7180534                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    944591840                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.402411                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.917432                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    351017468     37.16%     37.16% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    192859372     20.42%     57.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2    103029269     10.91%     68.49% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     41184435      4.36%     72.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     36187636      3.83%     76.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     33602121      3.56%     80.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     20886007      2.21%     82.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     17855101      1.89%     84.33% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    147970431     15.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    944591840                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2009800151                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2269297561                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           925883722                       # Number of memory references committed
system.switch_cpus.commit.loads             562526978                       # Number of loads committed
system.switch_cpus.commit.amos                   5580                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                5580                       # Number of memory barriers committed
system.switch_cpus.commit.branches          356197130                       # Number of branches committed
system.switch_cpus.commit.vector              3896278                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          2066345379                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      22976467                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        15333      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1341116149     59.10%     59.10% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      1159889      0.05%     59.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       173323      0.01%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         1501      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp         9342      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         3492      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult          827      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc         1520      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv          588      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc        40579      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd        66492      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu       251535      0.01%     59.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp       350858      0.02%     59.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         1495      0.00%     59.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       195750      0.01%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift        25166      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    562526978     24.79%     83.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    363356744     16.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2269297561                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    147970431                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        419248215                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      69390500                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         473734685                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       8576979                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        7369864                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    182346491                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred        676224                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2559576391                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       2104905                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    442009023                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2301429804                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           411353137                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    228706296                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             528252725                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        16072082                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         3587                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        18073                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          798                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         318892738                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes       4042003                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    978320247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.660004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.217558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        477920733     48.85%     48.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         43993515      4.50%     53.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         80527880      8.23%     61.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         46027465      4.70%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         48784489      4.99%     71.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         36715474      3.75%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         23986891      2.45%     77.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         26342755      2.69%     80.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        194021045     19.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    978320247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.413829                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.315283                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            19696894                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        57685159                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       287518                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation       231656                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       36973702                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads      7514476                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         109146                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 497008395500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        7369864                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        425052611                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        39095014                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      4587072                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         475684488                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      26531194                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2536720531                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        119083                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        4035185                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       19003195                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        2703210                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2516093065                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          3624124583                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       2894114784                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups          3936209                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups       667401                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2238463984                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        277629014                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing          274282                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          351                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          29379544                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               3295950827                       # The number of ROB reads
system.switch_cpus.rob.writes              5032550378                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000004                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2259497414                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          11123310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2017072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9516284                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22301                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            30083                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             635                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            635                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           400210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          400210                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       6615150                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4508160                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6168                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         6168                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     19843443                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14744372                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              34587815                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    846610752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    628633344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1475244096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           58571                       # Total snoops (count)
system.tol2bus.snoopTraffic                    395968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11588012                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005726                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075456                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11521654     99.43%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  66358      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11588012                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6238276238500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        23057233998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        9928831744                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7366550298                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
