

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'
================================================================
* Date:           Mon Oct 21 14:06:42 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s  |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
        |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137       |shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s              |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    354|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   22|    2672|    886|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    125|    -|
|Register         |        -|    -|     606|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|    3278|   1365|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       3|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s  |        0|  22|  2399|  677|    0|
    |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137       |shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s              |        0|   0|   273|  209|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                             |                                                                       |        0|  22|  2672|  886|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_194_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_298_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_319_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_272_p2               |         +|   0|  0|  39|          32|           1|
    |and_ln289_2_fu_256_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_250_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_447                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_621                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_625                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_628                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_631                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_635                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_call_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_call_state3     |       and|   0|  0|   2|           1|           1|
    |grp_fu_185_p2                     |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln289_6_fu_229_p2            |      icmp|   0|  0|  17|          31|           1|
    |icmp_ln289_7_fu_244_p2            |      icmp|   0|  0|  17|          31|           1|
    |icmp_ln289_fu_204_p2              |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln313_fu_262_p2              |      icmp|   0|  0|  18|          32|           4|
    |icmp_ln317_fu_309_p2              |      icmp|   0|  0|  18|          32|           4|
    |ap_block_pp0_stage0_subdone       |        or|   0|  0|   2|           1|           1|
    |select_ln323_fu_324_p3            |    select|   0|  0|  32|           1|           2|
    |select_ln328_fu_278_p3            |    select|   0|  0|  32|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 354|         334|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  48|          9|    1|          9|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |grp_fu_185_p0            |  14|          3|   32|         96|
    |layer12_out_blk_n        |   9|          2|    1|          2|
    |pX_5                     |   9|          2|   32|         64|
    |pY_5                     |   9|          2|   32|         64|
    |sX_5                     |   9|          2|   32|         64|
    |sY_5                     |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 125|         26|  164|        367|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln313_reg_369            |  32|   0|   32|          0|
    |add_ln317_reg_398            |  32|   0|   32|          0|
    |and_ln289_2_reg_385          |   1|   0|    1|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln289_reg_375           |   1|   0|    1|          0|
    |icmp_ln313_reg_389           |   1|   0|    1|          0|
    |icmp_ln317_reg_404           |   1|   0|    1|          0|
    |kernel_data_V_5_0            |  16|   0|   16|          0|
    |kernel_data_V_5_10           |  16|   0|   16|          0|
    |kernel_data_V_5_11           |  16|   0|   16|          0|
    |kernel_data_V_5_12           |  16|   0|   16|          0|
    |kernel_data_V_5_14           |  16|   0|   16|          0|
    |kernel_data_V_5_15           |  16|   0|   16|          0|
    |kernel_data_V_5_16           |  16|   0|   16|          0|
    |kernel_data_V_5_2            |  16|   0|   16|          0|
    |kernel_data_V_5_3            |  16|   0|   16|          0|
    |kernel_data_V_5_4            |  16|   0|   16|          0|
    |kernel_data_V_5_5            |  16|   0|   16|          0|
    |kernel_data_V_5_6            |  16|   0|   16|          0|
    |kernel_data_V_5_7            |  16|   0|   16|          0|
    |kernel_data_V_5_8            |  16|   0|   16|          0|
    |kernel_data_V_5_9            |  16|   0|   16|          0|
    |pX_5                         |  32|   0|   32|          0|
    |pX_5_load_reg_364            |  32|   0|   32|          0|
    |pY_5                         |  32|   0|   32|          0|
    |res_out_V_0_reg_413          |  16|   0|   16|          0|
    |res_out_V_1_reg_418          |  16|   0|   16|          0|
    |sX_5                         |  32|   0|   32|          0|
    |sY_5                         |  32|   0|   32|          0|
    |sY_5_load_reg_379            |  32|   0|   32|          0|
    |select_ln323_reg_408         |  32|   0|   32|          0|
    |select_ln328_reg_393         |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 606|   0|  606|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|layer12_out_blk_n   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|layer12_out_din     |  out|   32|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_full_n  |   in|    1|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_write   |  out|    1|     ap_fifo|                                                              layer12_out|       pointer|
|p_read              |   in|   16|     ap_none|                                                                   p_read|        scalar|
|p_read1             |   in|   16|     ap_none|                                                                  p_read1|        scalar|
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

