<?xml version="1.0" encoding="utf-8"?>
<project name="red_pseudogen_dds" version="1.0"><description>insert a description here</description><components><component name="redpitaya" platform="true" /><component name="redpitaya_axi_wrapper00" /><component name="analog" /><component name="nco" /><component name="gene" /><component name="convert" /><component name="redpitaya_axi_wrapper00_axim_intercon" /><component name="redpitaya_axi_wrapper00_candroutput_intercon" /></components><platform instance_name="redpitaya" name="redpitaya" version="1.0">
    <description>
		Redpitaya board
    </description>

      <fpga device="xc7z010clg400-1" family="Zynq-7000" main_clock="1250000" package="CLG400" speed="-1" />
	
	<components>
		<component name="wrappers/redpitaya_axi_wrapper" />
	</components>

    <interfaces>
        <interface name="fpga">
            <ports>
					
					<port dir="inout" name="LED0" position="F16" size="1" standard="LVCMOS33" />
					<port dir="inout" name="LED1" position="F17" size="1" standard="LVCMOS33" />
					<port dir="inout" name="LED2" position="G15" size="1" standard="LVCMOS33" />
					<port dir="inout" name="LED3" position="H15" size="1" standard="LVCMOS33" />
					<port dir="inout" name="LED4" position="K14" size="1" standard="LVCMOS33" />
					<port dir="inout" name="LED5" position="G14" size="1" standard="LVCMOS33" />
					<port dir="inout" name="LED6" position="J15" size="1" standard="LVCMOS33" />
					<port dir="inout" name="LED7" position="J14" size="1" standard="LVCMOS33" />

					
					<port dir="inout" name="E1_3" position="G17" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="nco" interface_dest="test" pin_dest="0" port_dest="test_o" /></pin></port>
					<port dir="inout" name="E1_4" position="G18" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_5" position="H16" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_6" position="H17" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_7" position="J18" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_8" position="H18" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_9" position="K17" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_10" position="K18" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_11" position="L14" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_12" position="L15" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_13" position="L16" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_14" position="L17" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_15" position="K16" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_16" position="J16" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_17" position="M14" size="1" standard="LVCMOS33" />
					<port dir="inout" name="E1_18" position="M15" size="1" standard="LVCMOS33" />

					
					<port dir="in" name="adc_clk_p_i" position="U18" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="clk_in" pin_dest="0" port_dest="adc_clk_p_i" /></pin></port>
					<port dir="in" name="adc_clk_n_i" position="U19" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="clk_in" pin_dest="0" port_dest="adc_clk_n_i" /></pin></port>

					
					<port dir="out" name="adc_cdcs" position="V18" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="0" port_dest="phys_adc_clk_cdcs" /></pin></port>
					<port dir="in" name="adc_data_a_i0" position="Y17" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="0" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i1" position="W16" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="1" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i2" position="Y16" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="2" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i3" position="W15" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="3" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i4" position="W14" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="4" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i5" position="Y14" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="5" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i6" position="W13" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="6" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i7" position="V12" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="7" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i8" position="V13" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="8" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i9" position="T14" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="9" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i10" position="T15" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="10" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i11" position="V15" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="11" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i12" position="T16" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="12" port_dest="phys_adc_data_a_i" /></pin></port>
					<port dir="in" name="adc_data_a_i13" position="V16" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="13" port_dest="phys_adc_data_a_i" /></pin></port>

					<port dir="in" name="adc_data_b_i0" position="R18" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="0" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i1" position="P16" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="1" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i2" position="P18" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="2" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i3" position="N17" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="3" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i4" position="R19" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="4" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i5" position="T20" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="5" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i6" position="T19" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="6" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i7" position="U20" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="7" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i8" position="V20" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="8" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i9" position="W20" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="9" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i10" position="W19" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="10" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i11" position="Y19" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="11" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i12" position="W18" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="12" port_dest="phys_adc_data_b_i" /></pin></port>
					<port dir="in" name="adc_data_b_i13" position="Y18" size="1" standard="LVCMOS18"><pin num="0"><connect instance_dest="analog" interface_dest="phys_adc" pin_dest="13" port_dest="phys_adc_data_b_i" /></pin></port>

					
					<port dir="out" name="phys_dac_wrt_o" position="M17" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="0" port_dest="phys_dac_wrt_o" /></pin></port>
					<port dir="out" name="phys_dac_sel_o" position="N16" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="0" port_dest="phys_dac_sel_o" /></pin></port>
					<port dir="out" name="phys_dac_clk_o" position="M18" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="0" port_dest="phys_dac_clk_o" /></pin></port>
					<port dir="out" name="phys_dac_rst_o" position="N15" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="0" port_dest="phys_dac_rst_o" /></pin></port>

					<port dir="out" name="phys_dac_data_o0" position="M19" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="0" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o1" position="M20" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="1" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o2" position="L19" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="2" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o3" position="L20" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="3" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o4" position="K19" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="4" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o5" position="J19" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="5" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o6" position="J20" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="6" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o7" position="H20" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="7" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o8" position="G19" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="8" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o9" position="G20" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="9" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o10" position="F19" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="10" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o11" position="F20" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="11" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o12" position="D20" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="12" port_dest="phys_dac_data_o" /></pin></port>
					<port dir="out" name="phys_dac_data_o13" position="D19" size="1" standard="LVCMOS33"><pin num="0"><connect instance_dest="analog" interface_dest="phys_dac" pin_dest="13" port_dest="phys_dac_data_o" /></pin></port>


					
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_ddr_vrn" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="0" port_dest="FIXED_IO_ddr_vrn" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_ddr_vrp" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="0" port_dest="FIXED_IO_ddr_vrp" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio0" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="0" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio1" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="1" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio2" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="2" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio3" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="3" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio4" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="4" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio5" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="5" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio6" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="6" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio7" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="7" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio8" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="8" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio9" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="9" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio10" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="10" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio11" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="11" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio12" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="12" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio13" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="13" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio14" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="14" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio15" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="15" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio16" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="16" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio17" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="17" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio18" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="18" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio19" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="19" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio20" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="20" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio21" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="21" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio22" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="22" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio23" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="23" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio24" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="24" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio25" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="25" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio26" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="26" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio27" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="27" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio28" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="28" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio29" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="29" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio30" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="30" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio31" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="31" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio32" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="32" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio33" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="33" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio34" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="34" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio35" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="35" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio36" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="36" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio37" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="37" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio38" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="38" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio39" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="39" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio40" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="40" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio41" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="41" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio42" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="42" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio43" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="43" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio44" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="44" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio45" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="45" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio46" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="46" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio47" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="47" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio48" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="48" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio49" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="49" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio50" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="50" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio51" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="51" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio52" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="52" port_dest="FIXED_IO_mio" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_mmio53" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="53" port_dest="FIXED_IO_mio" /></pin></port>

            		<port constr_hidden="1" dir="inout" name="FIXED_IO_ps_clk" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="0" port_dest="FIXED_IO_ps_clk" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_ps_porb" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="0" port_dest="FIXED_IO_ps_porb" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="FIXED_IO_ps_srstb" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="fixed_io" pin_dest="0" port_dest="FIXED_IO_ps_srstb" /></pin></port>


					<port constr_hidden="1" dir="inout" name="ddr_addr0" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr1" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="1" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr2" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="2" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr3" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="3" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr4" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="4" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr5" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="5" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr6" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="6" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr7" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="7" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr8" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="8" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr9" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="9" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr10" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="10" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr11" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="11" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr12" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="12" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr13" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="13" port_dest="DDR_addr" /></pin></port>
					<port constr_hidden="1" dir="inout" name="ddr_addr14" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="14" port_dest="DDR_addr" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_ba0" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_ba" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_ba1" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="1" port_dest="DDR_ba" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_ba2" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="2" port_dest="DDR_ba" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_cas_n" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_cas_n" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_ck_n" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_ck_n" /></pin></port>
           			<port constr_hidden="1" dir="inout" name="ddr_ck_p" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_ck_p" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_cke" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_cke" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_cs_n" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_cs_n" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_dm0" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_dm" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_dm1" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="1" port_dest="DDR_dm" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_dm2" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="2" port_dest="DDR_dm" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_dm3" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="3" port_dest="DDR_dm" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq0" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq1" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="1" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq2" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="2" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq3" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="3" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq4" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="4" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq5" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="5" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq6" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="6" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq7" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="7" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq8" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="8" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq9" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="9" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq10" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="10" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq11" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="11" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq12" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="12" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq13" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="13" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq14" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="14" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq15" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="15" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq16" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="16" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq17" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="17" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq18" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="18" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq19" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="19" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq20" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="20" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq21" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="21" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq22" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="22" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq23" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="23" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq24" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="24" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq25" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="25" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq26" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="26" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq27" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="27" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq28" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="28" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq29" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="29" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq30" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="30" port_dest="DDR_dq" /></pin></port>
		            <port constr_hidden="1" dir="inout" name="ddr_dq31" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="31" port_dest="DDR_dq" /></pin></port>

       				<port constr_hidden="1" dir="inout" name="ddr_dqs_n0" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_dqs_n" /></pin></port>
       				<port constr_hidden="1" dir="inout" name="ddr_dqs_n1" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="1" port_dest="DDR_dqs_n" /></pin></port>
       				<port constr_hidden="1" dir="inout" name="ddr_dqs_n2" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="2" port_dest="DDR_dqs_n" /></pin></port>
       				<port constr_hidden="1" dir="inout" name="ddr_dqs_n3" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="3" port_dest="DDR_dqs_n" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_dqs_p0" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_dqs_p" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_dqs_p1" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="1" port_dest="DDR_dqs_p" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_dqs_p2" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="2" port_dest="DDR_dqs_p" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_dqs_p3" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="3" port_dest="DDR_dqs_p" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_odt" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_odt" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_ras_n" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_ras_n" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_reset_n" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_reset_n" /></pin></port>
            		<port constr_hidden="1" dir="inout" name="ddr_we_n" size="1"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00" interface_dest="ram" pin_dest="0" port_dest="DDR_we_n" /></pin></port>
            </ports>
        </interface>
    </interfaces>

</platform></project>