--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml pong_game.twx pong_game.ncd -o pong_game.twr
pong_game.pcf -ucf physical_io_pin.ucf

Design file:              pong_game.ncd
Physical constraint file: pong_game.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y73.G4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.422ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.422ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.YQ      Tcklo                 0.646   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y77.F2      net (fanout=1)        0.401   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y77.X       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X23Y72.G3      net (fanout=2)        0.785   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X23Y72.X       Tif5x                 0.890   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X21Y73.G2      net (fanout=1)        0.347   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X21Y73.X       Tif5x                 0.890   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y73.G4      net (fanout=1)        0.075   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y73.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (3.814ns logic, 1.608ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X30Y76.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.382ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.YQ      Tcklo                 0.646   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y77.F2      net (fanout=1)        0.401   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y77.X       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X30Y76.BY      net (fanout=2)        0.390   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y76.CLK     Tdick                 0.333   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (1.591ns logic, 0.791ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X31Y77.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.775ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.YQ      Tcklo                 0.646   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y77.F2      net (fanout=1)        0.401   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y77.CLK     Tfck                  0.728   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (1.374ns logic, 0.401ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X31Y77.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.286ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.YQ      Tcklo                 0.517   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y77.F2      net (fanout=1)        0.321   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y77.CLK     Tckf        (-Th)    -0.448   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.965ns logic, 0.321ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X30Y76.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.772ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.YQ      Tcklo                 0.517   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y77.F2      net (fanout=1)        0.321   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y77.X       Tilo                  0.490   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X30Y76.BY      net (fanout=2)        0.312   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y76.CLK     Tckdi       (-Th)    -0.132   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (1.139ns logic, 0.633ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y73.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.205ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.205ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.YQ      Tcklo                 0.517   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y77.F2      net (fanout=1)        0.321   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y77.X       Tilo                  0.490   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X23Y72.G3      net (fanout=2)        0.628   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X23Y72.X       Tif5x                 0.712   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X21Y73.G2      net (fanout=1)        0.278   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X21Y73.X       Tif5x                 0.712   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y73.G4      net (fanout=1)        0.060   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y73.CLK     Tckg        (-Th)    -0.487   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.205ns (2.918ns logic, 1.287ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X30Y77.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.049ns (data path)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.049ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.XQ      Tcko                  0.514   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X50Y85.G1      net (fanout=5)        1.188   sys_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y82.G3      net (fanout=29)       1.201   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X38Y82.Y       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X30Y77.CLK     net (fanout=5)        0.826   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (1.834ns logic, 3.215ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.931ns (data path)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.931ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y84.YQ      Tcko                  0.511   sys_icon/U0/U_ICON/iCORE_ID<3>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X50Y85.G4      net (fanout=5)        1.073   sys_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y82.G3      net (fanout=29)       1.201   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X38Y82.Y       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X30Y77.CLK     net (fanout=5)        0.826   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (1.831ns logic, 3.100ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.770ns (data path)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.770ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y84.XQ      Tcko                  0.514   sys_icon/U0/U_ICON/iCORE_ID<3>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X50Y85.G3      net (fanout=4)        0.909   sys_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y82.G3      net (fanout=29)       1.201   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X38Y82.Y       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X30Y77.CLK     net (fanout=5)        0.826   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (1.834ns logic, 2.936ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.215ns.
--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X42Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y88.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y84.G1      net (fanout=7)        1.472   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X50Y84.Y       Tilo                  0.660   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       sys_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X42Y82.CE      net (fanout=5)        1.033   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X42Y82.CLK     Tceck                 0.483   sys_icon/U0/U_ICON/U_CMD/iTARGET<9>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.710ns logic, 2.505ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X42Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y88.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y84.G1      net (fanout=7)        1.472   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X50Y84.Y       Tilo                  0.660   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       sys_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X42Y82.CE      net (fanout=5)        1.033   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X42Y82.CLK     Tceck                 0.483   sys_icon/U0/U_ICON/U_CMD/iTARGET<9>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.710ns logic, 2.505ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X43Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y88.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y84.G1      net (fanout=7)        1.472   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X50Y84.Y       Tilo                  0.660   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       sys_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X43Y83.CE      net (fanout=5)        0.798   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X43Y83.CLK     Tceck                 0.483   sys_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (1.710ns logic, 2.270ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X52Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.389ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y88.YQ      Tcko                  0.454   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y86.SR      net (fanout=7)        0.444   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X52Y86.CLK     Tcksr       (-Th)    -0.491   sys_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.945ns logic, 0.444ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X54Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y88.YQ      Tcko                  0.454   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y87.SR      net (fanout=7)        0.600   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y87.CLK     Tcksr       (-Th)    -0.491   sys_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.945ns logic, 0.600ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X54Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y88.YQ      Tcko                  0.454   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y87.SR      net (fanout=7)        0.600   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y87.CLK     Tcksr       (-Th)    -0.491   sys_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.945ns logic, 0.600ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.678ns.
--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X54Y88.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.678ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    sys_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y88.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y88.BY      net (fanout=7)        0.778   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y88.CLK     Tdick                 0.333   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (0.900ns logic, 0.778ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X54Y88.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.208ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    sys_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y88.YQ      Tcko                  0.454   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y88.BY      net (fanout=7)        0.622   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y88.CLK     Tckdi       (-Th)    -0.132   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.586ns logic, 0.622ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 120 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X39Y74.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.857ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      5.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X34Y74.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X34Y74.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X39Y74.SR      net (fanout=5)        1.200   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X39Y74.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<8>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (4.657ns logic, 1.200ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.857ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      5.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X34Y74.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X34Y74.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X39Y74.SR      net (fanout=5)        1.200   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X39Y74.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<8>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (4.657ns logic, 1.200ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.857ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      5.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y75.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X34Y74.FXINB   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X34Y74.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X39Y74.SR      net (fanout=5)        1.200   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X39Y74.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<8>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (4.657ns logic, 1.200ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (SLICE_X39Y72.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.402ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Data Path Delay:      5.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X34Y74.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X34Y74.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X39Y72.SR      net (fanout=5)        0.745   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X39Y72.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (4.657ns logic, 0.745ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.402ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Data Path Delay:      5.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X34Y74.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X34Y74.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X39Y72.SR      net (fanout=5)        0.745   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X39Y72.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (4.657ns logic, 0.745ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.402ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Data Path Delay:      5.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y75.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X34Y74.FXINB   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X34Y74.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X39Y72.SR      net (fanout=5)        0.745   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X39Y72.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (4.657ns logic, 0.745ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X39Y72.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.402ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      5.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X34Y74.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X34Y74.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X39Y72.SR      net (fanout=5)        0.745   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X39Y72.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (4.657ns logic, 0.745ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.402ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      5.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X34Y74.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X34Y74.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X39Y72.SR      net (fanout=5)        0.745   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X39Y72.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (4.657ns logic, 0.745ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.402ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      5.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y75.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X34Y74.FXINB   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X34Y74.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X39Y72.SR      net (fanout=5)        0.745   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X39Y72.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (4.657ns logic, 0.745ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X41Y75.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.151ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y74.YQ      Tcko                  0.409   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X41Y75.G4      net (fanout=2)        0.294   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X41Y75.CLK     Tckg        (-Th)    -0.448   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<8>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.857ns logic, 0.294ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X44Y71.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.208ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      1.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y70.XQ      Tcko                  0.411   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X44Y71.F3      net (fanout=2)        0.310   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X44Y71.CLK     Tckf        (-Th)    -0.487   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.898ns logic, 0.310ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X31Y78.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.856ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clock_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.YQ      Tcko                  0.409   sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X31Y78.BY      net (fanout=1)        0.330   sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X31Y78.CLK     Tckdi       (-Th)    -0.117   sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.526ns logic, 0.330ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 205 paths analyzed, 190 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y73.G4), 16 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.506ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.506ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.XQ      Tcko                  0.515   sys_ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X28Y75.G1      net (fanout=2)        0.683   sys_ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X28Y75.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_14
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X26Y72.F1      net (fanout=1)        0.387   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X26Y72.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X21Y73.G4      net (fanout=1)        0.520   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X21Y73.X       Tif5x                 0.890   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y73.G4      net (fanout=1)        0.075   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y73.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (3.841ns logic, 1.665ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.199ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.199ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE1 to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y74.XQ      Tcko                  0.515   sys_ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE1
    SLICE_X28Y75.F2      net (fanout=1)        0.376   sys_ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X28Y75.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X26Y72.F1      net (fanout=1)        0.387   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X26Y72.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X21Y73.G4      net (fanout=1)        0.520   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X21Y73.X       Tif5x                 0.890   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y73.G4      net (fanout=1)        0.075   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y73.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (3.841ns logic, 1.358ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.192ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.192ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y74.YQ      Tcko                  0.567   sys_ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0
    SLICE_X28Y75.F4      net (fanout=1)        0.317   sys_ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X28Y75.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X26Y72.F1      net (fanout=1)        0.387   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X26Y72.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X21Y73.G4      net (fanout=1)        0.520   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X21Y73.X       Tif5x                 0.890   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y73.G4      net (fanout=1)        0.075   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y73.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (3.893ns logic, 1.299ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (SLICE_X48Y76.G4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.535ns (data path)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Data Path Delay:      3.535ns (Levels of Logic = 0)
  Source Clock:         clock_BUFGP rising

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y75.YQ      Tcko                  0.567   sys_ila/U0/I_YES_D.U_ILA/iCAPTURE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X48Y76.G4      net (fanout=36)       2.968   sys_ila/U0/I_YES_D.U_ILA/iCAPTURE
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (0.567ns logic, 2.968ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (SLICE_X48Y77.G4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.535ns (data path)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Data Path Delay:      3.535ns (Levels of Logic = 0)
  Source Clock:         clock_BUFGP rising

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y75.YQ      Tcko                  0.567   sys_ila/U0/I_YES_D.U_ILA/iCAPTURE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X48Y77.G4      net (fanout=36)       2.968   sys_ila/U0/I_YES_D.U_ILA/iCAPTURE
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (0.567ns logic, 2.968ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2926 paths analyzed, 295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.597ns.
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y73.G1), 691 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.597ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.XQ      Tcko                  0.514   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X50Y85.G1      net (fanout=5)        1.188   sys_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y77.G3      net (fanout=29)       2.278   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y77.Y       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/iCFG_DIN
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE
    SLICE_X33Y80.F1      net (fanout=4)        0.684   control0<8>
    SLICE_X33Y80.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X16Y73.F1      net (fanout=3)        1.525   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X16Y73.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X16Y72.G2      net (fanout=1)        0.096   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X16Y72.Y       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X16Y72.F4      net (fanout=1)        0.020   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X16Y72.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y73.G1      net (fanout=1)        0.355   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y73.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.597ns (6.451ns logic, 6.146ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.479ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y84.YQ      Tcko                  0.511   sys_icon/U0/U_ICON/iCORE_ID<3>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X50Y85.G4      net (fanout=5)        1.073   sys_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y77.G3      net (fanout=29)       2.278   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y77.Y       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/iCFG_DIN
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE
    SLICE_X33Y80.F1      net (fanout=4)        0.684   control0<8>
    SLICE_X33Y80.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X16Y73.F1      net (fanout=3)        1.525   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X16Y73.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X16Y72.G2      net (fanout=1)        0.096   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X16Y72.Y       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X16Y72.F4      net (fanout=1)        0.020   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X16Y72.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y73.G1      net (fanout=1)        0.355   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y73.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.479ns (6.448ns logic, 6.031ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.331ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.XQ      Tcko                  0.514   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X50Y85.G1      net (fanout=5)        1.188   sys_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y79.G3      net (fanout=29)       2.375   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y79.Y       Tilo                  0.660   control0<11>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE
    SLICE_X33Y80.F4      net (fanout=1)        0.273   control0<17>
    SLICE_X33Y80.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X16Y73.F1      net (fanout=3)        1.525   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X16Y73.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X16Y72.G2      net (fanout=1)        0.096   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X16Y72.Y       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X16Y72.F4      net (fanout=1)        0.020   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X16Y72.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y73.G1      net (fanout=1)        0.355   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y73.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.331ns (6.499ns logic, 5.832ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y73.G2), 322 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.450ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.XQ      Tcko                  0.514   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X50Y85.G1      net (fanout=5)        1.188   sys_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y77.G3      net (fanout=29)       2.278   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y77.Y       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/iCFG_DIN
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE
    SLICE_X33Y80.F1      net (fanout=4)        0.684   control0<8>
    SLICE_X33Y80.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X19Y73.F4      net (fanout=3)        1.180   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X19Y73.X       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y73.G2      net (fanout=1)        0.377   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y73.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.450ns (4.743ns logic, 5.707ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.332ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y84.YQ      Tcko                  0.511   sys_icon/U0/U_ICON/iCORE_ID<3>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X50Y85.G4      net (fanout=5)        1.073   sys_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y77.G3      net (fanout=29)       2.278   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y77.Y       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/iCFG_DIN
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE
    SLICE_X33Y80.F1      net (fanout=4)        0.684   control0<8>
    SLICE_X33Y80.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X19Y73.F4      net (fanout=3)        1.180   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X19Y73.X       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y73.G2      net (fanout=1)        0.377   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y73.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.332ns (4.740ns logic, 5.592ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.184ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.XQ      Tcko                  0.514   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X50Y85.G1      net (fanout=5)        1.188   sys_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y79.G3      net (fanout=29)       2.375   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y79.Y       Tilo                  0.660   control0<11>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE
    SLICE_X33Y80.F4      net (fanout=1)        0.273   control0<17>
    SLICE_X33Y80.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X33Y81.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X33Y82.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X33Y83.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X19Y73.F4      net (fanout=3)        1.180   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X19Y73.X       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y73.G2      net (fanout=1)        0.377   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y73.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.184ns (4.791ns logic, 5.393ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (SLICE_X17Y68.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.612ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.XQ      Tcko                  0.514   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X50Y85.G1      net (fanout=5)        1.188   sys_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y83.F1      net (fanout=29)       1.754   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y83.X       Tilo                  0.612   control0<4>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X24Y77.F2      net (fanout=3)        0.854   control0<4>
    SLICE_X24Y77.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X17Y68.SR      net (fanout=5)        1.576   sys_ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE
    SLICE_X17Y68.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.612ns (3.240ns logic, 5.372ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.494ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y84.YQ      Tcko                  0.511   sys_icon/U0/U_ICON/iCORE_ID<3>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X50Y85.G4      net (fanout=5)        1.073   sys_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y83.F1      net (fanout=29)       1.754   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y83.X       Tilo                  0.612   control0<4>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X24Y77.F2      net (fanout=3)        0.854   control0<4>
    SLICE_X24Y77.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X17Y68.SR      net (fanout=5)        1.576   sys_ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE
    SLICE_X17Y68.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.494ns (3.237ns logic, 5.257ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y84.XQ      Tcko                  0.514   sys_icon/U0/U_ICON/iCORE_ID<3>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X50Y85.G3      net (fanout=4)        0.909   sys_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X50Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X37Y83.F1      net (fanout=29)       1.754   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X37Y83.X       Tilo                  0.612   control0<4>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X24Y77.F2      net (fanout=3)        0.854   control0<4>
    SLICE_X24Y77.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X17Y68.SR      net (fanout=5)        1.576   sys_ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE
    SLICE_X17Y68.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.333ns (3.240ns logic, 5.093ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X34Y73.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.XQ      Tcko                  0.411   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X34Y73.BY      net (fanout=1)        0.330   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X34Y73.CLK     Tdh         (-Th)     0.110   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.301ns logic, 0.330ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X37Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y75.YQ      Tcko                  0.409   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X37Y75.BX      net (fanout=1)        0.317   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X37Y75.CLK     Tckdi       (-Th)    -0.080   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X37Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.YQ      Tcko                  0.409   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X37Y72.BX      net (fanout=1)        0.317   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X37Y72.CLK     Tckdi       (-Th)    -0.080   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0/SR
  Logical resource: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE/SR
  Location pin: SLICE_X31Y77.SR
  Clock network: sys_ila/U0/I_YES_D.U_ILA/iARM
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0/SR
  Logical resource: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE/SR
  Location pin: SLICE_X31Y77.SR
  Clock network: sys_ila/U0/I_YES_D.U_ILA/iARM
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X31Y79.SR
  Clock network: sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3284 paths, 0 nets, and 966 connections

Design statistics:
   Minimum period:  12.597ns{1}   (Maximum frequency:  79.384MHz)
   Maximum path delay from/to any node:   4.215ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 19 00:09:26 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



