/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [3:0] _04_;
  wire [11:0] _05_;
  wire [10:0] _06_;
  reg [16:0] _07_;
  wire celloutsig_0_0z;
  reg [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_7z[0] ? _00_ : celloutsig_1_17z;
  assign celloutsig_0_14z = celloutsig_0_6z[1] ? celloutsig_0_13z[3] : celloutsig_0_13z[1];
  assign celloutsig_0_0z = !(in_data[52] ? in_data[93] : in_data[3]);
  assign celloutsig_1_5z = !(in_data[144] ? _02_ : _01_);
  assign celloutsig_1_12z = !(in_data[160] ? celloutsig_1_11z : celloutsig_1_9z);
  assign celloutsig_0_9z = !(celloutsig_0_7z ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_0_12z = !(celloutsig_0_4z ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_0_32z = celloutsig_0_3z | celloutsig_0_12z;
  assign celloutsig_1_9z = in_data[119] | celloutsig_1_8z[1];
  assign celloutsig_0_38z = { celloutsig_0_25z[2:1], celloutsig_0_12z } + { celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_1_10z = { _03_[3], celloutsig_1_7z } + _04_;
  reg [11:0] _19_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 12'h000;
    else _19_ <= in_data[177:166];
  assign { _05_[11:8], _04_, _05_[3], _03_[3], _05_[1:0] } = _19_;
  reg [10:0] _20_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 11'h000;
    else _20_ <= { _05_[9:8], _04_, _05_[3], _03_[3], _05_[1:0], celloutsig_1_1z };
  assign { _06_[10:9], _00_, _06_[7], _01_, _06_[5:4], _02_, _06_[2:0] } = _20_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 17'h00000;
    else _07_ <= { in_data[118:103], celloutsig_1_13z };
  assign celloutsig_0_27z = { celloutsig_0_2z[5:3], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z } / { 1'h1, celloutsig_0_21z[4:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_3z = in_data[19:8] > celloutsig_0_1z[16:5];
  assign celloutsig_0_5z = in_data[73:48] > { celloutsig_0_1z[16:7], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = in_data[58:55] > { celloutsig_0_10z[0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z } > { celloutsig_0_1z[6:3], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_3z } > { celloutsig_0_1z[10:3], celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_15z } > celloutsig_0_17z[8:1];
  assign celloutsig_0_20z = { celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z } > { celloutsig_0_13z[4:2], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_4z = in_data[10:7] && { in_data[27:25], celloutsig_0_3z };
  assign celloutsig_1_11z = celloutsig_1_10z[3:1] && { _06_[5:4], celloutsig_1_5z };
  assign celloutsig_1_13z = celloutsig_1_10z && { in_data[147:145], celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_2z } && { _05_[11:8], _04_, _05_[3], _03_[3], _05_[1:0], _07_ };
  assign celloutsig_0_13z = in_data[51:46] % { 1'h1, celloutsig_0_1z[9:5] };
  assign celloutsig_0_1z = { in_data[27:12], celloutsig_0_0z } % { 1'h1, in_data[61:47], in_data[0] };
  assign celloutsig_0_22z = { celloutsig_0_1z[10:5], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, in_data[91:76], celloutsig_0_12z };
  assign celloutsig_0_17z = { in_data[30:22], celloutsig_0_7z } * { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[171:168] !== in_data[184:181];
  assign celloutsig_1_2z = in_data[115:105] !== { _05_[10:8], _04_, _05_[3], _03_[3], _05_[1:0] };
  assign celloutsig_1_6z = { _04_, _05_[3], _03_[3], _05_[1], celloutsig_1_2z, celloutsig_1_2z } !== { in_data[127:120], celloutsig_1_5z };
  assign celloutsig_1_17z = { _06_[2], celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_10z } !== { _06_[7], _01_, _06_[5:4], _02_, _06_[2:0] };
  assign celloutsig_1_3z = in_data[141:132] - { in_data[134:127], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_7z = { _06_[9], celloutsig_1_6z, celloutsig_1_2z } - in_data[116:114];
  assign celloutsig_1_8z = { in_data[122], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z } - { _00_, _06_[7], _01_, _06_[5:4], _02_, _06_[2:0], celloutsig_1_1z, _06_[10:9], _00_, _06_[7], _01_, _06_[5:4], _02_, _06_[2:0] };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_11z } - { celloutsig_1_8z[7:4], celloutsig_1_15z };
  assign celloutsig_0_21z = { celloutsig_0_6z[2], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_14z } - { celloutsig_0_10z[4:0], celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_17z[7:5], celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_7z } - { celloutsig_0_22z[7:2], celloutsig_0_18z };
  assign celloutsig_0_37z = { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_5z } ^ { celloutsig_0_27z[8:2], celloutsig_0_32z };
  assign celloutsig_0_6z = in_data[71:69] ^ celloutsig_0_2z[3:1];
  assign celloutsig_0_2z = { celloutsig_0_1z[13:9], celloutsig_0_0z } ^ in_data[17:12];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_10z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_15z = ~((celloutsig_1_9z & celloutsig_1_11z) | (celloutsig_1_9z & celloutsig_1_11z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z[2] & in_data[57]) | (celloutsig_0_1z[7] & in_data[48]));
  assign _03_[2:0] = celloutsig_1_7z;
  assign { _05_[7:4], _05_[2] } = { _04_, _03_[3] };
  assign { _06_[8], _06_[6], _06_[3] } = { _00_, _01_, _02_ };
  assign { out_data[132:128], out_data[96], out_data[39:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
