// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_top,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.433000,HLS_SYN_LAT=8933291,HLS_SYN_TPT=none,HLS_SYN_MEM=677,HLS_SYN_DSP=0,HLS_SYN_FF=210182,HLS_SYN_LUT=149249,HLS_VERSION=2020_2}" *)

module top (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_A_AWVALID,
        m_axi_gmem_A_AWREADY,
        m_axi_gmem_A_AWADDR,
        m_axi_gmem_A_AWID,
        m_axi_gmem_A_AWLEN,
        m_axi_gmem_A_AWSIZE,
        m_axi_gmem_A_AWBURST,
        m_axi_gmem_A_AWLOCK,
        m_axi_gmem_A_AWCACHE,
        m_axi_gmem_A_AWPROT,
        m_axi_gmem_A_AWQOS,
        m_axi_gmem_A_AWREGION,
        m_axi_gmem_A_AWUSER,
        m_axi_gmem_A_WVALID,
        m_axi_gmem_A_WREADY,
        m_axi_gmem_A_WDATA,
        m_axi_gmem_A_WSTRB,
        m_axi_gmem_A_WLAST,
        m_axi_gmem_A_WID,
        m_axi_gmem_A_WUSER,
        m_axi_gmem_A_ARVALID,
        m_axi_gmem_A_ARREADY,
        m_axi_gmem_A_ARADDR,
        m_axi_gmem_A_ARID,
        m_axi_gmem_A_ARLEN,
        m_axi_gmem_A_ARSIZE,
        m_axi_gmem_A_ARBURST,
        m_axi_gmem_A_ARLOCK,
        m_axi_gmem_A_ARCACHE,
        m_axi_gmem_A_ARPROT,
        m_axi_gmem_A_ARQOS,
        m_axi_gmem_A_ARREGION,
        m_axi_gmem_A_ARUSER,
        m_axi_gmem_A_RVALID,
        m_axi_gmem_A_RREADY,
        m_axi_gmem_A_RDATA,
        m_axi_gmem_A_RLAST,
        m_axi_gmem_A_RID,
        m_axi_gmem_A_RUSER,
        m_axi_gmem_A_RRESP,
        m_axi_gmem_A_BVALID,
        m_axi_gmem_A_BREADY,
        m_axi_gmem_A_BRESP,
        m_axi_gmem_A_BID,
        m_axi_gmem_A_BUSER,
        m_axi_gmem_B_AWVALID,
        m_axi_gmem_B_AWREADY,
        m_axi_gmem_B_AWADDR,
        m_axi_gmem_B_AWID,
        m_axi_gmem_B_AWLEN,
        m_axi_gmem_B_AWSIZE,
        m_axi_gmem_B_AWBURST,
        m_axi_gmem_B_AWLOCK,
        m_axi_gmem_B_AWCACHE,
        m_axi_gmem_B_AWPROT,
        m_axi_gmem_B_AWQOS,
        m_axi_gmem_B_AWREGION,
        m_axi_gmem_B_AWUSER,
        m_axi_gmem_B_WVALID,
        m_axi_gmem_B_WREADY,
        m_axi_gmem_B_WDATA,
        m_axi_gmem_B_WSTRB,
        m_axi_gmem_B_WLAST,
        m_axi_gmem_B_WID,
        m_axi_gmem_B_WUSER,
        m_axi_gmem_B_ARVALID,
        m_axi_gmem_B_ARREADY,
        m_axi_gmem_B_ARADDR,
        m_axi_gmem_B_ARID,
        m_axi_gmem_B_ARLEN,
        m_axi_gmem_B_ARSIZE,
        m_axi_gmem_B_ARBURST,
        m_axi_gmem_B_ARLOCK,
        m_axi_gmem_B_ARCACHE,
        m_axi_gmem_B_ARPROT,
        m_axi_gmem_B_ARQOS,
        m_axi_gmem_B_ARREGION,
        m_axi_gmem_B_ARUSER,
        m_axi_gmem_B_RVALID,
        m_axi_gmem_B_RREADY,
        m_axi_gmem_B_RDATA,
        m_axi_gmem_B_RLAST,
        m_axi_gmem_B_RID,
        m_axi_gmem_B_RUSER,
        m_axi_gmem_B_RRESP,
        m_axi_gmem_B_BVALID,
        m_axi_gmem_B_BREADY,
        m_axi_gmem_B_BRESP,
        m_axi_gmem_B_BID,
        m_axi_gmem_B_BUSER,
        m_axi_gmem_C_AWVALID,
        m_axi_gmem_C_AWREADY,
        m_axi_gmem_C_AWADDR,
        m_axi_gmem_C_AWID,
        m_axi_gmem_C_AWLEN,
        m_axi_gmem_C_AWSIZE,
        m_axi_gmem_C_AWBURST,
        m_axi_gmem_C_AWLOCK,
        m_axi_gmem_C_AWCACHE,
        m_axi_gmem_C_AWPROT,
        m_axi_gmem_C_AWQOS,
        m_axi_gmem_C_AWREGION,
        m_axi_gmem_C_AWUSER,
        m_axi_gmem_C_WVALID,
        m_axi_gmem_C_WREADY,
        m_axi_gmem_C_WDATA,
        m_axi_gmem_C_WSTRB,
        m_axi_gmem_C_WLAST,
        m_axi_gmem_C_WID,
        m_axi_gmem_C_WUSER,
        m_axi_gmem_C_ARVALID,
        m_axi_gmem_C_ARREADY,
        m_axi_gmem_C_ARADDR,
        m_axi_gmem_C_ARID,
        m_axi_gmem_C_ARLEN,
        m_axi_gmem_C_ARSIZE,
        m_axi_gmem_C_ARBURST,
        m_axi_gmem_C_ARLOCK,
        m_axi_gmem_C_ARCACHE,
        m_axi_gmem_C_ARPROT,
        m_axi_gmem_C_ARQOS,
        m_axi_gmem_C_ARREGION,
        m_axi_gmem_C_ARUSER,
        m_axi_gmem_C_RVALID,
        m_axi_gmem_C_RREADY,
        m_axi_gmem_C_RDATA,
        m_axi_gmem_C_RLAST,
        m_axi_gmem_C_RID,
        m_axi_gmem_C_RUSER,
        m_axi_gmem_C_RRESP,
        m_axi_gmem_C_BVALID,
        m_axi_gmem_C_BREADY,
        m_axi_gmem_C_BRESP,
        m_axi_gmem_C_BID,
        m_axi_gmem_C_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_A_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_A_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_A_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_A_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_A_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_B_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_B_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_B_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_B_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_B_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM_C_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_C_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_C_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_C_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_C_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_A_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_B_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM_C_WSTRB_WIDTH = (512 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_A_AWVALID;
input   m_axi_gmem_A_AWREADY;
output  [C_M_AXI_GMEM_A_ADDR_WIDTH - 1:0] m_axi_gmem_A_AWADDR;
output  [C_M_AXI_GMEM_A_ID_WIDTH - 1:0] m_axi_gmem_A_AWID;
output  [7:0] m_axi_gmem_A_AWLEN;
output  [2:0] m_axi_gmem_A_AWSIZE;
output  [1:0] m_axi_gmem_A_AWBURST;
output  [1:0] m_axi_gmem_A_AWLOCK;
output  [3:0] m_axi_gmem_A_AWCACHE;
output  [2:0] m_axi_gmem_A_AWPROT;
output  [3:0] m_axi_gmem_A_AWQOS;
output  [3:0] m_axi_gmem_A_AWREGION;
output  [C_M_AXI_GMEM_A_AWUSER_WIDTH - 1:0] m_axi_gmem_A_AWUSER;
output   m_axi_gmem_A_WVALID;
input   m_axi_gmem_A_WREADY;
output  [C_M_AXI_GMEM_A_DATA_WIDTH - 1:0] m_axi_gmem_A_WDATA;
output  [C_M_AXI_GMEM_A_WSTRB_WIDTH - 1:0] m_axi_gmem_A_WSTRB;
output   m_axi_gmem_A_WLAST;
output  [C_M_AXI_GMEM_A_ID_WIDTH - 1:0] m_axi_gmem_A_WID;
output  [C_M_AXI_GMEM_A_WUSER_WIDTH - 1:0] m_axi_gmem_A_WUSER;
output   m_axi_gmem_A_ARVALID;
input   m_axi_gmem_A_ARREADY;
output  [C_M_AXI_GMEM_A_ADDR_WIDTH - 1:0] m_axi_gmem_A_ARADDR;
output  [C_M_AXI_GMEM_A_ID_WIDTH - 1:0] m_axi_gmem_A_ARID;
output  [7:0] m_axi_gmem_A_ARLEN;
output  [2:0] m_axi_gmem_A_ARSIZE;
output  [1:0] m_axi_gmem_A_ARBURST;
output  [1:0] m_axi_gmem_A_ARLOCK;
output  [3:0] m_axi_gmem_A_ARCACHE;
output  [2:0] m_axi_gmem_A_ARPROT;
output  [3:0] m_axi_gmem_A_ARQOS;
output  [3:0] m_axi_gmem_A_ARREGION;
output  [C_M_AXI_GMEM_A_ARUSER_WIDTH - 1:0] m_axi_gmem_A_ARUSER;
input   m_axi_gmem_A_RVALID;
output   m_axi_gmem_A_RREADY;
input  [C_M_AXI_GMEM_A_DATA_WIDTH - 1:0] m_axi_gmem_A_RDATA;
input   m_axi_gmem_A_RLAST;
input  [C_M_AXI_GMEM_A_ID_WIDTH - 1:0] m_axi_gmem_A_RID;
input  [C_M_AXI_GMEM_A_RUSER_WIDTH - 1:0] m_axi_gmem_A_RUSER;
input  [1:0] m_axi_gmem_A_RRESP;
input   m_axi_gmem_A_BVALID;
output   m_axi_gmem_A_BREADY;
input  [1:0] m_axi_gmem_A_BRESP;
input  [C_M_AXI_GMEM_A_ID_WIDTH - 1:0] m_axi_gmem_A_BID;
input  [C_M_AXI_GMEM_A_BUSER_WIDTH - 1:0] m_axi_gmem_A_BUSER;
output   m_axi_gmem_B_AWVALID;
input   m_axi_gmem_B_AWREADY;
output  [C_M_AXI_GMEM_B_ADDR_WIDTH - 1:0] m_axi_gmem_B_AWADDR;
output  [C_M_AXI_GMEM_B_ID_WIDTH - 1:0] m_axi_gmem_B_AWID;
output  [7:0] m_axi_gmem_B_AWLEN;
output  [2:0] m_axi_gmem_B_AWSIZE;
output  [1:0] m_axi_gmem_B_AWBURST;
output  [1:0] m_axi_gmem_B_AWLOCK;
output  [3:0] m_axi_gmem_B_AWCACHE;
output  [2:0] m_axi_gmem_B_AWPROT;
output  [3:0] m_axi_gmem_B_AWQOS;
output  [3:0] m_axi_gmem_B_AWREGION;
output  [C_M_AXI_GMEM_B_AWUSER_WIDTH - 1:0] m_axi_gmem_B_AWUSER;
output   m_axi_gmem_B_WVALID;
input   m_axi_gmem_B_WREADY;
output  [C_M_AXI_GMEM_B_DATA_WIDTH - 1:0] m_axi_gmem_B_WDATA;
output  [C_M_AXI_GMEM_B_WSTRB_WIDTH - 1:0] m_axi_gmem_B_WSTRB;
output   m_axi_gmem_B_WLAST;
output  [C_M_AXI_GMEM_B_ID_WIDTH - 1:0] m_axi_gmem_B_WID;
output  [C_M_AXI_GMEM_B_WUSER_WIDTH - 1:0] m_axi_gmem_B_WUSER;
output   m_axi_gmem_B_ARVALID;
input   m_axi_gmem_B_ARREADY;
output  [C_M_AXI_GMEM_B_ADDR_WIDTH - 1:0] m_axi_gmem_B_ARADDR;
output  [C_M_AXI_GMEM_B_ID_WIDTH - 1:0] m_axi_gmem_B_ARID;
output  [7:0] m_axi_gmem_B_ARLEN;
output  [2:0] m_axi_gmem_B_ARSIZE;
output  [1:0] m_axi_gmem_B_ARBURST;
output  [1:0] m_axi_gmem_B_ARLOCK;
output  [3:0] m_axi_gmem_B_ARCACHE;
output  [2:0] m_axi_gmem_B_ARPROT;
output  [3:0] m_axi_gmem_B_ARQOS;
output  [3:0] m_axi_gmem_B_ARREGION;
output  [C_M_AXI_GMEM_B_ARUSER_WIDTH - 1:0] m_axi_gmem_B_ARUSER;
input   m_axi_gmem_B_RVALID;
output   m_axi_gmem_B_RREADY;
input  [C_M_AXI_GMEM_B_DATA_WIDTH - 1:0] m_axi_gmem_B_RDATA;
input   m_axi_gmem_B_RLAST;
input  [C_M_AXI_GMEM_B_ID_WIDTH - 1:0] m_axi_gmem_B_RID;
input  [C_M_AXI_GMEM_B_RUSER_WIDTH - 1:0] m_axi_gmem_B_RUSER;
input  [1:0] m_axi_gmem_B_RRESP;
input   m_axi_gmem_B_BVALID;
output   m_axi_gmem_B_BREADY;
input  [1:0] m_axi_gmem_B_BRESP;
input  [C_M_AXI_GMEM_B_ID_WIDTH - 1:0] m_axi_gmem_B_BID;
input  [C_M_AXI_GMEM_B_BUSER_WIDTH - 1:0] m_axi_gmem_B_BUSER;
output   m_axi_gmem_C_AWVALID;
input   m_axi_gmem_C_AWREADY;
output  [C_M_AXI_GMEM_C_ADDR_WIDTH - 1:0] m_axi_gmem_C_AWADDR;
output  [C_M_AXI_GMEM_C_ID_WIDTH - 1:0] m_axi_gmem_C_AWID;
output  [7:0] m_axi_gmem_C_AWLEN;
output  [2:0] m_axi_gmem_C_AWSIZE;
output  [1:0] m_axi_gmem_C_AWBURST;
output  [1:0] m_axi_gmem_C_AWLOCK;
output  [3:0] m_axi_gmem_C_AWCACHE;
output  [2:0] m_axi_gmem_C_AWPROT;
output  [3:0] m_axi_gmem_C_AWQOS;
output  [3:0] m_axi_gmem_C_AWREGION;
output  [C_M_AXI_GMEM_C_AWUSER_WIDTH - 1:0] m_axi_gmem_C_AWUSER;
output   m_axi_gmem_C_WVALID;
input   m_axi_gmem_C_WREADY;
output  [C_M_AXI_GMEM_C_DATA_WIDTH - 1:0] m_axi_gmem_C_WDATA;
output  [C_M_AXI_GMEM_C_WSTRB_WIDTH - 1:0] m_axi_gmem_C_WSTRB;
output   m_axi_gmem_C_WLAST;
output  [C_M_AXI_GMEM_C_ID_WIDTH - 1:0] m_axi_gmem_C_WID;
output  [C_M_AXI_GMEM_C_WUSER_WIDTH - 1:0] m_axi_gmem_C_WUSER;
output   m_axi_gmem_C_ARVALID;
input   m_axi_gmem_C_ARREADY;
output  [C_M_AXI_GMEM_C_ADDR_WIDTH - 1:0] m_axi_gmem_C_ARADDR;
output  [C_M_AXI_GMEM_C_ID_WIDTH - 1:0] m_axi_gmem_C_ARID;
output  [7:0] m_axi_gmem_C_ARLEN;
output  [2:0] m_axi_gmem_C_ARSIZE;
output  [1:0] m_axi_gmem_C_ARBURST;
output  [1:0] m_axi_gmem_C_ARLOCK;
output  [3:0] m_axi_gmem_C_ARCACHE;
output  [2:0] m_axi_gmem_C_ARPROT;
output  [3:0] m_axi_gmem_C_ARQOS;
output  [3:0] m_axi_gmem_C_ARREGION;
output  [C_M_AXI_GMEM_C_ARUSER_WIDTH - 1:0] m_axi_gmem_C_ARUSER;
input   m_axi_gmem_C_RVALID;
output   m_axi_gmem_C_RREADY;
input  [C_M_AXI_GMEM_C_DATA_WIDTH - 1:0] m_axi_gmem_C_RDATA;
input   m_axi_gmem_C_RLAST;
input  [C_M_AXI_GMEM_C_ID_WIDTH - 1:0] m_axi_gmem_C_RID;
input  [C_M_AXI_GMEM_C_RUSER_WIDTH - 1:0] m_axi_gmem_C_RUSER;
input  [1:0] m_axi_gmem_C_RRESP;
input   m_axi_gmem_C_BVALID;
output   m_axi_gmem_C_BREADY;
input  [1:0] m_axi_gmem_C_BRESP;
input  [C_M_AXI_GMEM_C_ID_WIDTH - 1:0] m_axi_gmem_C_BID;
input  [C_M_AXI_GMEM_C_BUSER_WIDTH - 1:0] m_axi_gmem_C_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] A;
wire   [63:0] B;
wire   [63:0] C;
wire    gmem_A_AWREADY;
wire    gmem_A_WREADY;
reg    gmem_A_ARVALID;
wire    gmem_A_ARREADY;
wire    gmem_A_RVALID;
reg    gmem_A_RREADY;
wire   [511:0] gmem_A_RDATA;
wire    gmem_A_RLAST;
wire   [0:0] gmem_A_RID;
wire   [0:0] gmem_A_RUSER;
wire   [1:0] gmem_A_RRESP;
wire    gmem_A_BVALID;
wire   [1:0] gmem_A_BRESP;
wire   [0:0] gmem_A_BID;
wire   [0:0] gmem_A_BUSER;
wire    gmem_B_AWREADY;
wire    gmem_B_WREADY;
reg    gmem_B_ARVALID;
wire    gmem_B_ARREADY;
wire    gmem_B_RVALID;
reg    gmem_B_RREADY;
wire   [511:0] gmem_B_RDATA;
wire    gmem_B_RLAST;
wire   [0:0] gmem_B_RID;
wire   [0:0] gmem_B_RUSER;
wire   [1:0] gmem_B_RRESP;
wire    gmem_B_BVALID;
wire   [1:0] gmem_B_BRESP;
wire   [0:0] gmem_B_BID;
wire   [0:0] gmem_B_BUSER;
reg    gmem_C_AWVALID;
wire    gmem_C_AWREADY;
reg    gmem_C_WVALID;
wire    gmem_C_WREADY;
wire    gmem_C_ARREADY;
wire    gmem_C_RVALID;
wire   [511:0] gmem_C_RDATA;
wire    gmem_C_RLAST;
wire   [0:0] gmem_C_RID;
wire   [0:0] gmem_C_RUSER;
wire   [1:0] gmem_C_RRESP;
wire    gmem_C_BVALID;
reg    gmem_C_BREADY;
wire   [1:0] gmem_C_BRESP;
wire   [0:0] gmem_C_BID;
wire   [0:0] gmem_C_BUSER;
reg   [63:0] C_read_reg_120;
reg   [63:0] B_read_reg_125;
reg   [63:0] A_read_reg_130;
reg   [9:0] temp_xout0_V_address0;
reg    temp_xout0_V_ce0;
reg    temp_xout0_V_we0;
wire   [511:0] temp_xout0_V_q0;
reg   [9:0] temp_xin1_V_address0;
reg    temp_xin1_V_ce0;
reg    temp_xin1_V_we0;
wire   [31:0] temp_xin1_V_q0;
reg    temp_xin1_V_ce1;
wire   [31:0] temp_xin1_V_q1;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_A_AWVALID;
wire   [63:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWADDR;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWID;
wire   [31:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWLEN;
wire   [2:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWSIZE;
wire   [1:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWBURST;
wire   [1:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWLOCK;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWCACHE;
wire   [2:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWPROT;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWQOS;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWREGION;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_AWUSER;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_A_WVALID;
wire   [511:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_WDATA;
wire   [63:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_WSTRB;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_A_WLAST;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_WID;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_WUSER;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_A_ARVALID;
wire   [63:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARADDR;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARID;
wire   [31:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARLEN;
wire   [2:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARSIZE;
wire   [1:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARBURST;
wire   [1:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARLOCK;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARCACHE;
wire   [2:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARPROT;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARQOS;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARREGION;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_A_ARUSER;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_A_RREADY;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_A_BREADY;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_B_AWVALID;
wire   [63:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWADDR;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWID;
wire   [31:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWLEN;
wire   [2:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWSIZE;
wire   [1:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWBURST;
wire   [1:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWLOCK;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWCACHE;
wire   [2:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWPROT;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWQOS;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWREGION;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_AWUSER;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_B_WVALID;
wire   [511:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_WDATA;
wire   [63:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_WSTRB;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_B_WLAST;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_WID;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_WUSER;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_B_ARVALID;
wire   [63:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARADDR;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARID;
wire   [31:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARLEN;
wire   [2:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARSIZE;
wire   [1:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARBURST;
wire   [1:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARLOCK;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARCACHE;
wire   [2:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARPROT;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARQOS;
wire   [3:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARREGION;
wire   [0:0] grp_kernel3_x0_fu_92_m_axi_gmem_B_ARUSER;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_B_RREADY;
wire    grp_kernel3_x0_fu_92_m_axi_gmem_B_BREADY;
wire   [9:0] grp_kernel3_x0_fu_92_C_address0;
wire    grp_kernel3_x0_fu_92_C_ce0;
wire   [511:0] grp_kernel3_x0_fu_92_C_d0;
wire    grp_kernel3_x0_fu_92_C_we0;
wire   [9:0] grp_kernel3_x0_fu_92_C_address1;
wire    grp_kernel3_x0_fu_92_C_ce1;
wire   [511:0] grp_kernel3_x0_fu_92_C_d1;
wire    grp_kernel3_x0_fu_92_C_we1;
wire    grp_kernel3_x0_fu_92_ap_start;
wire    grp_kernel3_x0_fu_92_ap_done;
wire    grp_kernel3_x0_fu_92_ap_ready;
wire    grp_kernel3_x0_fu_92_ap_idle;
reg    grp_kernel3_x0_fu_92_ap_continue;
wire    grp_kernel3_x1_fu_106_m_axi_gmem_C_AWVALID;
wire   [63:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWADDR;
wire   [0:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWID;
wire   [31:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWLEN;
wire   [2:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWSIZE;
wire   [1:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWBURST;
wire   [1:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWLOCK;
wire   [3:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWCACHE;
wire   [2:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWPROT;
wire   [3:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWQOS;
wire   [3:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWREGION;
wire   [0:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_AWUSER;
wire    grp_kernel3_x1_fu_106_m_axi_gmem_C_WVALID;
wire   [511:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_WDATA;
wire   [63:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_WSTRB;
wire    grp_kernel3_x1_fu_106_m_axi_gmem_C_WLAST;
wire   [0:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_WID;
wire   [0:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_WUSER;
wire    grp_kernel3_x1_fu_106_m_axi_gmem_C_ARVALID;
wire   [63:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARADDR;
wire   [0:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARID;
wire   [31:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARLEN;
wire   [2:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARSIZE;
wire   [1:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARBURST;
wire   [1:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARLOCK;
wire   [3:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARCACHE;
wire   [2:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARPROT;
wire   [3:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARQOS;
wire   [3:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARREGION;
wire   [0:0] grp_kernel3_x1_fu_106_m_axi_gmem_C_ARUSER;
wire    grp_kernel3_x1_fu_106_m_axi_gmem_C_RREADY;
wire    grp_kernel3_x1_fu_106_m_axi_gmem_C_BREADY;
wire   [9:0] grp_kernel3_x1_fu_106_B_address0;
wire    grp_kernel3_x1_fu_106_B_ce0;
wire   [31:0] grp_kernel3_x1_fu_106_B_d0;
wire    grp_kernel3_x1_fu_106_B_we0;
wire   [9:0] grp_kernel3_x1_fu_106_B_address1;
wire    grp_kernel3_x1_fu_106_B_ce1;
wire   [31:0] grp_kernel3_x1_fu_106_B_d1;
wire    grp_kernel3_x1_fu_106_B_we1;
wire    grp_kernel3_x1_fu_106_ap_start;
wire    grp_kernel3_x1_fu_106_ap_done;
wire    grp_kernel3_x1_fu_106_ap_ready;
wire    grp_kernel3_x1_fu_106_ap_idle;
reg    grp_kernel3_x1_fu_106_ap_continue;
wire    grp_nondf_kernel_2mm_fu_114_ap_start;
wire    grp_nondf_kernel_2mm_fu_114_ap_done;
wire    grp_nondf_kernel_2mm_fu_114_ap_idle;
wire    grp_nondf_kernel_2mm_fu_114_ap_ready;
wire   [9:0] grp_nondf_kernel_2mm_fu_114_xout_address0;
wire    grp_nondf_kernel_2mm_fu_114_xout_ce0;
wire   [9:0] grp_nondf_kernel_2mm_fu_114_xin_address0;
wire    grp_nondf_kernel_2mm_fu_114_xin_ce0;
wire    grp_nondf_kernel_2mm_fu_114_xin_we0;
wire   [31:0] grp_nondf_kernel_2mm_fu_114_xin_d0;
reg    grp_kernel3_x0_fu_92_ap_start_reg;
reg    ap_block_state1_ignore_call20;
wire    ap_CS_fsm_state2;
wire    ap_sync_grp_kernel3_x0_fu_92_ap_ready;
wire    ap_sync_grp_kernel3_x0_fu_92_ap_done;
reg    ap_block_state2_on_subcall_done;
reg    ap_sync_reg_grp_kernel3_x0_fu_92_ap_ready;
reg    ap_sync_reg_grp_kernel3_x0_fu_92_ap_done;
reg    grp_kernel3_x1_fu_106_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_sync_grp_kernel3_x1_fu_106_ap_ready;
wire    ap_sync_grp_kernel3_x1_fu_106_ap_done;
reg    ap_block_state6_on_subcall_done;
reg    ap_sync_reg_grp_kernel3_x1_fu_106_ap_ready;
reg    ap_sync_reg_grp_kernel3_x1_fu_106_ap_done;
reg    grp_nondf_kernel_2mm_fu_114_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    ap_block_state1;
reg   [5:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 grp_kernel3_x0_fu_92_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_kernel3_x0_fu_92_ap_ready = 1'b0;
#0 ap_sync_reg_grp_kernel3_x0_fu_92_ap_done = 1'b0;
#0 grp_kernel3_x1_fu_106_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_kernel3_x1_fu_106_ap_ready = 1'b0;
#0 ap_sync_reg_grp_kernel3_x1_fu_106_ap_done = 1'b0;
#0 grp_nondf_kernel_2mm_fu_114_ap_start_reg = 1'b0;
end

top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .A(A),
    .B(B),
    .C(C),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

top_gmem_A_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_A_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_A_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_A_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_A_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_A_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_A_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_A_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_A_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_A_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_A_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_A_CACHE_VALUE ))
gmem_A_m_axi_U(
    .AWVALID(m_axi_gmem_A_AWVALID),
    .AWREADY(m_axi_gmem_A_AWREADY),
    .AWADDR(m_axi_gmem_A_AWADDR),
    .AWID(m_axi_gmem_A_AWID),
    .AWLEN(m_axi_gmem_A_AWLEN),
    .AWSIZE(m_axi_gmem_A_AWSIZE),
    .AWBURST(m_axi_gmem_A_AWBURST),
    .AWLOCK(m_axi_gmem_A_AWLOCK),
    .AWCACHE(m_axi_gmem_A_AWCACHE),
    .AWPROT(m_axi_gmem_A_AWPROT),
    .AWQOS(m_axi_gmem_A_AWQOS),
    .AWREGION(m_axi_gmem_A_AWREGION),
    .AWUSER(m_axi_gmem_A_AWUSER),
    .WVALID(m_axi_gmem_A_WVALID),
    .WREADY(m_axi_gmem_A_WREADY),
    .WDATA(m_axi_gmem_A_WDATA),
    .WSTRB(m_axi_gmem_A_WSTRB),
    .WLAST(m_axi_gmem_A_WLAST),
    .WID(m_axi_gmem_A_WID),
    .WUSER(m_axi_gmem_A_WUSER),
    .ARVALID(m_axi_gmem_A_ARVALID),
    .ARREADY(m_axi_gmem_A_ARREADY),
    .ARADDR(m_axi_gmem_A_ARADDR),
    .ARID(m_axi_gmem_A_ARID),
    .ARLEN(m_axi_gmem_A_ARLEN),
    .ARSIZE(m_axi_gmem_A_ARSIZE),
    .ARBURST(m_axi_gmem_A_ARBURST),
    .ARLOCK(m_axi_gmem_A_ARLOCK),
    .ARCACHE(m_axi_gmem_A_ARCACHE),
    .ARPROT(m_axi_gmem_A_ARPROT),
    .ARQOS(m_axi_gmem_A_ARQOS),
    .ARREGION(m_axi_gmem_A_ARREGION),
    .ARUSER(m_axi_gmem_A_ARUSER),
    .RVALID(m_axi_gmem_A_RVALID),
    .RREADY(m_axi_gmem_A_RREADY),
    .RDATA(m_axi_gmem_A_RDATA),
    .RLAST(m_axi_gmem_A_RLAST),
    .RID(m_axi_gmem_A_RID),
    .RUSER(m_axi_gmem_A_RUSER),
    .RRESP(m_axi_gmem_A_RRESP),
    .BVALID(m_axi_gmem_A_BVALID),
    .BREADY(m_axi_gmem_A_BREADY),
    .BRESP(m_axi_gmem_A_BRESP),
    .BID(m_axi_gmem_A_BID),
    .BUSER(m_axi_gmem_A_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_A_ARVALID),
    .I_ARREADY(gmem_A_ARREADY),
    .I_ARADDR(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARADDR),
    .I_ARID(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARID),
    .I_ARLEN(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARLEN),
    .I_ARSIZE(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARSIZE),
    .I_ARLOCK(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARLOCK),
    .I_ARCACHE(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARCACHE),
    .I_ARQOS(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARQOS),
    .I_ARPROT(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARPROT),
    .I_ARUSER(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARUSER),
    .I_ARBURST(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARBURST),
    .I_ARREGION(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARREGION),
    .I_RVALID(gmem_A_RVALID),
    .I_RREADY(gmem_A_RREADY),
    .I_RDATA(gmem_A_RDATA),
    .I_RID(gmem_A_RID),
    .I_RUSER(gmem_A_RUSER),
    .I_RRESP(gmem_A_RRESP),
    .I_RLAST(gmem_A_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_A_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_A_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem_A_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem_A_BRESP),
    .I_BID(gmem_A_BID),
    .I_BUSER(gmem_A_BUSER)
);

top_gmem_B_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_B_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_B_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_B_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_B_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_B_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_B_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_B_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_B_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_B_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_B_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_B_CACHE_VALUE ))
gmem_B_m_axi_U(
    .AWVALID(m_axi_gmem_B_AWVALID),
    .AWREADY(m_axi_gmem_B_AWREADY),
    .AWADDR(m_axi_gmem_B_AWADDR),
    .AWID(m_axi_gmem_B_AWID),
    .AWLEN(m_axi_gmem_B_AWLEN),
    .AWSIZE(m_axi_gmem_B_AWSIZE),
    .AWBURST(m_axi_gmem_B_AWBURST),
    .AWLOCK(m_axi_gmem_B_AWLOCK),
    .AWCACHE(m_axi_gmem_B_AWCACHE),
    .AWPROT(m_axi_gmem_B_AWPROT),
    .AWQOS(m_axi_gmem_B_AWQOS),
    .AWREGION(m_axi_gmem_B_AWREGION),
    .AWUSER(m_axi_gmem_B_AWUSER),
    .WVALID(m_axi_gmem_B_WVALID),
    .WREADY(m_axi_gmem_B_WREADY),
    .WDATA(m_axi_gmem_B_WDATA),
    .WSTRB(m_axi_gmem_B_WSTRB),
    .WLAST(m_axi_gmem_B_WLAST),
    .WID(m_axi_gmem_B_WID),
    .WUSER(m_axi_gmem_B_WUSER),
    .ARVALID(m_axi_gmem_B_ARVALID),
    .ARREADY(m_axi_gmem_B_ARREADY),
    .ARADDR(m_axi_gmem_B_ARADDR),
    .ARID(m_axi_gmem_B_ARID),
    .ARLEN(m_axi_gmem_B_ARLEN),
    .ARSIZE(m_axi_gmem_B_ARSIZE),
    .ARBURST(m_axi_gmem_B_ARBURST),
    .ARLOCK(m_axi_gmem_B_ARLOCK),
    .ARCACHE(m_axi_gmem_B_ARCACHE),
    .ARPROT(m_axi_gmem_B_ARPROT),
    .ARQOS(m_axi_gmem_B_ARQOS),
    .ARREGION(m_axi_gmem_B_ARREGION),
    .ARUSER(m_axi_gmem_B_ARUSER),
    .RVALID(m_axi_gmem_B_RVALID),
    .RREADY(m_axi_gmem_B_RREADY),
    .RDATA(m_axi_gmem_B_RDATA),
    .RLAST(m_axi_gmem_B_RLAST),
    .RID(m_axi_gmem_B_RID),
    .RUSER(m_axi_gmem_B_RUSER),
    .RRESP(m_axi_gmem_B_RRESP),
    .BVALID(m_axi_gmem_B_BVALID),
    .BREADY(m_axi_gmem_B_BREADY),
    .BRESP(m_axi_gmem_B_BRESP),
    .BID(m_axi_gmem_B_BID),
    .BUSER(m_axi_gmem_B_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_B_ARVALID),
    .I_ARREADY(gmem_B_ARREADY),
    .I_ARADDR(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARADDR),
    .I_ARID(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARID),
    .I_ARLEN(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARLEN),
    .I_ARSIZE(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARSIZE),
    .I_ARLOCK(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARLOCK),
    .I_ARCACHE(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARCACHE),
    .I_ARQOS(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARQOS),
    .I_ARPROT(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARPROT),
    .I_ARUSER(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARUSER),
    .I_ARBURST(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARBURST),
    .I_ARREGION(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARREGION),
    .I_RVALID(gmem_B_RVALID),
    .I_RREADY(gmem_B_RREADY),
    .I_RDATA(gmem_B_RDATA),
    .I_RID(gmem_B_RID),
    .I_RUSER(gmem_B_RUSER),
    .I_RRESP(gmem_B_RRESP),
    .I_RLAST(gmem_B_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_B_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_B_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem_B_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem_B_BRESP),
    .I_BID(gmem_B_BID),
    .I_BUSER(gmem_B_BUSER)
);

top_gmem_C_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_C_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_C_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_C_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_C_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_C_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_C_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_C_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_C_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_C_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_C_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_C_CACHE_VALUE ))
gmem_C_m_axi_U(
    .AWVALID(m_axi_gmem_C_AWVALID),
    .AWREADY(m_axi_gmem_C_AWREADY),
    .AWADDR(m_axi_gmem_C_AWADDR),
    .AWID(m_axi_gmem_C_AWID),
    .AWLEN(m_axi_gmem_C_AWLEN),
    .AWSIZE(m_axi_gmem_C_AWSIZE),
    .AWBURST(m_axi_gmem_C_AWBURST),
    .AWLOCK(m_axi_gmem_C_AWLOCK),
    .AWCACHE(m_axi_gmem_C_AWCACHE),
    .AWPROT(m_axi_gmem_C_AWPROT),
    .AWQOS(m_axi_gmem_C_AWQOS),
    .AWREGION(m_axi_gmem_C_AWREGION),
    .AWUSER(m_axi_gmem_C_AWUSER),
    .WVALID(m_axi_gmem_C_WVALID),
    .WREADY(m_axi_gmem_C_WREADY),
    .WDATA(m_axi_gmem_C_WDATA),
    .WSTRB(m_axi_gmem_C_WSTRB),
    .WLAST(m_axi_gmem_C_WLAST),
    .WID(m_axi_gmem_C_WID),
    .WUSER(m_axi_gmem_C_WUSER),
    .ARVALID(m_axi_gmem_C_ARVALID),
    .ARREADY(m_axi_gmem_C_ARREADY),
    .ARADDR(m_axi_gmem_C_ARADDR),
    .ARID(m_axi_gmem_C_ARID),
    .ARLEN(m_axi_gmem_C_ARLEN),
    .ARSIZE(m_axi_gmem_C_ARSIZE),
    .ARBURST(m_axi_gmem_C_ARBURST),
    .ARLOCK(m_axi_gmem_C_ARLOCK),
    .ARCACHE(m_axi_gmem_C_ARCACHE),
    .ARPROT(m_axi_gmem_C_ARPROT),
    .ARQOS(m_axi_gmem_C_ARQOS),
    .ARREGION(m_axi_gmem_C_ARREGION),
    .ARUSER(m_axi_gmem_C_ARUSER),
    .RVALID(m_axi_gmem_C_RVALID),
    .RREADY(m_axi_gmem_C_RREADY),
    .RDATA(m_axi_gmem_C_RDATA),
    .RLAST(m_axi_gmem_C_RLAST),
    .RID(m_axi_gmem_C_RID),
    .RUSER(m_axi_gmem_C_RUSER),
    .RRESP(m_axi_gmem_C_RRESP),
    .BVALID(m_axi_gmem_C_BVALID),
    .BREADY(m_axi_gmem_C_BREADY),
    .BRESP(m_axi_gmem_C_BRESP),
    .BID(m_axi_gmem_C_BID),
    .BUSER(m_axi_gmem_C_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem_C_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_C_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem_C_RDATA),
    .I_RID(gmem_C_RID),
    .I_RUSER(gmem_C_RUSER),
    .I_RRESP(gmem_C_RRESP),
    .I_RLAST(gmem_C_RLAST),
    .I_AWVALID(gmem_C_AWVALID),
    .I_AWREADY(gmem_C_AWREADY),
    .I_AWADDR(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWADDR),
    .I_AWID(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWID),
    .I_AWLEN(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWLEN),
    .I_AWSIZE(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWSIZE),
    .I_AWLOCK(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWLOCK),
    .I_AWCACHE(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWCACHE),
    .I_AWQOS(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWQOS),
    .I_AWPROT(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWPROT),
    .I_AWUSER(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWUSER),
    .I_AWBURST(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWBURST),
    .I_AWREGION(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWREGION),
    .I_WVALID(gmem_C_WVALID),
    .I_WREADY(gmem_C_WREADY),
    .I_WDATA(grp_kernel3_x1_fu_106_m_axi_gmem_C_WDATA),
    .I_WID(grp_kernel3_x1_fu_106_m_axi_gmem_C_WID),
    .I_WUSER(grp_kernel3_x1_fu_106_m_axi_gmem_C_WUSER),
    .I_WLAST(grp_kernel3_x1_fu_106_m_axi_gmem_C_WLAST),
    .I_WSTRB(grp_kernel3_x1_fu_106_m_axi_gmem_C_WSTRB),
    .I_BVALID(gmem_C_BVALID),
    .I_BREADY(gmem_C_BREADY),
    .I_BRESP(gmem_C_BRESP),
    .I_BID(gmem_C_BID),
    .I_BUSER(gmem_C_BUSER)
);

top_nondf_kernel_2mm_A_V #(
    .DataWidth( 512 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp_xout0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp_xout0_V_address0),
    .ce0(temp_xout0_V_ce0),
    .we0(temp_xout0_V_we0),
    .d0(grp_kernel3_x0_fu_92_C_d0),
    .q0(temp_xout0_V_q0)
);

top_temp_xin1_V #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
temp_xin1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp_xin1_V_address0),
    .ce0(temp_xin1_V_ce0),
    .we0(temp_xin1_V_we0),
    .d0(grp_nondf_kernel_2mm_fu_114_xin_d0),
    .q0(temp_xin1_V_q0),
    .address1(grp_kernel3_x1_fu_106_B_address1),
    .ce1(temp_xin1_V_ce1),
    .q1(temp_xin1_V_q1)
);

top_kernel3_x0 grp_kernel3_x0_fu_92(
    .m_axi_gmem_A_AWVALID(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWVALID),
    .m_axi_gmem_A_AWREADY(1'b0),
    .m_axi_gmem_A_AWADDR(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWADDR),
    .m_axi_gmem_A_AWID(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWID),
    .m_axi_gmem_A_AWLEN(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWLEN),
    .m_axi_gmem_A_AWSIZE(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWSIZE),
    .m_axi_gmem_A_AWBURST(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWBURST),
    .m_axi_gmem_A_AWLOCK(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWLOCK),
    .m_axi_gmem_A_AWCACHE(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWCACHE),
    .m_axi_gmem_A_AWPROT(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWPROT),
    .m_axi_gmem_A_AWQOS(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWQOS),
    .m_axi_gmem_A_AWREGION(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWREGION),
    .m_axi_gmem_A_AWUSER(grp_kernel3_x0_fu_92_m_axi_gmem_A_AWUSER),
    .m_axi_gmem_A_WVALID(grp_kernel3_x0_fu_92_m_axi_gmem_A_WVALID),
    .m_axi_gmem_A_WREADY(1'b0),
    .m_axi_gmem_A_WDATA(grp_kernel3_x0_fu_92_m_axi_gmem_A_WDATA),
    .m_axi_gmem_A_WSTRB(grp_kernel3_x0_fu_92_m_axi_gmem_A_WSTRB),
    .m_axi_gmem_A_WLAST(grp_kernel3_x0_fu_92_m_axi_gmem_A_WLAST),
    .m_axi_gmem_A_WID(grp_kernel3_x0_fu_92_m_axi_gmem_A_WID),
    .m_axi_gmem_A_WUSER(grp_kernel3_x0_fu_92_m_axi_gmem_A_WUSER),
    .m_axi_gmem_A_ARVALID(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARVALID),
    .m_axi_gmem_A_ARREADY(gmem_A_ARREADY),
    .m_axi_gmem_A_ARADDR(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARADDR),
    .m_axi_gmem_A_ARID(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARID),
    .m_axi_gmem_A_ARLEN(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARLEN),
    .m_axi_gmem_A_ARSIZE(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARSIZE),
    .m_axi_gmem_A_ARBURST(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARBURST),
    .m_axi_gmem_A_ARLOCK(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARLOCK),
    .m_axi_gmem_A_ARCACHE(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARCACHE),
    .m_axi_gmem_A_ARPROT(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARPROT),
    .m_axi_gmem_A_ARQOS(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARQOS),
    .m_axi_gmem_A_ARREGION(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARREGION),
    .m_axi_gmem_A_ARUSER(grp_kernel3_x0_fu_92_m_axi_gmem_A_ARUSER),
    .m_axi_gmem_A_RVALID(gmem_A_RVALID),
    .m_axi_gmem_A_RREADY(grp_kernel3_x0_fu_92_m_axi_gmem_A_RREADY),
    .m_axi_gmem_A_RDATA(gmem_A_RDATA),
    .m_axi_gmem_A_RLAST(gmem_A_RLAST),
    .m_axi_gmem_A_RID(gmem_A_RID),
    .m_axi_gmem_A_RUSER(gmem_A_RUSER),
    .m_axi_gmem_A_RRESP(gmem_A_RRESP),
    .m_axi_gmem_A_BVALID(1'b0),
    .m_axi_gmem_A_BREADY(grp_kernel3_x0_fu_92_m_axi_gmem_A_BREADY),
    .m_axi_gmem_A_BRESP(2'd0),
    .m_axi_gmem_A_BID(1'd0),
    .m_axi_gmem_A_BUSER(1'd0),
    .m_axi_gmem_B_AWVALID(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWVALID),
    .m_axi_gmem_B_AWREADY(1'b0),
    .m_axi_gmem_B_AWADDR(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWADDR),
    .m_axi_gmem_B_AWID(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWID),
    .m_axi_gmem_B_AWLEN(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWLEN),
    .m_axi_gmem_B_AWSIZE(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWSIZE),
    .m_axi_gmem_B_AWBURST(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWBURST),
    .m_axi_gmem_B_AWLOCK(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWLOCK),
    .m_axi_gmem_B_AWCACHE(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWCACHE),
    .m_axi_gmem_B_AWPROT(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWPROT),
    .m_axi_gmem_B_AWQOS(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWQOS),
    .m_axi_gmem_B_AWREGION(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWREGION),
    .m_axi_gmem_B_AWUSER(grp_kernel3_x0_fu_92_m_axi_gmem_B_AWUSER),
    .m_axi_gmem_B_WVALID(grp_kernel3_x0_fu_92_m_axi_gmem_B_WVALID),
    .m_axi_gmem_B_WREADY(1'b0),
    .m_axi_gmem_B_WDATA(grp_kernel3_x0_fu_92_m_axi_gmem_B_WDATA),
    .m_axi_gmem_B_WSTRB(grp_kernel3_x0_fu_92_m_axi_gmem_B_WSTRB),
    .m_axi_gmem_B_WLAST(grp_kernel3_x0_fu_92_m_axi_gmem_B_WLAST),
    .m_axi_gmem_B_WID(grp_kernel3_x0_fu_92_m_axi_gmem_B_WID),
    .m_axi_gmem_B_WUSER(grp_kernel3_x0_fu_92_m_axi_gmem_B_WUSER),
    .m_axi_gmem_B_ARVALID(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARVALID),
    .m_axi_gmem_B_ARREADY(gmem_B_ARREADY),
    .m_axi_gmem_B_ARADDR(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARADDR),
    .m_axi_gmem_B_ARID(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARID),
    .m_axi_gmem_B_ARLEN(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARLEN),
    .m_axi_gmem_B_ARSIZE(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARSIZE),
    .m_axi_gmem_B_ARBURST(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARBURST),
    .m_axi_gmem_B_ARLOCK(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARLOCK),
    .m_axi_gmem_B_ARCACHE(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARCACHE),
    .m_axi_gmem_B_ARPROT(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARPROT),
    .m_axi_gmem_B_ARQOS(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARQOS),
    .m_axi_gmem_B_ARREGION(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARREGION),
    .m_axi_gmem_B_ARUSER(grp_kernel3_x0_fu_92_m_axi_gmem_B_ARUSER),
    .m_axi_gmem_B_RVALID(gmem_B_RVALID),
    .m_axi_gmem_B_RREADY(grp_kernel3_x0_fu_92_m_axi_gmem_B_RREADY),
    .m_axi_gmem_B_RDATA(gmem_B_RDATA),
    .m_axi_gmem_B_RLAST(gmem_B_RLAST),
    .m_axi_gmem_B_RID(gmem_B_RID),
    .m_axi_gmem_B_RUSER(gmem_B_RUSER),
    .m_axi_gmem_B_RRESP(gmem_B_RRESP),
    .m_axi_gmem_B_BVALID(1'b0),
    .m_axi_gmem_B_BREADY(grp_kernel3_x0_fu_92_m_axi_gmem_B_BREADY),
    .m_axi_gmem_B_BRESP(2'd0),
    .m_axi_gmem_B_BID(1'd0),
    .m_axi_gmem_B_BUSER(1'd0),
    .A(A_read_reg_130),
    .B(B_read_reg_125),
    .C_address0(grp_kernel3_x0_fu_92_C_address0),
    .C_ce0(grp_kernel3_x0_fu_92_C_ce0),
    .C_d0(grp_kernel3_x0_fu_92_C_d0),
    .C_q0(512'd0),
    .C_we0(grp_kernel3_x0_fu_92_C_we0),
    .C_address1(grp_kernel3_x0_fu_92_C_address1),
    .C_ce1(grp_kernel3_x0_fu_92_C_ce1),
    .C_d1(grp_kernel3_x0_fu_92_C_d1),
    .C_q1(512'd0),
    .C_we1(grp_kernel3_x0_fu_92_C_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .A_ap_vld(1'b1),
    .B_ap_vld(1'b1),
    .ap_start(grp_kernel3_x0_fu_92_ap_start),
    .ap_done(grp_kernel3_x0_fu_92_ap_done),
    .ap_ready(grp_kernel3_x0_fu_92_ap_ready),
    .ap_idle(grp_kernel3_x0_fu_92_ap_idle),
    .ap_continue(grp_kernel3_x0_fu_92_ap_continue)
);

top_kernel3_x1 grp_kernel3_x1_fu_106(
    .m_axi_gmem_C_AWVALID(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWVALID),
    .m_axi_gmem_C_AWREADY(gmem_C_AWREADY),
    .m_axi_gmem_C_AWADDR(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWADDR),
    .m_axi_gmem_C_AWID(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWID),
    .m_axi_gmem_C_AWLEN(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWLEN),
    .m_axi_gmem_C_AWSIZE(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWSIZE),
    .m_axi_gmem_C_AWBURST(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWBURST),
    .m_axi_gmem_C_AWLOCK(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWLOCK),
    .m_axi_gmem_C_AWCACHE(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWCACHE),
    .m_axi_gmem_C_AWPROT(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWPROT),
    .m_axi_gmem_C_AWQOS(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWQOS),
    .m_axi_gmem_C_AWREGION(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWREGION),
    .m_axi_gmem_C_AWUSER(grp_kernel3_x1_fu_106_m_axi_gmem_C_AWUSER),
    .m_axi_gmem_C_WVALID(grp_kernel3_x1_fu_106_m_axi_gmem_C_WVALID),
    .m_axi_gmem_C_WREADY(gmem_C_WREADY),
    .m_axi_gmem_C_WDATA(grp_kernel3_x1_fu_106_m_axi_gmem_C_WDATA),
    .m_axi_gmem_C_WSTRB(grp_kernel3_x1_fu_106_m_axi_gmem_C_WSTRB),
    .m_axi_gmem_C_WLAST(grp_kernel3_x1_fu_106_m_axi_gmem_C_WLAST),
    .m_axi_gmem_C_WID(grp_kernel3_x1_fu_106_m_axi_gmem_C_WID),
    .m_axi_gmem_C_WUSER(grp_kernel3_x1_fu_106_m_axi_gmem_C_WUSER),
    .m_axi_gmem_C_ARVALID(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARVALID),
    .m_axi_gmem_C_ARREADY(1'b0),
    .m_axi_gmem_C_ARADDR(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARADDR),
    .m_axi_gmem_C_ARID(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARID),
    .m_axi_gmem_C_ARLEN(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARLEN),
    .m_axi_gmem_C_ARSIZE(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARSIZE),
    .m_axi_gmem_C_ARBURST(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARBURST),
    .m_axi_gmem_C_ARLOCK(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARLOCK),
    .m_axi_gmem_C_ARCACHE(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARCACHE),
    .m_axi_gmem_C_ARPROT(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARPROT),
    .m_axi_gmem_C_ARQOS(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARQOS),
    .m_axi_gmem_C_ARREGION(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARREGION),
    .m_axi_gmem_C_ARUSER(grp_kernel3_x1_fu_106_m_axi_gmem_C_ARUSER),
    .m_axi_gmem_C_RVALID(1'b0),
    .m_axi_gmem_C_RREADY(grp_kernel3_x1_fu_106_m_axi_gmem_C_RREADY),
    .m_axi_gmem_C_RDATA(512'd0),
    .m_axi_gmem_C_RLAST(1'b0),
    .m_axi_gmem_C_RID(1'd0),
    .m_axi_gmem_C_RUSER(1'd0),
    .m_axi_gmem_C_RRESP(2'd0),
    .m_axi_gmem_C_BVALID(gmem_C_BVALID),
    .m_axi_gmem_C_BREADY(grp_kernel3_x1_fu_106_m_axi_gmem_C_BREADY),
    .m_axi_gmem_C_BRESP(gmem_C_BRESP),
    .m_axi_gmem_C_BID(gmem_C_BID),
    .m_axi_gmem_C_BUSER(gmem_C_BUSER),
    .B_address0(grp_kernel3_x1_fu_106_B_address0),
    .B_ce0(grp_kernel3_x1_fu_106_B_ce0),
    .B_d0(grp_kernel3_x1_fu_106_B_d0),
    .B_q0(temp_xin1_V_q0),
    .B_we0(grp_kernel3_x1_fu_106_B_we0),
    .B_address1(grp_kernel3_x1_fu_106_B_address1),
    .B_ce1(grp_kernel3_x1_fu_106_B_ce1),
    .B_d1(grp_kernel3_x1_fu_106_B_d1),
    .B_q1(temp_xin1_V_q1),
    .B_we1(grp_kernel3_x1_fu_106_B_we1),
    .C(C_read_reg_120),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .C_ap_vld(1'b1),
    .ap_start(grp_kernel3_x1_fu_106_ap_start),
    .ap_done(grp_kernel3_x1_fu_106_ap_done),
    .ap_ready(grp_kernel3_x1_fu_106_ap_ready),
    .ap_idle(grp_kernel3_x1_fu_106_ap_idle),
    .ap_continue(grp_kernel3_x1_fu_106_ap_continue)
);

top_nondf_kernel_2mm grp_nondf_kernel_2mm_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nondf_kernel_2mm_fu_114_ap_start),
    .ap_done(grp_nondf_kernel_2mm_fu_114_ap_done),
    .ap_idle(grp_nondf_kernel_2mm_fu_114_ap_idle),
    .ap_ready(grp_nondf_kernel_2mm_fu_114_ap_ready),
    .xout_address0(grp_nondf_kernel_2mm_fu_114_xout_address0),
    .xout_ce0(grp_nondf_kernel_2mm_fu_114_xout_ce0),
    .xout_q0(temp_xout0_V_q0),
    .xin_address0(grp_nondf_kernel_2mm_fu_114_xin_address0),
    .xin_ce0(grp_nondf_kernel_2mm_fu_114_xin_ce0),
    .xin_we0(grp_nondf_kernel_2mm_fu_114_xin_we0),
    .xin_d0(grp_nondf_kernel_2mm_fu_114_xin_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_kernel3_x0_fu_92_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_kernel3_x0_fu_92_ap_done <= 1'b0;
        end else if ((grp_kernel3_x0_fu_92_ap_done == 1'b1)) begin
            ap_sync_reg_grp_kernel3_x0_fu_92_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_kernel3_x0_fu_92_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_kernel3_x0_fu_92_ap_ready <= 1'b0;
        end else if ((grp_kernel3_x0_fu_92_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_kernel3_x0_fu_92_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_kernel3_x1_fu_106_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_sync_reg_grp_kernel3_x1_fu_106_ap_done <= 1'b0;
        end else if ((grp_kernel3_x1_fu_106_ap_done == 1'b1)) begin
            ap_sync_reg_grp_kernel3_x1_fu_106_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_kernel3_x1_fu_106_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_sync_reg_grp_kernel3_x1_fu_106_ap_ready <= 1'b0;
        end else if ((grp_kernel3_x1_fu_106_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_kernel3_x1_fu_106_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel3_x0_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_kernel3_x0_fu_92_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2)) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_kernel3_x0_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_kernel3_x0_fu_92_ap_ready == 1'b1)) begin
            grp_kernel3_x0_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel3_x1_fu_106_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) | ((ap_sync_grp_kernel3_x1_fu_106_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state6)))) begin
            grp_kernel3_x1_fu_106_ap_start_reg <= 1'b1;
        end else if ((grp_kernel3_x1_fu_106_ap_ready == 1'b1)) begin
            grp_kernel3_x1_fu_106_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nondf_kernel_2mm_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_nondf_kernel_2mm_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_nondf_kernel_2mm_fu_114_ap_ready == 1'b1)) begin
            grp_nondf_kernel_2mm_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        A_read_reg_130 <= A;
        B_read_reg_125 <= B;
        C_read_reg_120 <= C;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem_A_ARVALID = grp_kernel3_x0_fu_92_m_axi_gmem_A_ARVALID;
    end else begin
        gmem_A_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem_A_RREADY = grp_kernel3_x0_fu_92_m_axi_gmem_A_RREADY;
    end else begin
        gmem_A_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem_B_ARVALID = grp_kernel3_x0_fu_92_m_axi_gmem_B_ARVALID;
    end else begin
        gmem_B_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem_B_RREADY = grp_kernel3_x0_fu_92_m_axi_gmem_B_RREADY;
    end else begin
        gmem_B_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem_C_AWVALID = grp_kernel3_x1_fu_106_m_axi_gmem_C_AWVALID;
    end else begin
        gmem_C_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem_C_BREADY = grp_kernel3_x1_fu_106_m_axi_gmem_C_BREADY;
    end else begin
        gmem_C_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem_C_WVALID = grp_kernel3_x1_fu_106_m_axi_gmem_C_WVALID;
    end else begin
        gmem_C_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_kernel3_x0_fu_92_ap_continue = 1'b1;
    end else begin
        grp_kernel3_x0_fu_92_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        grp_kernel3_x1_fu_106_ap_continue = 1'b1;
    end else begin
        grp_kernel3_x1_fu_106_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_xin1_V_address0 = grp_nondf_kernel_2mm_fu_114_xin_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_xin1_V_address0 = grp_kernel3_x1_fu_106_B_address0;
    end else begin
        temp_xin1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_xin1_V_ce0 = grp_nondf_kernel_2mm_fu_114_xin_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_xin1_V_ce0 = grp_kernel3_x1_fu_106_B_ce0;
    end else begin
        temp_xin1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_xin1_V_ce1 = grp_kernel3_x1_fu_106_B_ce1;
    end else begin
        temp_xin1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_xin1_V_we0 = grp_nondf_kernel_2mm_fu_114_xin_we0;
    end else begin
        temp_xin1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_xout0_V_address0 = grp_nondf_kernel_2mm_fu_114_xout_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_xout0_V_address0 = grp_kernel3_x0_fu_92_C_address0;
    end else begin
        temp_xout0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_xout0_V_ce0 = grp_nondf_kernel_2mm_fu_114_xout_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_xout0_V_ce0 = grp_kernel3_x0_fu_92_C_ce0;
    end else begin
        temp_xout0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_xout0_V_we0 = grp_kernel3_x0_fu_92_C_we0;
    end else begin
        temp_xout0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_nondf_kernel_2mm_fu_114_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call20 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((ap_sync_grp_kernel3_x0_fu_92_ap_ready & ap_sync_grp_kernel3_x0_fu_92_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((ap_sync_grp_kernel3_x1_fu_106_ap_ready & ap_sync_grp_kernel3_x1_fu_106_ap_done) == 1'b0);
end

assign ap_sync_grp_kernel3_x0_fu_92_ap_done = (grp_kernel3_x0_fu_92_ap_done | ap_sync_reg_grp_kernel3_x0_fu_92_ap_done);

assign ap_sync_grp_kernel3_x0_fu_92_ap_ready = (grp_kernel3_x0_fu_92_ap_ready | ap_sync_reg_grp_kernel3_x0_fu_92_ap_ready);

assign ap_sync_grp_kernel3_x1_fu_106_ap_done = (grp_kernel3_x1_fu_106_ap_done | ap_sync_reg_grp_kernel3_x1_fu_106_ap_done);

assign ap_sync_grp_kernel3_x1_fu_106_ap_ready = (grp_kernel3_x1_fu_106_ap_ready | ap_sync_reg_grp_kernel3_x1_fu_106_ap_ready);

assign grp_kernel3_x0_fu_92_ap_start = grp_kernel3_x0_fu_92_ap_start_reg;

assign grp_kernel3_x1_fu_106_ap_start = grp_kernel3_x1_fu_106_ap_start_reg;

assign grp_nondf_kernel_2mm_fu_114_ap_start = grp_nondf_kernel_2mm_fu_114_ap_start_reg;

endmodule //top
