{
  "Top": "local_sin",
  "RtlTop": "local_sin",
  "RtlPrefix": "",
  "RtlSubPrefix": "local_sin_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcvu35p",
    "Package": "-fsvh2104",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"rad": {
      "index": "0",
      "direction": "in",
      "srcType": "long long unsigned int",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "rad",
          "name": "rad",
          "usage": "data",
          "direction": "in"
        }]
    }},
  "ReturnValue": {
    "srcType": "long long unsigned int",
    "srcSize": "64",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top local_sin -name local_sin"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "local_sin"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "local_sin",
    "Version": "1.0",
    "DisplayName": "Local_sin",
    "Revision": "2113608276",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_local_sin_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/.\/benchmarks\/chstone\/dfsin\/src\/dfsin.c",
      "..\/..\/..\/.\/benchmarks\/chstone\/dfsin\/src\/softfloat.c",
      "..\/..\/..\/.\/benchmarks\/chstone\/dfsin\/src\/softfloat-macros",
      "..\/..\/..\/.\/benchmarks\/chstone\/dfsin\/src\/softfloat-specialize",
      "..\/..\/..\/.\/benchmarks\/chstone\/dfsin\/src\/SPARC-GCC.h",
      "..\/..\/..\/.\/benchmarks\/chstone\/dfsin\/src\/milieu.h",
      "..\/..\/..\/benchmarks\/chstone\/dfsin\/src\/dfsin.c",
      "..\/..\/..\/benchmarks\/chstone\/dfsin\/src\/softfloat.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/local_sin_addFloat64Sigs.vhd",
      "impl\/vhdl\/local_sin_float64_div.vhd",
      "impl\/vhdl\/local_sin_float64_div_Pipeline_VITIS_LOOP_224_1.vhd",
      "impl\/vhdl\/local_sin_float64_div_Pipeline_VITIS_LOOP_602_1.vhd",
      "impl\/vhdl\/local_sin_float64_mul.vhd",
      "impl\/vhdl\/local_sin_float64_mul_countLeadingZerosHigh_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/local_sin_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/local_sin_mul_31s_31s_31_2_1.vhd",
      "impl\/vhdl\/local_sin_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/local_sin_subFloat64Sigs.vhd",
      "impl\/vhdl\/local_sin_udiv_64ns_32ns_64_68_seq_1.vhd",
      "impl\/vhdl\/local_sin.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/local_sin_addFloat64Sigs.v",
      "impl\/verilog\/local_sin_float64_div.v",
      "impl\/verilog\/local_sin_float64_div_Pipeline_VITIS_LOOP_224_1.v",
      "impl\/verilog\/local_sin_float64_div_Pipeline_VITIS_LOOP_602_1.v",
      "impl\/verilog\/local_sin_float64_mul.v",
      "impl\/verilog\/local_sin_float64_mul_countLeadingZerosHigh_ROM_AUTO_1R.dat",
      "impl\/verilog\/local_sin_float64_mul_countLeadingZerosHigh_ROM_AUTO_1R.v",
      "impl\/verilog\/local_sin_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/local_sin_mul_31s_31s_31_2_1.v",
      "impl\/verilog\/local_sin_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/local_sin_subFloat64Sigs.v",
      "impl\/verilog\/local_sin_udiv_64ns_32ns_64_68_seq_1.v",
      "impl\/verilog\/local_sin.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/local_sin.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "rad": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"rad": "DATA"},
      "ports": ["rad"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rad"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "64"
    },
    "rad": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "local_sin",
      "Instances": [
        {
          "ModuleName": "float64_mul",
          "InstanceName": "grp_float64_mul_fu_137"
        },
        {
          "ModuleName": "float64_div",
          "InstanceName": "grp_float64_div_fu_149",
          "Instances": [
            {
              "ModuleName": "float64_div_Pipeline_VITIS_LOOP_224_1",
              "InstanceName": "grp_float64_div_Pipeline_VITIS_LOOP_224_1_fu_509"
            },
            {
              "ModuleName": "float64_div_Pipeline_VITIS_LOOP_602_1",
              "InstanceName": "grp_float64_div_Pipeline_VITIS_LOOP_602_1_fu_522"
            }
          ]
        },
        {
          "ModuleName": "addFloat64Sigs",
          "InstanceName": "grp_addFloat64Sigs_fu_159"
        },
        {
          "ModuleName": "subFloat64Sigs",
          "InstanceName": "grp_subFloat64Sigs_fu_168"
        }
      ]
    },
    "Info": {
      "float64_mul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "float64_div_Pipeline_VITIS_LOOP_224_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "float64_div_Pipeline_VITIS_LOOP_602_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "float64_div": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "addFloat64Sigs": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "subFloat64Sigs": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "local_sin": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "float64_mul": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "8",
          "LatencyWorst": "14",
          "PipelineIIMin": "1",
          "PipelineIIMax": "14",
          "PipelineII": "1 ~ 14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.517"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "DSP": "16",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2109",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "4878",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "float64_div_Pipeline_VITIS_LOOP_224_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.964"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_224_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "293",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "389",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "float64_div_Pipeline_VITIS_LOOP_602_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.724"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_602_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "261",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "349",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "float64_div": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.517"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "DSP": "16",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "5699",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "10370",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "addFloat64Sigs": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "4",
          "LatencyWorst": "5",
          "PipelineIIMin": "1",
          "PipelineIIMax": "5",
          "PipelineII": "1 ~ 5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.519"
        },
        "Area": {
          "FF": "1136",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "4995",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "subFloat64Sigs": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "6",
          "LatencyWorst": "8",
          "PipelineIIMin": "1",
          "PipelineIIMax": "8",
          "PipelineII": "1 ~ 8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.514"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "FF": "1852",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "5488",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "local_sin": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.519"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_56_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "DSP": "35",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "11875",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "26744",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-18 22:36:02 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
