// Seed: 2014316672
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  logic id_4;
  logic id_5, id_6;
  assign id_5 = 1;
  always @(*) begin
    SystemTFIdentifier(1);
  end
endmodule
`timescale 1 ps / 1 ps `default_nettype wire
