// Seed: 1138063974
module module_0 (
    output wand id_0,
    input wand id_1,
    input wire id_2,
    input wire id_3,
    input tri id_4,
    output tri id_5,
    input tri0 id_6,
    input wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    output wand id_10,
    output wand id_11,
    input tri id_12,
    input tri id_13,
    output supply0 id_14,
    output wor id_15,
    output tri id_16,
    input tri1 id_17,
    output tri1 id_18,
    input tri0 id_19,
    input wand id_20,
    input supply1 id_21,
    input tri id_22,
    input wire id_23
);
  assign id_11 = 1;
  assign id_18 = id_7;
  assign id_11 = 1'b0;
  assign id_14 = 1'b0 - 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  logic id_3,
    output wor   id_4
);
  assign id_4 = 1;
  always begin
    {1} <= id_3;
  end
  module_0(
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_4,
      id_1,
      id_2,
      id_2,
      id_0,
      id_4,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_6;
endmodule
