#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May 10 16:28:49 2022
# Process ID: 8752
# Current directory: E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6968 E:\lab5_pipeline\pipeline_cpu_no_hazard - 数据冒险成功版\pipeline_cpu.xpr
# Log file: E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/vivado.log
# Journal file: E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.xpr}
INFO: [Project 1-313] Project file moved from 'E:/lab5_pipeline/pipeline_cpu_no_hazard' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 685.871 ; gain = 79.176
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard _test - 副本.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/data_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'rs2' on this module [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:80]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 731.188 ; gain = 19.434
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard _test - 副本.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/data_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'rs2' on this module [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:80]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 731.742 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard _test - 副本.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim/data_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
