INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/imports/lfsr_no_hier/LFSR_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/imports/lfsr_no_hier/LFSR_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/imports/lfsr_no_hier/lfsr_axi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_axi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
