#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fc9eb5c2f0 .scope module, "traffic_light_tb" "traffic_light_tb" 2 1;
 .timescale 0 0;
v000001fc9ebb6b90_0 .var "clk", 0 0;
v000001fc9ebb6c30_0 .var "enable", 0 0;
v000001fc9ebb6910_0 .net "green", 0 0, L_000001fc9ebb6870;  1 drivers
v000001fc9ebb6690_0 .net "red", 0 0, L_000001fc9ebb6d70;  1 drivers
v000001fc9ebb6730_0 .var "reset_n", 0 0;
v000001fc9ebb60f0_0 .net "yellow", 0 0, L_000001fc9ebb67d0;  1 drivers
E_000001fc9eb4f440 .event anyedge, v000001fc9ebb6370_0, v000001fc9ebb6190_0, v000001fc9ebb6e10_0;
S_000001fc9eb5c480 .scope module, "dut" "TrafficLightModule" 2 14, 3 1 0, S_000001fc9eb5c2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "red";
    .port_info 4 /OUTPUT 1 "yellow";
    .port_info 5 /OUTPUT 1 "green";
v000001fc9ebb6550_0 .net "clk", 0 0, v000001fc9ebb6b90_0;  1 drivers
v000001fc9ebb6eb0_0 .net "enable", 0 0, v000001fc9ebb6c30_0;  1 drivers
v000001fc9ebb6410_0 .net "green", 0 0, L_000001fc9ebb6870;  alias, 1 drivers
v000001fc9ebb69b0_0 .net "red", 0 0, L_000001fc9ebb6d70;  alias, 1 drivers
v000001fc9ebb64b0_0 .net "reset_n", 0 0, v000001fc9ebb6730_0;  1 drivers
v000001fc9ebb65f0_0 .net "yellow", 0 0, L_000001fc9ebb67d0;  alias, 1 drivers
S_000001fc9eb55f80 .scope module, "controller" "TrafficLightController" 3 11, 4 1 0, S_000001fc9eb5c480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "enable";
v000001fc9eac6f30_0 .net "clk", 0 0, v000001fc9ebb6b90_0;  alias, 1 drivers
v000001fc9eac7150_0 .net "enable", 0 0, v000001fc9ebb6c30_0;  alias, 1 drivers
v000001fc9eb4cc80_0 .net "reset_n", 0 0, v000001fc9ebb6730_0;  alias, 1 drivers
v000001fc9eb5c610_0 .var "state", 1 0;
v000001fc9eb5c6b0_0 .var "timer", 4 0;
E_000001fc9eb4fd00/0 .event negedge, v000001fc9eb4cc80_0;
E_000001fc9eb4fd00/1 .event posedge, v000001fc9eac6f30_0;
E_000001fc9eb4fd00 .event/or E_000001fc9eb4fd00/0, E_000001fc9eb4fd00/1;
S_000001fc9eb56110 .scope module, "state_machine" "StateMachine" 3 18, 5 1 0, S_000001fc9eb5c480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "red";
    .port_info 4 /OUTPUT 1 "yellow";
    .port_info 5 /OUTPUT 1 "green";
    .port_info 6 /INPUT 2 "state";
    .port_info 7 /INPUT 5 "timer";
L_000001fc9ebb8028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc9eb562a0_0 .net/2u *"_ivl_0", 1 0, L_000001fc9ebb8028;  1 drivers
L_000001fc9ebb8070 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fc9eb56340_0 .net/2u *"_ivl_4", 1 0, L_000001fc9ebb8070;  1 drivers
L_000001fc9ebb80b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fc9eb53f20_0 .net/2u *"_ivl_8", 1 0, L_000001fc9ebb80b8;  1 drivers
v000001fc9eb53fc0_0 .net "clk", 0 0, v000001fc9ebb6b90_0;  alias, 1 drivers
v000001fc9ebb6af0_0 .net "enable", 0 0, v000001fc9ebb6c30_0;  alias, 1 drivers
v000001fc9ebb6370_0 .net "green", 0 0, L_000001fc9ebb6870;  alias, 1 drivers
v000001fc9ebb6e10_0 .net "red", 0 0, L_000001fc9ebb6d70;  alias, 1 drivers
v000001fc9ebb6230_0 .net "reset_n", 0 0, v000001fc9ebb6730_0;  alias, 1 drivers
v000001fc9ebb6050_0 .net "state", 1 0, v000001fc9eb5c610_0;  1 drivers
v000001fc9ebb62d0_0 .net "timer", 4 0, v000001fc9eb5c6b0_0;  1 drivers
v000001fc9ebb6190_0 .net "yellow", 0 0, L_000001fc9ebb67d0;  alias, 1 drivers
L_000001fc9ebb6d70 .cmp/eq 2, v000001fc9eb5c610_0, L_000001fc9ebb8028;
L_000001fc9ebb67d0 .cmp/eq 2, v000001fc9eb5c610_0, L_000001fc9ebb8070;
L_000001fc9ebb6870 .cmp/eq 2, v000001fc9eb5c610_0, L_000001fc9ebb80b8;
    .scope S_000001fc9eb55f80;
T_0 ;
    %wait E_000001fc9eb4fd00;
    %load/vec4 v000001fc9eb4cc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fc9eb5c6b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fc9eb5c610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fc9eac7150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001fc9eb5c6b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001fc9eb5c6b0_0, 0;
    %load/vec4 v000001fc9eb5c610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fc9eb5c610_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000001fc9eb5c6b0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fc9eb5c610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fc9eb5c6b0_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000001fc9eb5c6b0_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fc9eb5c610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fc9eb5c6b0_0, 0;
T_0.11 ;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000001fc9eb5c6b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fc9eb5c610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fc9eb5c6b0_0, 0;
T_0.13 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fc9eb5c2f0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001fc9ebb6b90_0;
    %inv;
    %store/vec4 v000001fc9ebb6b90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fc9eb5c2f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc9ebb6730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc9ebb6730_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001fc9eb5c2f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc9ebb6c30_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc9ebb6c30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc9ebb6c30_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc9ebb6c30_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc9ebb6c30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc9ebb6c30_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001fc9eb5c2f0;
T_4 ;
    %wait E_000001fc9eb4f440;
    %vpi_call 2 50 "$display", "Red: %b, Yellow: %b, Green: %b", v000001fc9ebb6690_0, v000001fc9ebb60f0_0, v000001fc9ebb6910_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001fc9eb5c2f0;
T_5 ;
    %delay 160, 0;
    %load/vec4 v000001fc9ebb6690_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v000001fc9ebb60f0_0;
    %nor/r;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001fc9ebb6910_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 2 57 "$display", "Test case 1 Passed" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 59 "$display", "Test case 1 Failed" {0 0 0};
T_5.1 ;
    %delay 32, 0;
    %load/vec4 v000001fc9ebb6690_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v000001fc9ebb60f0_0;
    %nor/r;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v000001fc9ebb6910_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %vpi_call 2 64 "$display", "Test case 2 Passed" {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call 2 66 "$display", "Test case 2 Failed" {0 0 0};
T_5.5 ;
    %delay 20, 0;
    %load/vec4 v000001fc9ebb6690_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.11, 10;
    %load/vec4 v000001fc9ebb60f0_0;
    %and;
T_5.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v000001fc9ebb6910_0;
    %nor/r;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %vpi_call 2 71 "$display", "Test case 3 Passed" {0 0 0};
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 2 73 "$display", "Test case 3 Failed" {0 0 0};
T_5.9 ;
    %delay 7, 0;
    %load/vec4 v000001fc9ebb6690_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.15, 10;
    %load/vec4 v000001fc9ebb60f0_0;
    %nor/r;
    %and;
T_5.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v000001fc9ebb6910_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %vpi_call 2 78 "$display", "Test case 4 Passed" {0 0 0};
    %jmp T_5.13;
T_5.12 ;
    %vpi_call 2 80 "$display", "Test case 4 Failed" {0 0 0};
T_5.13 ;
    %delay 10, 0;
    %load/vec4 v000001fc9ebb6690_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.19, 10;
    %load/vec4 v000001fc9ebb60f0_0;
    %nor/r;
    %and;
T_5.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.18, 9;
    %load/vec4 v000001fc9ebb6910_0;
    %nor/r;
    %and;
T_5.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %vpi_call 2 85 "$display", "Test case 5 Passed" {0 0 0};
    %jmp T_5.17;
T_5.16 ;
    %vpi_call 2 87 "$display", "Test case 5 Failed" {0 0 0};
T_5.17 ;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001fc9eb5c2f0;
T_6 ;
    %vpi_call 2 95 "$dumpfile", "WaveOutput.vcd" {0 0 0};
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fc9eb5c2f0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "traffic_light_tb.v";
    "traffic_light_module.v";
    "TrafficLightController";
    "StateMachine";
