{
    "nl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/52-openroad-fillinsertion/counter.nl.v",
    "pnl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/52-openroad-fillinsertion/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/53-odb-cellfrequencytables/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/53-odb-cellfrequencytables/counter.odb",
    "sdc": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/52-openroad-fillinsertion/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/54-openroad-rcx/nom/counter.nom.spef",
        "min_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/54-openroad-rcx/min/counter.min.spef",
        "max_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/54-openroad-rcx/max/counter.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/55-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 13,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1277,
        "design__instance__area": 250485,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 41872752,
        "power__switching__total": 0.0003817843971773982,
        "power__leakage__total": 1.9452894775895402e-05,
        "power__total": 41872752,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4490947463245788,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2626220704127887,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3732656511752433,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 0.7918854685013621,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.373266,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 0.961726,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 100,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5623752733785498,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.26743460980489053,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8162373230568126,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.4673250807492984,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -6.167345031457615,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.4673250807492984,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.924233,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 21,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.09632,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 5,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 32,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3849795868837804,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2600933153580819,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1691514753920725,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.2774286434661875,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.169151,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.323349,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 103,
        "design__max_fanout_violation__count": 8,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.37494450272498697,
        "clock__skew__worst_setup": 0.25853828143466134,
        "timing__hold__ws": 0.16402302202937893,
        "timing__setup__ws": -0.5228559955209161,
        "timing__hold__tns": 0,
        "timing__setup__tns": -7.448052163608243,
        "timing__hold__wns": 0,
        "timing__setup__wns": -0.5228559955209161,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.164023,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 62,
        "timing__setup_r2r__ws": -0.153649,
        "timing__setup_r2r_vio__count": 14,
        "design__die__bbox": "0.0 0.0 550.0 650.0",
        "design__core__bbox": "5.52 10.88 544.18 636.48",
        "design__io": 70,
        "design__die__area": 357500,
        "design__core__area": 336986,
        "design__instance__count__stdcell": 1275,
        "design__instance__area__stdcell": 3454.56,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 247031,
        "design__instance__utilization": 0.743311,
        "design__instance__utilization__stdcell": 0.0384032,
        "design__instance__count__class:macro": 2,
        "design__instance__count__class:inverter": 26,
        "design__instance__count__class:sequential_cell": 25,
        "design__instance__count__class:multi_input_combinational_cell": 35,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 5461,
        "design__instance__count__class:tap_cell": 772,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 68,
        "design__io__hpwl": 10020458,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 23773.5,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 117,
        "design__instance__count__class:clock_buffer": 5,
        "design__instance__count__class:clock_inverter": 3,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 3,
        "antenna__violating__nets": 1,
        "antenna__violating__pins": 1,
        "route__antenna_violation__count": 1,
        "design__instance__count__class:antenna_cell": 292,
        "antenna_diodes_count": 8,
        "route__net": 292,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 101,
        "route__wirelength__iter:1": 29029,
        "route__drc_errors__iter:2": 44,
        "route__wirelength__iter:2": 28959,
        "route__drc_errors__iter:3": 45,
        "route__wirelength__iter:3": 28944,
        "route__drc_errors__iter:4": 40,
        "route__wirelength__iter:4": 28944,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 28941,
        "route__drc_errors": 0,
        "route__wirelength": 28941,
        "route__vias": 1863,
        "route__vias__singlecut": 1863,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 700.5,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.43188934206960455,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.26077687969367613,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3653797368083019,
        "timing__setup__ws__corner:min_tt_025C_1v80": 0.8621186231146886,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.36538,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.021678,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 84,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.536168347118788,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.26510158707496084,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8887584253439943,
        "timing__setup__ws__corner:min_ss_100C_1v60": -0.3415232637804494,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -4.138910664680552,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -0.3415232637804494,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.903607,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 16,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.010655,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 32,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.37494450272498697,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25853828143466134,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.16402302202937893,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 1.3249224314906332,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.164023,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.364532,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.45872115737644964,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2663473683661258,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3784656029027448,
        "timing__setup__ws__corner:max_tt_025C_1v80": 0.757557482631393,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.378466,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 0.930108,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 103,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5756715267421093,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.27165323537317204,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.7857474893138255,
        "timing__setup__ws__corner:max_ss_100C_1v60": -0.5228559955209161,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -7.448052163608243,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -0.5228559955209161,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.939354,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 25,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.153649,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 9,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 32,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3918422086599841,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2637279080877418,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.17226875968877783,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 1.2545002058908656,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.172269,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.299838,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 5,
        "timing__unannotated_net_filtered__count": 0
    }
}