 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k4_n4_v7_bidir.xml	  styr.blif	  common	  1.38	  vpr	  61.10 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  72	  10	  -1	  -1	  success	  936164e	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.11.0-1015-azure x86_64	  2025-06-19T22:43:37	  pkrvmxyh4eaekms	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  62564	  10	  10	  253	  263	  1	  171	  92	  11	  11	  121	  clb	  auto	  22.3 MiB	  0.05	  1829.24	  1329	  4646	  728	  3820	  98	  61.1 MiB	  0.06	  0.00	  8.75156	  5.65828	  -74.3763	  -5.65828	  5.65828	  0.08	  0.00044033	  0.000377591	  0.0137216	  0.0120193	  -1	  -1	  -1	  -1	  14	  1972	  27	  2.43e+06	  2.16e+06	  -1	  -1	  0.68	  0.131461	  0.11461	  3402	  27531	  -1	  1970	  16	  1168	  4226	  219209	  27455	  7.33108	  7.33108	  -92.5065	  -7.33108	  0	  0	  -1	  -1	  0.01	  0.07	  0.02	  -1	  -1	  0.01	  0.0226721	  0.0205877	 
 k4_n4_v7_longline_bidir.xml	  styr.blif	  common	  1.84	  vpr	  61.38 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  72	  10	  -1	  -1	  success	  936164e	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.11.0-1015-azure x86_64	  2025-06-19T22:43:37	  pkrvmxyh4eaekms	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  62848	  10	  10	  253	  263	  1	  171	  92	  11	  11	  121	  clb	  auto	  22.5 MiB	  0.05	  1829.24	  1305	  3404	  389	  2964	  51	  61.4 MiB	  0.06	  0.00	  5.19817	  4.46893	  -53.8773	  -4.46893	  4.46893	  0.09	  0.000490184	  0.000424591	  0.0119385	  0.0106262	  -1	  -1	  -1	  -1	  18	  2312	  35	  2.43e+06	  2.16e+06	  -1	  -1	  1.08	  0.185213	  0.161145	  3282	  34431	  -1	  2326	  21	  1300	  4425	  297597	  37882	  9.34193	  9.34193	  -107.688	  -9.34193	  0	  0	  -1	  -1	  0.01	  0.10	  0.03	  -1	  -1	  0.01	  0.0272018	  0.0244478	 
 k4_n4_v7_l1_bidir.xml	  styr.blif	  common	  1.90	  vpr	  61.08 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  72	  10	  -1	  -1	  success	  936164e	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.11.0-1015-azure x86_64	  2025-06-19T22:43:37	  pkrvmxyh4eaekms	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  62548	  10	  10	  253	  263	  1	  171	  92	  11	  11	  121	  clb	  auto	  22.3 MiB	  0.05	  1829.24	  1283	  8993	  1996	  6843	  154	  61.1 MiB	  0.11	  0.00	  11.3865	  6.82489	  -85.7025	  -6.82489	  6.82489	  0.10	  0.000478441	  0.00040874	  0.0237901	  0.0205484	  -1	  -1	  -1	  -1	  10	  1437	  37	  2.43e+06	  2.16e+06	  -1	  -1	  1.04	  0.109872	  0.0957474	  4482	  22551	  -1	  1348	  24	  1290	  4977	  336418	  74151	  8.81482	  8.81482	  -100.507	  -8.81482	  0	  0	  -1	  -1	  0.01	  0.12	  0.02	  -1	  -1	  0.01	  0.0291241	  0.026167	 
 k4_n4_v7_bidir_pass_gate.xml	  styr.blif	  common	  2.11	  vpr	  62.04 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  72	  10	  -1	  -1	  success	  936164e	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.11.0-1015-azure x86_64	  2025-06-19T22:43:37	  pkrvmxyh4eaekms	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  63524	  10	  10	  253	  263	  1	  171	  92	  11	  11	  121	  clb	  auto	  22.5 MiB	  0.05	  1829.24	  1294	  4025	  499	  3414	  112	  62.0 MiB	  0.05	  0.00	  4.50889	  3.4607	  -44.4554	  -3.4607	  3.4607	  0.08	  0.000480676	  0.000411516	  0.0123241	  0.0108228	  -1	  -1	  -1	  -1	  16	  2079	  28	  2.43e+06	  2.16e+06	  -1	  -1	  1.16	  0.134842	  0.117072	  3522	  30407	  -1	  2152	  25	  1482	  5545	  978183	  174036	  26.5946	  26.5946	  -323.027	  -26.5946	  0	  0	  -1	  -1	  0.01	  0.31	  0.03	  -1	  -1	  0.01	  0.0320302	  0.0285909	 
