<stg><name>runSysArr</name>


<trans_list>

<trans id="287" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %psum = alloca i32

]]></Node>
<StgValue><ssdm name="psum"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %psum_1 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %psum_2 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %psum_3 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %psum_4 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %psum_5 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %psum_6 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %psum_7 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %psum_8 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %psum_9 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:10 %psum_10 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %psum_11 = alloca i32

]]></Node>
<StgValue><ssdm name="psum_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:16 %p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:17 %p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:18 %p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:21 %p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:22 %p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:23 %p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:24 %p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:25 %p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:26 %p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %p_read46 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read46"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
entry:28 %data_reg_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_0_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
entry:29 %data_reg_0_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_0_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64">
<![CDATA[
entry:30 %data_reg_0_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_0_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64">
<![CDATA[
entry:31 %data_reg_0_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_0_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64">
<![CDATA[
entry:32 %data_reg_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_1_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="64">
<![CDATA[
entry:33 %data_reg_1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_1_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="64">
<![CDATA[
entry:34 %data_reg_1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_1_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="64">
<![CDATA[
entry:35 %data_reg_1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_1_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="64">
<![CDATA[
entry:36 %data_reg_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_2_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64">
<![CDATA[
entry:37 %data_reg_2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_2_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="64">
<![CDATA[
entry:38 %data_reg_2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_2_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="64">
<![CDATA[
entry:39 %data_reg_2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_2_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="64">
<![CDATA[
entry:40 %data_reg_3_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_3_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="64">
<![CDATA[
entry:41 %data_reg_3_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_3_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="64">
<![CDATA[
entry:42 %data_reg_3_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_3_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="64">
<![CDATA[
entry:43 %data_reg_3_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_3_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1184" op_0_bw="1184" op_1_bw="1184">
<![CDATA[
entry:45 %param_read = read i1184 @_ssdm_op_Read.ap_fifo.i1184P, i1184 %param

]]></Node>
<StgValue><ssdm name="param_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1120" op_0_bw="1184">
<![CDATA[
entry:46 %empty = trunc i1184 %param_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1120 %param_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1120" op_2_bw="1120">
<![CDATA[
entry:48 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i1120P, i1120 %param_out, i1120 %empty

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="1184" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %param_TILESIZE_W_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="param_TILESIZE_W_i_i"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="1184" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:50 %param_TILESIZE_H_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="param_TILESIZE_H_i_i"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %mul_ln276 = mul i32 %param_TILESIZE_H_i_i, i32 %param_TILESIZE_W_i_i

]]></Node>
<StgValue><ssdm name="mul_ln276"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %add_ln276 = add i32, i32 %mul_ln276

]]></Node>
<StgValue><ssdm name="add_ln276"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="1184" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %param_TILESIZE_R_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="param_TILESIZE_R_i_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="1184" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %param_TILESIZE_S_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="param_TILESIZE_S_i_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="8">
<![CDATA[
entry:55 %sext_ln156 = sext i8 %p_read_1

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="8">
<![CDATA[
entry:56 %sext_ln156_1 = sext i8 %p_read_2

]]></Node>
<StgValue><ssdm name="sext_ln156_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
entry:57 %sext_ln156_2 = sext i8 %p_read_3

]]></Node>
<StgValue><ssdm name="sext_ln156_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="8">
<![CDATA[
entry:58 %sext_ln156_3 = sext i8 %p_read_4

]]></Node>
<StgValue><ssdm name="sext_ln156_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="8">
<![CDATA[
entry:59 %sext_ln156_4 = sext i8 %p_read_5

]]></Node>
<StgValue><ssdm name="sext_ln156_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="8">
<![CDATA[
entry:60 %sext_ln156_5 = sext i8 %p_read_6

]]></Node>
<StgValue><ssdm name="sext_ln156_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
entry:61 %sext_ln156_6 = sext i8 %p_read_7

]]></Node>
<StgValue><ssdm name="sext_ln156_6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8">
<![CDATA[
entry:62 %sext_ln156_7 = sext i8 %p_read_8

]]></Node>
<StgValue><ssdm name="sext_ln156_7"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8">
<![CDATA[
entry:63 %sext_ln156_8 = sext i8 %p_read_9

]]></Node>
<StgValue><ssdm name="sext_ln156_8"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="8">
<![CDATA[
entry:64 %sext_ln156_9 = sext i8 %p_read_10

]]></Node>
<StgValue><ssdm name="sext_ln156_9"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="8">
<![CDATA[
entry:65 %sext_ln156_10 = sext i8 %p_read_11

]]></Node>
<StgValue><ssdm name="sext_ln156_10"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="8">
<![CDATA[
entry:66 %sext_ln156_11 = sext i8 %p_read_12

]]></Node>
<StgValue><ssdm name="sext_ln156_11"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="8">
<![CDATA[
entry:67 %sext_ln156_12 = sext i8 %p_read_13

]]></Node>
<StgValue><ssdm name="sext_ln156_12"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="8">
<![CDATA[
entry:68 %sext_ln156_13 = sext i8 %p_read_14

]]></Node>
<StgValue><ssdm name="sext_ln156_13"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8">
<![CDATA[
entry:69 %sext_ln156_14 = sext i8 %p_read_15

]]></Node>
<StgValue><ssdm name="sext_ln156_14"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="8">
<![CDATA[
entry:70 %sext_ln185 = sext i8 %p_read46

]]></Node>
<StgValue><ssdm name="sext_ln185"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="32">
<![CDATA[
entry:71 %cast = zext i32 %param_TILESIZE_R_i_i

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
entry:72 %cast1 = zext i32 %param_TILESIZE_S_i_i

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:73 %bound = mul i64 %cast1, i64 %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
entry:74 %br_ln185 = br void

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i64, void %entry, i64 %add_ln185, void %._crit_edge.loopexit.i.i

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln185 = icmp_eq  i64 %indvar_flatten, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %add_ln185 = add i64 %indvar_flatten, i64

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln185 = br i1 %icmp_ln185, void %._crit_edge11.loopexit.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge11.loopexit.i.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_R_INNER_LOOP_S_INNER_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge11.loopexit.i.i:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge11.loopexit.i.i:2 %specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge11.loopexit.i.i:3 %br_ln190 = br void

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0">
<![CDATA[
.exit:0 %ret_ln394 = ret

]]></Node>
<StgValue><ssdm name="ret_ln394"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i = phi i31, void %._crit_edge11.loopexit.i.i, i31 %i_1, void %0_end

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="31">
<![CDATA[
:1 %i_cast402_i_i = zext i31 %i

]]></Node>
<StgValue><ssdm name="i_cast402_i_i"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln190 = icmp_slt  i32 %i_cast402_i_i, i32 %add_ln276

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4 %i_1 = add i31 %i, i31

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln190 = br i1 %icmp_ln190, void %._crit_edge.loopexit.i.i, void %0_begin

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="31">
<![CDATA[
0_begin:12 %empty_68 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
0_begin:15 %rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="31">
<![CDATA[
0_begin:16 %zext_ln140 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
0_begin:17 %data_l1_017_i_addr = getelementptr i8 %data_l1_017_i, i64, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="data_l1_017_i_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="6">
<![CDATA[
0_begin:18 %data_reg_0_0_1 = load i6 %data_l1_017_i_addr

]]></Node>
<StgValue><ssdm name="data_reg_0_0_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
0_begin:19 %add_ln138 = add i6, i6 %empty_68

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
0_begin:20 %icmp_ln138 = icmp_eq  i31 %i, i31

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="6">
<![CDATA[
0_begin:21 %zext_ln140_1 = zext i6 %add_ln138

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
0_begin:22 %data_l1_118_i_addr = getelementptr i8 %data_l1_118_i, i64, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="data_l1_118_i_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="6">
<![CDATA[
0_begin:23 %data_l1_118_i_load = load i6 %data_l1_118_i_addr

]]></Node>
<StgValue><ssdm name="data_l1_118_i_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:25 %add_ln138_1 = add i32, i32 %i_cast402_i_i

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
0_begin:26 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_1, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
0_begin:27 %zext_ln140_2 = zext i32 %add_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln140_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
0_begin:28 %data_l1_219_i_addr = getelementptr i8 %data_l1_219_i, i64, i64 %zext_ln140_2

]]></Node>
<StgValue><ssdm name="data_l1_219_i_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
0_begin:29 %data_l1_219_i_load = load i6 %data_l1_219_i_addr

]]></Node>
<StgValue><ssdm name="data_l1_219_i_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:31 %add_ln138_2 = add i32, i32 %i_cast402_i_i

]]></Node>
<StgValue><ssdm name="add_ln138_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
0_begin:32 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_2, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
0_begin:33 %xor_ln138 = xor i1 %tmp_1, i1

]]></Node>
<StgValue><ssdm name="xor_ln138"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
0_begin:34 %zext_ln140_3 = zext i32 %add_ln138_2

]]></Node>
<StgValue><ssdm name="zext_ln140_3"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
0_begin:35 %data_l1_320_i_addr = getelementptr i8 %data_l1_320_i, i64, i64 %zext_ln140_3

]]></Node>
<StgValue><ssdm name="data_l1_320_i_addr"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="6">
<![CDATA[
0_begin:36 %data_l1_320_i_load = load i6 %data_l1_320_i_addr

]]></Node>
<StgValue><ssdm name="data_l1_320_i_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
0_begin:38 %data_reg_3_3_1 = load i8 %data_reg_2_3

]]></Node>
<StgValue><ssdm name="data_reg_3_3_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
0_begin:39 %store_ln150 = store i8 %data_reg_3_3_1, i8 %data_reg_3_3

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="8">
<![CDATA[
0_begin:40 %sext_ln156_15 = sext i8 %data_reg_3_3_1

]]></Node>
<StgValue><ssdm name="sext_ln156_15"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:41 %mul_ln156 = mul i16 %sext_ln156_15, i16 %sext_ln156

]]></Node>
<StgValue><ssdm name="mul_ln156"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8">
<![CDATA[
0_begin:44 %data_reg_3_2_1 = load i8 %data_reg_2_2

]]></Node>
<StgValue><ssdm name="data_reg_3_2_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
0_begin:45 %store_ln150 = store i8 %data_reg_3_2_1, i8 %data_reg_3_2

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="8">
<![CDATA[
0_begin:46 %sext_ln156_17 = sext i8 %data_reg_3_2_1

]]></Node>
<StgValue><ssdm name="sext_ln156_17"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:47 %mul_ln156_1 = mul i16 %sext_ln156_17, i16 %sext_ln156_1

]]></Node>
<StgValue><ssdm name="mul_ln156_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
0_begin:50 %data_reg_3_1_1 = load i8 %data_reg_2_1

]]></Node>
<StgValue><ssdm name="data_reg_3_1_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
0_begin:51 %store_ln150 = store i8 %data_reg_3_1_1, i8 %data_reg_3_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="8">
<![CDATA[
0_begin:52 %sext_ln156_19 = sext i8 %data_reg_3_1_1

]]></Node>
<StgValue><ssdm name="sext_ln156_19"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:53 %mul_ln156_2 = mul i16 %sext_ln156_19, i16 %sext_ln156_2

]]></Node>
<StgValue><ssdm name="mul_ln156_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8">
<![CDATA[
0_begin:61 %data_reg_2_3_1 = load i8 %data_reg_1_3

]]></Node>
<StgValue><ssdm name="data_reg_2_3_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:62 %store_ln150 = store i8 %data_reg_2_3_1, i8 %data_reg_2_3, i8 %data_reg_3_3_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8">
<![CDATA[
0_begin:63 %sext_ln156_22 = sext i8 %data_reg_2_3_1

]]></Node>
<StgValue><ssdm name="sext_ln156_22"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:64 %mul_ln156_4 = mul i16 %sext_ln156_22, i16 %sext_ln156_4

]]></Node>
<StgValue><ssdm name="mul_ln156_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8">
<![CDATA[
0_begin:67 %data_reg_2_2_1 = load i8 %data_reg_1_2

]]></Node>
<StgValue><ssdm name="data_reg_2_2_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:68 %store_ln150 = store i8 %data_reg_2_2_1, i8 %data_reg_2_2, i8 %data_reg_3_2_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="8">
<![CDATA[
0_begin:69 %sext_ln156_24 = sext i8 %data_reg_2_2_1

]]></Node>
<StgValue><ssdm name="sext_ln156_24"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:70 %mul_ln156_5 = mul i16 %sext_ln156_24, i16 %sext_ln156_5

]]></Node>
<StgValue><ssdm name="mul_ln156_5"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8">
<![CDATA[
0_begin:73 %data_reg_2_1_1 = load i8 %data_reg_1_1

]]></Node>
<StgValue><ssdm name="data_reg_2_1_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:74 %store_ln150 = store i8 %data_reg_2_1_1, i8 %data_reg_2_1, i8 %data_reg_3_1_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="8">
<![CDATA[
0_begin:75 %sext_ln156_26 = sext i8 %data_reg_2_1_1

]]></Node>
<StgValue><ssdm name="sext_ln156_26"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:76 %mul_ln156_6 = mul i16 %sext_ln156_26, i16 %sext_ln156_6

]]></Node>
<StgValue><ssdm name="mul_ln156_6"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8">
<![CDATA[
0_begin:84 %data_reg_1_3_1 = load i8 %data_reg_0_3

]]></Node>
<StgValue><ssdm name="data_reg_1_3_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:85 %store_ln150 = store i8 %data_reg_1_3_1, i8 %data_reg_1_3, i8 %data_reg_2_3_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="8">
<![CDATA[
0_begin:86 %sext_ln156_29 = sext i8 %data_reg_1_3_1

]]></Node>
<StgValue><ssdm name="sext_ln156_29"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:87 %mul_ln156_8 = mul i16 %sext_ln156_29, i16 %sext_ln156_8

]]></Node>
<StgValue><ssdm name="mul_ln156_8"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8">
<![CDATA[
0_begin:90 %data_reg_1_2_1 = load i8 %data_reg_0_2

]]></Node>
<StgValue><ssdm name="data_reg_1_2_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:91 %store_ln150 = store i8 %data_reg_1_2_1, i8 %data_reg_1_2, i8 %data_reg_2_2_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="8">
<![CDATA[
0_begin:92 %sext_ln156_31 = sext i8 %data_reg_1_2_1

]]></Node>
<StgValue><ssdm name="sext_ln156_31"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:93 %mul_ln156_9 = mul i16 %sext_ln156_31, i16 %sext_ln156_9

]]></Node>
<StgValue><ssdm name="mul_ln156_9"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
0_begin:96 %data_reg_1_1_1 = load i8 %data_reg_0_1

]]></Node>
<StgValue><ssdm name="data_reg_1_1_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:97 %store_ln150 = store i8 %data_reg_1_1_1, i8 %data_reg_1_1, i8 %data_reg_2_1_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="8">
<![CDATA[
0_begin:98 %sext_ln156_33 = sext i8 %data_reg_1_1_1

]]></Node>
<StgValue><ssdm name="sext_ln156_33"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:99 %mul_ln156_10 = mul i16 %sext_ln156_33, i16 %sext_ln156_10

]]></Node>
<StgValue><ssdm name="mul_ln156_10"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:0 %icmp_ln163_3 = icmp_ult  i32 %add_ln138_2, i32 %mul_ln276

]]></Node>
<StgValue><ssdm name="icmp_ln163_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4.i.i:1 %and_ln163_3 = and i1 %icmp_ln163_3, i1 %xor_ln138

]]></Node>
<StgValue><ssdm name="and_ln163_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.i.i:2 %br_ln163 = br i1 %and_ln163_3, void %0_end, void %bb.i.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
0_begin:0 %psum_load = load i32 %psum

]]></Node>
<StgValue><ssdm name="psum_load"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
0_begin:1 %psum_1_load = load i32 %psum_1

]]></Node>
<StgValue><ssdm name="psum_1_load"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
0_begin:2 %psum_2_load = load i32 %psum_2

]]></Node>
<StgValue><ssdm name="psum_2_load"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
0_begin:3 %psum_3_load = load i32 %psum_3

]]></Node>
<StgValue><ssdm name="psum_3_load"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
0_begin:4 %psum_4_load = load i32 %psum_4

]]></Node>
<StgValue><ssdm name="psum_4_load"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
0_begin:5 %psum_5_load = load i32 %psum_5

]]></Node>
<StgValue><ssdm name="psum_5_load"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
0_begin:6 %psum_6_load = load i32 %psum_6

]]></Node>
<StgValue><ssdm name="psum_6_load"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
0_begin:7 %psum_7_load = load i32 %psum_7

]]></Node>
<StgValue><ssdm name="psum_7_load"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
0_begin:8 %psum_8_load = load i32 %psum_8

]]></Node>
<StgValue><ssdm name="psum_8_load"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
0_begin:9 %psum_9_load = load i32 %psum_9

]]></Node>
<StgValue><ssdm name="psum_9_load"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
0_begin:10 %psum_10_load = load i32 %psum_10

]]></Node>
<StgValue><ssdm name="psum_10_load"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
0_begin:11 %psum_11_load = load i32 %psum_11

]]></Node>
<StgValue><ssdm name="psum_11_load"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
0_begin:13 %speclooptripcount_ln190 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln190"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
0_begin:14 %specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln190"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="6">
<![CDATA[
0_begin:18 %data_reg_0_0_1 = load i6 %data_l1_017_i_addr

]]></Node>
<StgValue><ssdm name="data_reg_0_0_1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="6">
<![CDATA[
0_begin:23 %data_l1_118_i_load = load i6 %data_l1_118_i_addr

]]></Node>
<StgValue><ssdm name="data_l1_118_i_load"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
0_begin:24 %data_reg_0_1_1 = select i1 %icmp_ln138, i8, i8 %data_l1_118_i_load

]]></Node>
<StgValue><ssdm name="data_reg_0_1_1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
0_begin:29 %data_l1_219_i_load = load i6 %data_l1_219_i_addr

]]></Node>
<StgValue><ssdm name="data_l1_219_i_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
0_begin:30 %data_reg_0_2_1 = select i1 %tmp, i8, i8 %data_l1_219_i_load

]]></Node>
<StgValue><ssdm name="data_reg_0_2_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="6">
<![CDATA[
0_begin:36 %data_l1_320_i_load = load i6 %data_l1_320_i_addr

]]></Node>
<StgValue><ssdm name="data_l1_320_i_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
0_begin:37 %data_reg_0_3_1 = select i1 %tmp_1, i8, i8 %data_l1_320_i_load

]]></Node>
<StgValue><ssdm name="data_reg_0_3_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:41 %mul_ln156 = mul i16 %sext_ln156_15, i16 %sext_ln156

]]></Node>
<StgValue><ssdm name="mul_ln156"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="16">
<![CDATA[
0_begin:42 %sext_ln156_16 = sext i16 %mul_ln156

]]></Node>
<StgValue><ssdm name="sext_ln156_16"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:43 %add_ln156 = add i32 %psum_11_load, i32 %sext_ln156_16

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:47 %mul_ln156_1 = mul i16 %sext_ln156_17, i16 %sext_ln156_1

]]></Node>
<StgValue><ssdm name="mul_ln156_1"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="16">
<![CDATA[
0_begin:48 %sext_ln156_18 = sext i16 %mul_ln156_1

]]></Node>
<StgValue><ssdm name="sext_ln156_18"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:49 %output_reg_3_2 = add i32 %psum_10_load, i32 %sext_ln156_18

]]></Node>
<StgValue><ssdm name="output_reg_3_2"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:53 %mul_ln156_2 = mul i16 %sext_ln156_19, i16 %sext_ln156_2

]]></Node>
<StgValue><ssdm name="mul_ln156_2"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="16">
<![CDATA[
0_begin:54 %sext_ln156_20 = sext i16 %mul_ln156_2

]]></Node>
<StgValue><ssdm name="sext_ln156_20"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:55 %output_reg_3_1 = add i32 %psum_9_load, i32 %sext_ln156_20

]]></Node>
<StgValue><ssdm name="output_reg_3_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8">
<![CDATA[
0_begin:56 %data_reg_3_0_1 = load i8 %data_reg_2_0

]]></Node>
<StgValue><ssdm name="data_reg_3_0_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
0_begin:57 %store_ln150 = store i8 %data_reg_3_0_1, i8 %data_reg_3_0

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
0_begin:58 %sext_ln156_21 = sext i8 %data_reg_3_0_1

]]></Node>
<StgValue><ssdm name="sext_ln156_21"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:59 %output_reg_3_0 = mul i16 %sext_ln156_21, i16 %sext_ln156_3

]]></Node>
<StgValue><ssdm name="output_reg_3_0"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="16">
<![CDATA[
0_begin:60 %sext_ln155 = sext i16 %output_reg_3_0

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:64 %mul_ln156_4 = mul i16 %sext_ln156_22, i16 %sext_ln156_4

]]></Node>
<StgValue><ssdm name="mul_ln156_4"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="16">
<![CDATA[
0_begin:65 %sext_ln156_23 = sext i16 %mul_ln156_4

]]></Node>
<StgValue><ssdm name="sext_ln156_23"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:66 %add_ln156_3 = add i32 %psum_8_load, i32 %sext_ln156_23

]]></Node>
<StgValue><ssdm name="add_ln156_3"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:70 %mul_ln156_5 = mul i16 %sext_ln156_24, i16 %sext_ln156_5

]]></Node>
<StgValue><ssdm name="mul_ln156_5"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="16">
<![CDATA[
0_begin:71 %sext_ln156_25 = sext i16 %mul_ln156_5

]]></Node>
<StgValue><ssdm name="sext_ln156_25"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:72 %output_reg_2_2 = add i32 %psum_7_load, i32 %sext_ln156_25

]]></Node>
<StgValue><ssdm name="output_reg_2_2"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:76 %mul_ln156_6 = mul i16 %sext_ln156_26, i16 %sext_ln156_6

]]></Node>
<StgValue><ssdm name="mul_ln156_6"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="16">
<![CDATA[
0_begin:77 %sext_ln156_27 = sext i16 %mul_ln156_6

]]></Node>
<StgValue><ssdm name="sext_ln156_27"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:78 %output_reg_2_1 = add i32 %psum_6_load, i32 %sext_ln156_27

]]></Node>
<StgValue><ssdm name="output_reg_2_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8">
<![CDATA[
0_begin:79 %data_reg_2_0_1 = load i8 %data_reg_1_0

]]></Node>
<StgValue><ssdm name="data_reg_2_0_1"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:80 %store_ln150 = store i8 %data_reg_2_0_1, i8 %data_reg_2_0, i8 %data_reg_3_0_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="8">
<![CDATA[
0_begin:81 %sext_ln156_28 = sext i8 %data_reg_2_0_1

]]></Node>
<StgValue><ssdm name="sext_ln156_28"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:82 %output_reg_2_0 = mul i16 %sext_ln156_28, i16 %sext_ln156_7

]]></Node>
<StgValue><ssdm name="output_reg_2_0"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="16">
<![CDATA[
0_begin:83 %sext_ln155_1 = sext i16 %output_reg_2_0

]]></Node>
<StgValue><ssdm name="sext_ln155_1"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:87 %mul_ln156_8 = mul i16 %sext_ln156_29, i16 %sext_ln156_8

]]></Node>
<StgValue><ssdm name="mul_ln156_8"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="16">
<![CDATA[
0_begin:88 %sext_ln156_30 = sext i16 %mul_ln156_8

]]></Node>
<StgValue><ssdm name="sext_ln156_30"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:89 %add_ln156_6 = add i32 %psum_5_load, i32 %sext_ln156_30

]]></Node>
<StgValue><ssdm name="add_ln156_6"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:93 %mul_ln156_9 = mul i16 %sext_ln156_31, i16 %sext_ln156_9

]]></Node>
<StgValue><ssdm name="mul_ln156_9"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="16">
<![CDATA[
0_begin:94 %sext_ln156_32 = sext i16 %mul_ln156_9

]]></Node>
<StgValue><ssdm name="sext_ln156_32"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:95 %output_reg_1_2 = add i32 %psum_4_load, i32 %sext_ln156_32

]]></Node>
<StgValue><ssdm name="output_reg_1_2"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:99 %mul_ln156_10 = mul i16 %sext_ln156_33, i16 %sext_ln156_10

]]></Node>
<StgValue><ssdm name="mul_ln156_10"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="16">
<![CDATA[
0_begin:100 %sext_ln156_34 = sext i16 %mul_ln156_10

]]></Node>
<StgValue><ssdm name="sext_ln156_34"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:101 %output_reg_1_1 = add i32 %psum_3_load, i32 %sext_ln156_34

]]></Node>
<StgValue><ssdm name="output_reg_1_1"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
0_begin:102 %data_reg_1_0_1 = load i8 %data_reg_0_0

]]></Node>
<StgValue><ssdm name="data_reg_1_0_1"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:103 %store_ln150 = store i8 %data_reg_1_0_1, i8 %data_reg_1_0, i8 %data_reg_2_0_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="8">
<![CDATA[
0_begin:104 %sext_ln156_35 = sext i8 %data_reg_1_0_1

]]></Node>
<StgValue><ssdm name="sext_ln156_35"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:105 %output_reg_1_0 = mul i16 %sext_ln156_35, i16 %sext_ln156_11

]]></Node>
<StgValue><ssdm name="output_reg_1_0"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="16">
<![CDATA[
0_begin:106 %sext_ln155_2 = sext i16 %output_reg_1_0

]]></Node>
<StgValue><ssdm name="sext_ln155_2"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:107 %store_ln150 = store i8 %data_reg_0_3_1, i8 %data_reg_0_3, i8 %data_reg_1_3_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="8">
<![CDATA[
0_begin:108 %sext_ln156_36 = sext i8 %data_reg_0_3_1

]]></Node>
<StgValue><ssdm name="sext_ln156_36"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:109 %mul_ln156_12 = mul i16 %sext_ln156_36, i16 %sext_ln156_12

]]></Node>
<StgValue><ssdm name="mul_ln156_12"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="16">
<![CDATA[
0_begin:110 %sext_ln156_37 = sext i16 %mul_ln156_12

]]></Node>
<StgValue><ssdm name="sext_ln156_37"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:111 %add_ln156_9 = add i32 %psum_2_load, i32 %sext_ln156_37

]]></Node>
<StgValue><ssdm name="add_ln156_9"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:112 %store_ln150 = store i8 %data_reg_0_2_1, i8 %data_reg_0_2, i8 %data_reg_1_2_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="8">
<![CDATA[
0_begin:113 %sext_ln156_38 = sext i8 %data_reg_0_2_1

]]></Node>
<StgValue><ssdm name="sext_ln156_38"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:114 %mul_ln156_13 = mul i16 %sext_ln156_38, i16 %sext_ln156_13

]]></Node>
<StgValue><ssdm name="mul_ln156_13"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="16">
<![CDATA[
0_begin:115 %sext_ln156_39 = sext i16 %mul_ln156_13

]]></Node>
<StgValue><ssdm name="sext_ln156_39"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:116 %output_reg_0_2 = add i32 %psum_1_load, i32 %sext_ln156_39

]]></Node>
<StgValue><ssdm name="output_reg_0_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:117 %store_ln150 = store i8 %data_reg_0_1_1, i8 %data_reg_0_1, i8 %data_reg_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="8">
<![CDATA[
0_begin:118 %sext_ln156_40 = sext i8 %data_reg_0_1_1

]]></Node>
<StgValue><ssdm name="sext_ln156_40"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:119 %mul_ln156_14 = mul i16 %sext_ln156_40, i16 %sext_ln156_14

]]></Node>
<StgValue><ssdm name="mul_ln156_14"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="16">
<![CDATA[
0_begin:120 %sext_ln156_41 = sext i16 %mul_ln156_14

]]></Node>
<StgValue><ssdm name="sext_ln156_41"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:121 %output_reg_0_1 = add i32 %psum_load, i32 %sext_ln156_41

]]></Node>
<StgValue><ssdm name="output_reg_0_1"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
0_begin:122 %store_ln150 = store i8 %data_reg_0_0_1, i8 %data_reg_0_0, i8 %data_reg_1_0_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="8">
<![CDATA[
0_begin:123 %sext_ln156_42 = sext i8 %data_reg_0_0_1

]]></Node>
<StgValue><ssdm name="sext_ln156_42"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
0_begin:124 %output_reg_0_0 = mul i16 %sext_ln156_42, i16 %sext_ln185

]]></Node>
<StgValue><ssdm name="output_reg_0_0"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="16">
<![CDATA[
0_begin:125 %sext_ln155_3 = sext i16 %output_reg_0_0

]]></Node>
<StgValue><ssdm name="sext_ln155_3"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:126 %sub49_i_i_i = add i32, i32 %i_cast402_i_i

]]></Node>
<StgValue><ssdm name="sub49_i_i_i"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:127 %add_ln163 = add i32, i32 %i_cast402_i_i

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
0_begin:128 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
0_begin:129 %xor_ln163 = xor i1 %tmp_2, i1

]]></Node>
<StgValue><ssdm name="xor_ln163"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
0_begin:130 %icmp_ln163 = icmp_ult  i32 %add_ln163, i32 %mul_ln276

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
0_begin:131 %and_ln163 = and i1 %icmp_ln163, i1 %xor_ln163

]]></Node>
<StgValue><ssdm name="and_ln163"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
0_begin:132 %br_ln163 = br i1 %and_ln163, void %bb93._crit_edge.i.i, void %bb92.i.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="32">
<![CDATA[
bb92.i.i:0 %zext_ln168 = zext i32 %add_ln163

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb92.i.i:1 %output_l1_324_i_addr = getelementptr i32 %output_l1_324_i, i64, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="output_l1_324_i_addr"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb92.i.i:2 %store_ln168 = store i32 %add_ln156, i6 %output_l1_324_i_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
bb92.i.i:3 %br_ln169 = br void %bb93._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb93._crit_edge.i.i:0 %add_ln163_1 = add i32 %i_cast402_i_i, i32

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb93._crit_edge.i.i:1 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_1, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb93._crit_edge.i.i:2 %xor_ln163_1 = xor i1 %tmp_3, i1

]]></Node>
<StgValue><ssdm name="xor_ln163_1"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb93._crit_edge.i.i:3 %icmp_ln163_1 = icmp_ult  i32 %add_ln163_1, i32 %mul_ln276

]]></Node>
<StgValue><ssdm name="icmp_ln163_1"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb93._crit_edge.i.i:4 %and_ln163_1 = and i1 %icmp_ln163_1, i1 %xor_ln163_1

]]></Node>
<StgValue><ssdm name="and_ln163_1"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb93._crit_edge.i.i:5 %br_ln163 = br i1 %and_ln163_1, void %._crit_edge.i.i, void %bb91.i.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="32">
<![CDATA[
bb91.i.i:0 %zext_ln168_1 = zext i32 %add_ln163_1

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb91.i.i:1 %output_l1_223_i_addr = getelementptr i32 %output_l1_223_i, i64, i64 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="output_l1_223_i_addr"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb91.i.i:2 %store_ln168 = store i32 %add_ln156_3, i6 %output_l1_223_i_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
bb91.i.i:3 %br_ln169 = br void %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:0 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub49_i_i_i, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i:1 %xor_ln163_2 = xor i1 %tmp_4, i1

]]></Node>
<StgValue><ssdm name="xor_ln163_2"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:2 %icmp_ln163_2 = icmp_ult  i32 %sub49_i_i_i, i32 %mul_ln276

]]></Node>
<StgValue><ssdm name="icmp_ln163_2"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i:3 %and_ln163_2 = and i1 %icmp_ln163_2, i1 %xor_ln163_2

]]></Node>
<StgValue><ssdm name="and_ln163_2"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i:4 %br_ln163 = br i1 %and_ln163_2, void %._crit_edge4.i.i, void %bb90.i.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="32">
<![CDATA[
bb90.i.i:0 %zext_ln168_2 = zext i32 %sub49_i_i_i

]]></Node>
<StgValue><ssdm name="zext_ln168_2"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb90.i.i:1 %output_l1_122_i_addr = getelementptr i32 %output_l1_122_i, i64, i64 %zext_ln168_2

]]></Node>
<StgValue><ssdm name="output_l1_122_i_addr"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb90.i.i:2 %store_ln168 = store i32 %add_ln156_6, i6 %output_l1_122_i_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
bb90.i.i:3 %br_ln169 = br void %._crit_edge4.i.i

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.i.i:0 %output_l1_021_i_addr = getelementptr i32 %output_l1_021_i, i64, i64 %zext_ln140_3

]]></Node>
<StgValue><ssdm name="output_l1_021_i_addr"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb.i.i:1 %store_ln168 = store i32 %add_ln156_9, i6 %output_l1_021_i_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
bb.i.i:2 %br_ln169 = br void %0_end

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
0_end:0 %speclatency_ln207 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_11

]]></Node>
<StgValue><ssdm name="speclatency_ln207"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
0_end:1 %rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin_i_i

]]></Node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:2 %store_ln156 = store i32 %output_reg_3_2, i32 %psum_11, i32 %psum_11_load

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:3 %store_ln156 = store i32 %output_reg_3_1, i32 %psum_10, i32 %psum_10_load

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:4 %store_ln155 = store i32 %sext_ln155, i32 %psum_9, i32 %psum_9_load

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:5 %store_ln156 = store i32 %output_reg_2_2, i32 %psum_8, i32 %psum_8_load

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:6 %store_ln156 = store i32 %output_reg_2_1, i32 %psum_7, i32 %psum_7_load

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:7 %store_ln155 = store i32 %sext_ln155_1, i32 %psum_6, i32 %psum_6_load

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:8 %store_ln156 = store i32 %output_reg_1_2, i32 %psum_5, i32 %psum_5_load

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:9 %store_ln156 = store i32 %output_reg_1_1, i32 %psum_4, i32 %psum_4_load

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:10 %store_ln155 = store i32 %sext_ln155_2, i32 %psum_3, i32 %psum_3_load

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:11 %store_ln156 = store i32 %output_reg_0_2, i32 %psum_2, i32 %psum_2_load

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:12 %store_ln156 = store i32 %output_reg_0_1, i32 %psum_1, i32 %psum_1_load

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
0_end:13 %store_ln155 = store i32 %sext_ln155_3, i32 %psum, i32 %psum_load

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
0_end:14 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
