<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006459A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006459</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17844060</doc-number><date>20220620</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>JP</country><doc-number>2021-108783</doc-number><date>20210630</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>02</class><subclass>J</subclass><main-group>7</main-group><subgroup>00</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>01</class><subclass>R</subclass><main-group>31</main-group><subgroup>3835</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>01</class><subclass>R</subclass><main-group>31</main-group><subgroup>396</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>M</subclass><main-group>50</main-group><subgroup>204</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>M</subclass><main-group>10</main-group><subgroup>44</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>M</subclass><main-group>50</main-group><subgroup>51</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>M</subclass><main-group>50</main-group><subgroup>583</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>M</subclass><main-group>50</main-group><subgroup>296</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>M</subclass><main-group>10</main-group><subgroup>48</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>M</subclass><main-group>10</main-group><subgroup>46</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20200101</date></cpc-version-indicator><section>H</section><class>02</class><subclass>J</subclass><main-group>7</main-group><subgroup>00308</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>02</class><subclass>J</subclass><main-group>7</main-group><subgroup>0036</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>02</class><subclass>J</subclass><main-group>7</main-group><subgroup>0013</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>02</class><subclass>J</subclass><main-group>7</main-group><subgroup>007</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20190101</date></cpc-version-indicator><section>G</section><class>01</class><subclass>R</subclass><main-group>31</main-group><subgroup>3835</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20190101</date></cpc-version-indicator><section>G</section><class>01</class><subclass>R</subclass><main-group>31</main-group><subgroup>396</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20210101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>M</subclass><main-group>50</main-group><subgroup>204</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>M</subclass><main-group>10</main-group><subgroup>441</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20210101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>M</subclass><main-group>50</main-group><subgroup>51</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20210101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>M</subclass><main-group>50</main-group><subgroup>583</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20210101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>M</subclass><main-group>50</main-group><subgroup>296</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>M</subclass><main-group>10</main-group><subgroup>482</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>M</subclass><main-group>10</main-group><subgroup>46</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>M</subclass><main-group>2200</main-group><subgroup>103</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">CHARGE CONTROL CIRCUIT, CHARGE CONTROL DEVICE, AND BATTERY DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>ABLIC Inc.</orgname><address><city>Tokyo</city><country>JP</country></address></addressbook><residence><country>JP</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>MAETANI</last-name><first-name>Fumihiko</first-name><address><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>SAITO</last-name><first-name>Hiroshi</first-name><address><city>Tokyo</city><country>JP</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>ABLIC Inc.</orgname><role>03</role><address><city>Tokyo</city><country>JP</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">The charge control circuit includes a cell connection detection circuit monitoring a voltage between input ports to which terminals of a cell pack are connected, an overvoltage detection circuit monitoring an overvoltage of the secondary cells, a first latch circuit receiving a signal output by the cell connection detection circuit, a second latch circuit receiving a signal output by the overvoltage detection circuit, a reset circuit outputting a signal to the first latch circuit and the second latch circuit when the charge control circuit is activated, and a control circuit receiving a signal output from the second latch circuit and outputting a signal for protecting the cell pack from the overvoltage. The control circuit does not output a signal for blowing the fuse until the first latch circuit receives a detection signal of the cell connection detection circuit.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="79.16mm" wi="158.75mm" file="US20230006459A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="236.81mm" wi="134.87mm" orientation="landscape" file="US20230006459A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="240.54mm" wi="134.96mm" orientation="landscape" file="US20230006459A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="236.47mm" wi="131.83mm" orientation="landscape" file="US20230006459A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="79.50mm" wi="115.40mm" file="US20230006459A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims the priority benefits of Japanese application no. 2021-108783, filed on Jun. 30, 2021. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">Technical Field</heading><p id="p-0003" num="0002">The present invention relates to a charge control circuit, a charge control device, and a battery device, and more particularly relates to a protection circuit.</p><heading id="h-0004" level="1">Description of Related Art</heading><p id="p-0004" num="0003"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a battery device including a conventional protection circuit. The battery device of <figref idref="DRAWINGS">FIG. <b>4</b></figref> includes a cell pack <b>42</b> in which a plurality of secondary cells are connected in series, a voltage monitoring IC <b>41</b> which detects an overvoltage of each secondary cell, a MOS transistor <b>43</b> which is a protection circuit for cutting off a charge path in case of an abnormal overvoltage of the secondary cell, a resistor <b>44</b>, and a fuse <b>45</b>.</p><p id="p-0005" num="0004">The conventional battery device turns on the MOS transistor <b>43</b> when the voltage monitoring IC <b>41</b> detects an abnormal voltage of any of the secondary cells, and blows the fuse <b>45</b> with heat generated by the resistor <b>44</b>. By cutting off the charge path in this way when the secondary cell has an abnormal overvoltage, the safety of an electronic device connected to the secondary cells can be ensured.</p><p id="p-0006" num="0005">When the battery device including the conventional protection circuit is assembled, each terminal of the cell pack in which a plurality of secondary cells are connected in series is connected to each input port of the protection circuit. At this time, if the terminals/ports are not connected in the designated order or if the terminals/ports are not properly connected, there is a possibility that the voltage monitoring IC <b>41</b> may erroneously detect an overvoltage and blow the fuse <b>45</b>.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0007" num="0006">The present invention provides a charge control circuit, a charge control device, and a battery device which prevent the protection circuit from erroneously blowing the fuse during assembly.</p><p id="p-0008" num="0007">The charge control circuit in accordance with an embodiment of the present invention is a charge control circuit for protecting a cell pack in which a plurality of secondary cells are connected in series by blowing a fuse in a charge path. The charge control circuit includes: a plurality of input ports to which a positive electrode terminal, a plurality of intermediate terminals, and a negative electrode terminal of the cell pack are connected; a cell connection detection circuit which is connected to the plurality of input ports, and detects that all terminals of the cell pack are connected to the plurality of input ports by monitoring a voltage between the input ports; an overvoltage detection circuit which is connected to the plurality of input ports, and monitors an overvoltage of the plurality of secondary cells; a first latch circuit which receives a signal output by the cell connection detection circuit; a second latch circuit which receives a signal output by the overvoltage detection circuit; a reset circuit which outputs a signal to the first latch circuit and the second latch circuit when the charge control circuit is activated; and a control circuit which receives a signal output by the second latch circuit, and outputs a signal for protecting the cell pack from the overvoltage. The control circuit does not output a signal for blowing the fuse until the first latch circuit receives a detection signal of the cell connection detection circuit.</p><p id="p-0009" num="0008">Since the charge control circuit in accordance with an embodiment of the present invention includes the cell connection detection circuit, it is possible to prevent the protection circuit from erroneously detecting an overvoltage of the secondary cell during assembly.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a block diagram illustrating the battery device including the charge control circuit according to the present embodiment.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a block diagram illustrating the battery device including the charge control circuit according to another example of the present embodiment.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a block diagram illustrating the battery device including the charge control circuit according to another example of the present embodiment.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a block diagram illustrating the battery device including the conventional protection circuit.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DESCRIPTION OF THE EMBODIMENTS</heading><p id="p-0014" num="0013">Hereinafter, a battery device including a charge control circuit of the present invention will be described with reference to the drawings.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a block diagram illustrating the battery device including the charge control circuit according to the present embodiment. In the battery device of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the charge control circuit <b>1</b> is, for example, a semiconductor device which monitors the voltage of each of four series-connected secondary cells of a cell pack <b>2</b>, and blows a fuse circuit <b>5</b> when detecting an overvoltage to protect an electronic device connected between the secondary cells and an external terminal.</p><p id="p-0016" num="0015">The battery device including the charge control circuit of <figref idref="DRAWINGS">FIG. <b>1</b></figref> includes the charge control circuit <b>1</b>, the cell pack <b>2</b> in which a plurality of secondary cells are connected in series, a NMOS transistor <b>3</b>, a resistor <b>4</b>, the fuse circuit <b>5</b>, and external terminals. The charge control circuit <b>1</b> includes a cell connection determination circuit <b>10</b>, an overvoltage detection circuit <b>20</b>, a delay circuit <b>16</b>, a latch circuit <b>17</b>, an AND circuit <b>35</b>, a delay circuit <b>26</b>, a latch circuit <b>27</b>, a control circuit <b>19</b>, and a reset circuit <b>39</b>. The cell connection determination circuit <b>10</b> includes cell voltage detection circuits <b>11</b> to <b>14</b> connected in series and an AND circuit <b>15</b>. The overvoltage detection circuit <b>20</b> includes cell voltage detection circuits <b>21</b> to <b>24</b> connected in series and an OR circuit <b>25</b>. The reset circuit <b>39</b> is composed of, for example, a UVLO circuit or a POC circuit, and outputs 1-shot pulse at the H level (voltage high level) when the secondary cells are connected to the input port and a voltage is applied to the charge control circuit <b>1</b> to activate the charge control circuit <b>1</b>. The cell pack <b>2</b> includes a positive electrode terminal, three intermediate terminals, and a negative electrode terminal.</p><p id="p-0017" num="0016">In the charge control circuit <b>1</b>, the input ports V<b>1</b> to V<b>5</b> are connected to five output ports of the cell pack <b>2</b>, and the output ports are connected to the gate terminal of the NMOS transistor <b>3</b>. The fuse circuit <b>5</b> is connected to a charge path between one external terminal and the cell pack <b>2</b>, and the control terminal is connected to the drain terminal of the NMOS transistor <b>3</b> via the resistor <b>4</b>. The source terminal of the NMOS transistor <b>3</b> is connected to the other external terminal.</p><p id="p-0018" num="0017">In the cell voltage detection circuit <b>11</b>, the input port is connected to the input ports V<b>1</b> and V<b>2</b>, and the output port is connected to the input port of the AND circuit <b>15</b>. In the cell voltage detection circuit <b>12</b>, the input port is connected to the input ports V<b>2</b> and V<b>3</b>, and the output port is connected to the input port of the AND circuit <b>15</b>. In the cell voltage detection circuit <b>13</b>, the input port is connected to the input ports V<b>3</b> and V<b>4</b>, and the output port is connected to the input port of the AND circuit <b>15</b>. In the cell voltage detection circuit <b>14</b>, the input port is connected to the input ports V<b>4</b> and V<b>5</b>, and the output port is connected to the input port of the AND circuit <b>15</b>.</p><p id="p-0019" num="0018">In the cell voltage detection circuit <b>21</b>, the input port is connected to the input ports V<b>1</b> and V<b>2</b>, and the output port is connected to the input port of the OR circuit <b>25</b>. In the cell voltage detection circuit <b>22</b>, the input port is connected to the input ports V<b>2</b> and V<b>3</b>, and the output port is connected to the input port of the OR circuit <b>25</b>. In the cell voltage detection circuit <b>23</b>, the input port is connected to the input ports V<b>3</b> and V<b>4</b>, and the output port is connected to the input port of the OR circuit <b>25</b>. In the cell voltage detection circuit <b>24</b>, the input port is connected to the input ports V<b>4</b> and V<b>5</b>, and the output port is connected to the input port of the OR circuit <b>25</b>.</p><p id="p-0020" num="0019">The output port of the AND circuit <b>15</b> is connected to the input port of the delay circuit <b>16</b>. In the latch circuit <b>17</b>, the output port of the delay circuit <b>16</b> is connected to the set terminal S, the output port of the reset circuit <b>39</b> is connected to the reset terminal R, and the output port Q is connected to the first input port of the control circuit <b>19</b>. The output port of the OR circuit <b>25</b> is connected to the input port of the AND circuit <b>35</b>. In the AND circuit <b>35</b>, the other input port is connected to the output port Q of the latch circuit <b>17</b>, and the output port is connected to the input port of the delay circuit <b>26</b>. In the latch circuit <b>27</b>, the output port of the delay circuit <b>26</b> is connected to the set terminal S, the output port of the reset circuit <b>39</b> is connected to the reset terminal R, and the output port Q is connected to the second input port of the control circuit <b>19</b>. The output port of the control circuit <b>19</b> is connected to the output port of the charge control circuit <b>1</b>. The control circuit <b>19</b> outputs a signal at the H level to the output port when the first input port and the second input port receive the signals Q<b>1</b> and Q<b>2</b> at the H level.</p><p id="p-0021" num="0020">The battery device including the charge control circuit <b>1</b> configured as described above operates as follows. Here, in the cell voltage detection circuits <b>21</b> to <b>24</b> of the overvoltage detection circuit <b>20</b>, the detection voltage is set to an overvoltage of the secondary cell. Further, since the cell voltage detection circuits <b>11</b> to <b>14</b> of the cell connection determination circuit <b>10</b> only need to be able to detect that the secondary cells are connected, the detection voltage is set lower than the detection voltage of the overvoltage detection circuit <b>20</b>, and is set to, for example, the minimum value of the voltage of the secondary cell after manufacturing.</p><p id="p-0022" num="0021">When any terminal of the cell pack <b>2</b> is connected to the input port of the charge control circuit <b>1</b> and a voltage is applied, the reset circuit <b>39</b> is activated first and the reset signal RS is output from the output port. When the reset terminals R of the latch circuit <b>17</b> and the latch circuit <b>27</b> receive the reset signal RS, the latch circuit <b>17</b> and the latch circuit <b>27</b> output the signals Q<b>1</b> and Q<b>2</b> at the L level (voltage low level) from the respective output ports Q. Since the first input port and the second input port of the control circuit <b>19</b> receive the signals Q<b>1</b> and Q<b>2</b> at the L level, the control circuit <b>19</b> outputs a signal at the L level to the output port.</p><p id="p-0023" num="0022">In a state where the terminals of the secondary cells are not connected to all of the input ports V<b>1</b> to V<b>5</b> of the charge control circuit <b>1</b>, the overvoltage detection circuit <b>20</b> may erroneously detect and output an overvoltage detection signal. Here, when any of the cell voltage detection circuits <b>21</b> to <b>24</b> outputs an overvoltage detection signal at the H level, the OR circuit <b>25</b> outputs an overvoltage detection signal at the H level from the output port to the input port of the AND circuit <b>35</b>. Since the other input port of the AND circuit <b>35</b> receives the signal Q<b>1</b> at the L level, the AND circuit <b>35</b> does not output an overvoltage detection signal at the H level. That is, the AND circuit <b>35</b> is a mask circuit for the overvoltage detection signal.</p><p id="p-0024" num="0023">Accordingly, since the set terminals S of the latch circuit <b>17</b> and the latch circuit <b>27</b> receive a signal at the L level, the latch circuit <b>17</b> and the latch circuit <b>27</b> continue to output the signal Q<b>1</b> at the L level from the output ports Q. Accordingly, since the control circuit <b>19</b> outputs a signal at the L level to the output port, the fuse circuit <b>5</b> is not blown erroneously.</p><p id="p-0025" num="0024">Next, when the terminals of the secondary cells are connected to all of the input ports V<b>1</b> to V<b>5</b> of the charge control circuit <b>1</b>, in the cell connection determination circuit <b>10</b>, all of the cell voltage detection circuits <b>11</b> to <b>14</b> output a detection signal at the H level. Since all the input signals are at the H level, the AND circuit <b>15</b> outputs a signal at the H level. Since the set terminal S of the latch circuit <b>17</b> receives a signal at the H level via the delay circuit <b>16</b>, the latch circuit <b>17</b> outputs the signal Q<b>1</b> at the H level from the output port Q.</p><p id="p-0026" num="0025">The input port of the AND circuit <b>35</b> and the first input port of the control circuit <b>19</b> receive the signal Q<b>1</b> at the H level. The AND circuit <b>35</b> can output the overvoltage detection signal at the H level output by the OR circuit <b>25</b> here. Further, since the first input port of the control circuit <b>19</b> receives the signal Q<b>1</b> at the H level, when the second input port receives the signal Q<b>2</b> at the H level, which is an overvoltage detection signal, the control circuit <b>19</b> outputs a signal at the H level from the output port to blow the fuse circuit <b>5</b>.</p><p id="p-0027" num="0026">In addition, the cell voltage detection circuits <b>11</b> to <b>14</b> of the cell connection determination circuit <b>10</b> receive the signal Q<b>1</b> output by the latch circuit <b>17</b>. The cell voltage detection circuits <b>11</b> to <b>14</b> are configured to stop the operation when the signal Q<b>1</b> is at the H level. Accordingly, in the charge control circuit <b>1</b>, when the terminals of the secondary cells are connected to all of the input ports V<b>1</b> to V<b>5</b>, the cell connection determination circuit <b>10</b> can stop the operation and reduce the current consumption.</p><p id="p-0028" num="0027">As described above, the battery device including the charge control circuit of <figref idref="DRAWINGS">FIG. <b>1</b></figref> includes the cell connection determination circuit <b>10</b> for detecting that all the secondary cell terminals are connected, and therefore can prevent the fuse circuit <b>5</b> from being erroneously blown even if the overvoltage detection circuit <b>20</b> erroneously detects in the assembly process.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a block diagram illustrating a battery device including a charge control circuit according to another example of the present embodiment. The charge control circuit <b>1</b> of <figref idref="DRAWINGS">FIG. <b>2</b></figref> includes an OR circuit <b>29</b> for inputting a detection signal, and an AND circuit <b>18</b> and an AND circuit <b>28</b> for separating a delay signal by sharing the delay circuit <b>16</b> and the delay circuit <b>26</b> in the charge control circuit <b>1</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. Since other circuit configurations and operations are the same as those of the charge control circuit <b>1</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the description thereof will be omitted.</p><p id="p-0030" num="0029">The charge control circuit <b>1</b> configured as illustrated in <figref idref="DRAWINGS">FIG. <b>2</b></figref> can reduce the circuit scale by sharing the delay circuits.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a block diagram illustrating a battery device including a charge control circuit according to another example of the present embodiment. In place of the cell connection determination circuit <b>10</b> and the overvoltage detection circuit <b>20</b> in the charge control circuit <b>1</b> of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the charge control circuit <b>1</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref> includes a detection circuit <b>30</b> which has their functions. The detection circuit <b>30</b> includes cell voltage detection circuits <b>31</b> to <b>34</b> connected in series. The detection circuit <b>30</b> is configured to change the threshold value of voltage detection according to the level of the output port Q of the latch circuit <b>17</b>. Since other circuit configurations are the same as those of the charge control circuit <b>1</b> of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the description thereof will be omitted.</p><p id="p-0032" num="0031">The battery device including the charge control circuit <b>1</b> configured as described above operates as follows. When any terminal of the cell pack <b>2</b> is connected to the input port of the charge control circuit <b>1</b> and a voltage is applied, the reset circuit <b>39</b> is activated first and the reset signal RS is output from the output port. When the reset terminals R of the latch circuit <b>17</b> and the latch circuit <b>27</b> receive the reset signal RS, the latch circuit <b>17</b> and the latch circuit <b>27</b> output the signals Q<b>1</b> and Q<b>2</b> at the L level from the respective output ports Q. Since the first input port and the second input port of the control circuit <b>19</b> receive the signals Q<b>1</b> and Q<b>2</b> at the L level, the control circuit <b>19</b> outputs a signal at the L level to the output port.</p><p id="p-0033" num="0032">The detection circuit <b>30</b> is set to function as a cell connection determination circuit when the signal Q<b>1</b> is at the L level. Accordingly, since any of the cell voltage detection circuits <b>31</b> to <b>34</b> outputs a detection signal at the H level, the OR circuit <b>25</b> outputs a signal at the H level to the AND circuit <b>35</b>. Since the other input port of the AND circuit <b>35</b> receives the signal Q<b>1</b> at the L level, the output maintains the L level.</p><p id="p-0034" num="0033">When the terminals of the secondary cells are connected to all of the input ports V<b>1</b> to V<b>5</b> of the charge control circuit <b>1</b>, in the detection circuit <b>30</b>, all of the cell voltage detection circuits <b>31</b> to <b>34</b> output a detection signal at the H level. Since all the input signals are at the H level, the AND circuit <b>15</b> outputs a signal at the H level. The set terminal S of the latch circuit <b>17</b> receives the signal at the H level of the AND circuit <b>15</b> via the OR circuit <b>29</b>, the delay circuit <b>26</b>, and the AND circuit <b>18</b>. Accordingly, the latch circuit <b>17</b> outputs the signal Q<b>1</b> at the H level from the output port Q.</p><p id="p-0035" num="0034">The detection circuit <b>30</b> is set to function as an overvoltage detection circuit when the signal Q<b>1</b> is at the H level. Since the input port of the AND circuit <b>35</b> receives the signal Q<b>1</b> at the H level, when the signal at the H level is received from the OR circuit <b>25</b>, the AND circuit <b>35</b> outputs a signal at the H level. Accordingly, when the detection circuit <b>30</b> detects an overvoltage of any of the secondary cells, the AND circuit <b>35</b> outputs a signal at the H level.</p><p id="p-0036" num="0035">The set terminal S of the latch circuit <b>27</b> receives the signal at the H level of the AND circuit <b>35</b> via the OR circuit <b>29</b>, the delay circuit <b>26</b>, and the AND circuit <b>28</b>. Accordingly, the latch circuit <b>27</b> outputs the signal Q<b>2</b> at the H level from the output port Q.</p><p id="p-0037" num="0036">Since the first input port of the control circuit <b>19</b> receives the signal Q<b>1</b> at the H level, when the second input port receives the signal Q<b>2</b> at the H level which is an overvoltage detection signal, a signal at the H level is output from the output port to blow the fuse circuit <b>5</b>.</p><p id="p-0038" num="0037">As described above, the battery device including the charge control circuit of <figref idref="DRAWINGS">FIG. <b>3</b></figref> includes the detection circuit <b>30</b> which functions as a cell connection determination circuit or an overvoltage detection circuit depending on the level of the signal Q<b>1</b>, and therefore can reduce the circuit scale while providing the same functions.</p><p id="p-0039" num="0038">Although the embodiment of the present invention has been described above, the present invention is not limited to the above embodiment, and it is possible to make various modifications without departing from the spirit of the present invention. For example, the logic and connection relations such as the setting/resetting and output of the latch circuit are design matters and thus are not limited to this circuit.</p><p id="p-0040" num="0039">In addition, although it is illustrated that the AND circuit <b>35</b> is connected to the output port of the OR circuit <b>25</b>, the configuration is not limited thereto if it satisfies that the latch circuit <b>27</b> is not erroneously set until the latch circuit <b>17</b> is set. For example, the latch circuit <b>27</b> may receive an inverted signal of the signal of the output port Q of the latch circuit <b>17</b> at the reset terminal R. Further, the control circuit <b>19</b> may not output a signal for blowing the fuse from the output port until the signal Q<b>1</b> at the H level of the latch circuit <b>17</b> is received. In that case, the control circuit <b>19</b> may be configured to reset the latch circuit <b>27</b> when receiving the signal Q<b>1</b> at the H level.</p><p id="p-0041" num="0040">Furthermore, the control circuit <b>19</b> may not be connected to the output port Q of the latch circuit <b>17</b> if not required. Further, the charge control circuit <b>1</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref> may not include the delay circuit <b>16</b> if it is not required to delay the output signal of the AND circuit <b>15</b>. Similarly, in the charge control circuit <b>1</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the set terminal S of the latch circuit <b>17</b> may directly receive the output of the AND circuit <b>15</b>. In that case, the AND circuits <b>18</b> and <b>28</b> and the OR circuit <b>29</b> are unnecessary.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A charge control circuit for protecting a cell pack in which a plurality of secondary cells are connected in series by blowing a fuse in a charge path, the charge control circuit comprising:<claim-text>a plurality of input ports to which a positive electrode terminal, a plurality of intermediate terminals, and a negative electrode terminal of the cell pack are connected;</claim-text><claim-text>a cell connection detection circuit which is connected to the plurality of input ports, and detects that all terminals of the cell pack are connected to the plurality of input ports by monitoring a voltage between the input ports;</claim-text><claim-text>an overvoltage detection circuit which is connected to the plurality of input ports, and monitors an overvoltage of the plurality of secondary cells;</claim-text><claim-text>a first latch circuit which receives a signal output by the cell connection detection circuit;</claim-text><claim-text>a second latch circuit which receives a signal output by the overvoltage detection circuit;</claim-text><claim-text>a reset circuit which outputs a signal to the first latch circuit and the second latch circuit when the charge control circuit is activated; and</claim-text><claim-text>a control circuit which receives a signal output by the second latch circuit, and outputs a signal for protecting the cell pack from the overvoltage,</claim-text><claim-text>wherein the control circuit does not output a signal for blowing the fuse until the first latch circuit receives a detection signal of the cell connection detection circuit.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The charge control circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the cell connection detection circuit comprises:<claim-text>a plurality of cell voltage detection circuits which are connected in series corresponding to the plurality of secondary cells; and</claim-text><claim-text>an AND circuit which receives output signals of the plurality of cell voltage detection circuits.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The charge control circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, comprising a mask circuit which is controlled by an output signal of the first latch circuit,<claim-text>wherein the second latch circuit receives the signal output by the overvoltage detection circuit via the mask circuit.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The charge control circuit according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, comprising a mask circuit which is controlled by an output signal of the first latch circuit,<claim-text>wherein the second latch circuit receives the signal output by the overvoltage detection circuit via the mask circuit.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The charge control circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein an operation stop of the cell connection detection circuit is controlled by the output signal of the first latch circuit.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The charge control circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the cell connection detection circuit and the overvoltage detection circuit are replaced by a detection circuit which operates by switching between functions of the cell connection detection circuit and the overvoltage detection circuit with the output signal of the first latch circuit.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. A charge control device, comprising:<claim-text>the charge control circuit according to <claim-ref idref="CLM-00001">claim 1</claim-ref>;</claim-text><claim-text>a MOS transistor with a gate connected to an output port of the charge control circuit; and</claim-text><claim-text>a fuse circuit connected to the MOS transistor.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. A charge control device, comprising:<claim-text>the charge control circuit according to <claim-ref idref="CLM-00005">claim 5</claim-ref>;</claim-text><claim-text>a MOS transistor with a gate connected to an output port of the charge control circuit; and</claim-text><claim-text>a fuse circuit connected to the MOS transistor.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. A charge control device, comprising:<claim-text>the charge control circuit according to <claim-ref idref="CLM-00006">claim 6</claim-ref>;</claim-text><claim-text>a MOS transistor with a gate connected to an output port of the charge control circuit; and</claim-text><claim-text>a fuse circuit connected to the MOS transistor.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. A battery device, comprising:<claim-text>a cell pack in which a plurality of secondary cells are connected in series; and</claim-text><claim-text>the charge control device according to <claim-ref idref="CLM-00007">claim 7</claim-ref> for protecting the cell pack from an overvoltage.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A battery device, comprising:<claim-text>a cell pack in which a plurality of secondary cells are connected in series; and</claim-text><claim-text>the charge control device according to <claim-ref idref="CLM-00008">claim 8</claim-ref> for protecting the cell pack from an overvoltage.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. A battery device, comprising:<claim-text>a cell pack in which a plurality of secondary cells are connected in series; and</claim-text><claim-text>the charge control device according to <claim-ref idref="CLM-00009">claim 9</claim-ref> for protecting the cell pack from an overvoltage.</claim-text></claim-text></claim></claims></us-patent-application>