Timing Analyzer report for USB-to-I2S-Converter
Fri Sep 04 18:15:33 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 31. Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; USB-to-I2S-Converter                                ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; SDC File List                                                                                     ;
+---------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                 ; Status ; Read at                  ;
+---------------------------------------------------------------+--------+--------------------------+
; nios_custom/synthesis/submodules/altera_reset_controller.sdc  ; OK     ; Fri Sep 04 18:15:32 2020 ;
; nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc ; OK     ; Fri Sep 04 18:15:32 2020 ;
+---------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; fpga_clk                                         ; Base      ; 83.333    ; 12.0 MHz  ; 0.000 ; 41.666    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { fpga_clk }                                         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20833.250 ; 0.05 MHz  ; 0.000 ; 10416.625 ; 50.00      ; 250       ; 1           ;       ;        ;           ;            ; false    ; fpga_clk ; pll1|altpll_component|auto_generated|pll1|inclk[0] ; { pll1|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 151.06 MHz ; 151.06 MHz      ; pll1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20826.630 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.454 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; fpga_clk                                         ; 41.518    ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 10416.269 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                              ; To Node                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 20826.630 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.537      ;
; 20826.630 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.537      ;
; 20826.630 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.537      ;
; 20826.630 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.537      ;
; 20826.630 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.537      ;
; 20826.630 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.537      ;
; 20826.630 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.537      ;
; 20826.660 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.507      ;
; 20826.660 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.507      ;
; 20826.660 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.507      ;
; 20826.660 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.507      ;
; 20826.660 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.507      ;
; 20826.660 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.507      ;
; 20826.660 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.507      ;
; 20826.833 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.334      ;
; 20826.932 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.235      ;
; 20827.014 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.153      ;
; 20827.014 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.153      ;
; 20827.014 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.153      ;
; 20827.014 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.153      ;
; 20827.014 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.153      ;
; 20827.014 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.153      ;
; 20827.014 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.153      ;
; 20827.046 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.121      ;
; 20827.046 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.121      ;
; 20827.046 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.121      ;
; 20827.046 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.121      ;
; 20827.046 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.121      ;
; 20827.046 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.121      ;
; 20827.046 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.121      ;
; 20827.117 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.050      ;
; 20827.117 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.050      ;
; 20827.117 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.050      ;
; 20827.117 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.050      ;
; 20827.117 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.050      ;
; 20827.117 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.050      ;
; 20827.117 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.050      ;
; 20827.120 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.047      ;
; 20827.120 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.047      ;
; 20827.120 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.047      ;
; 20827.120 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.047      ;
; 20827.120 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.047      ;
; 20827.120 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.047      ;
; 20827.120 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.047      ;
; 20827.156 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.011      ;
; 20827.156 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.011      ;
; 20827.156 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.011      ;
; 20827.156 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.011      ;
; 20827.156 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.011      ;
; 20827.156 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.011      ;
; 20827.156 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.011      ;
; 20827.163 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.004      ;
; 20827.163 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.004      ;
; 20827.163 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.004      ;
; 20827.163 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.004      ;
; 20827.163 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.004      ;
; 20827.163 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.004      ;
; 20827.163 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 6.004      ;
; 20827.172 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.995      ;
; 20827.172 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.995      ;
; 20827.172 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.995      ;
; 20827.172 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.995      ;
; 20827.172 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.995      ;
; 20827.172 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.995      ;
; 20827.172 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.995      ;
; 20827.250 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.917      ;
; 20827.250 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.917      ;
; 20827.250 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.917      ;
; 20827.250 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.917      ;
; 20827.250 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.917      ;
; 20827.250 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.917      ;
; 20827.250 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.917      ;
; 20827.255 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.912      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.276 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.891      ;
; 20827.287 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.880      ;
; 20827.332 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.835      ;
; 20827.364 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.803      ;
; 20827.372 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.795      ;
; 20827.372 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.795      ;
; 20827.372 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.795      ;
; 20827.372 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.795      ;
; 20827.372 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.795      ;
; 20827.372 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.795      ;
; 20827.372 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.795      ;
; 20827.397 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.770      ;
; 20827.404 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.763      ;
; 20827.413 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.084     ; 5.754      ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.454 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; shift_register:I2S_shift_register1|data_out             ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; shift_register:I2S_shift_register1|sample_left_r[2]     ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; shift_register:I2S_shift_register1|sample_left_r[6]     ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; shift_register:I2S_shift_register1|sample_right_r[1]    ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; shift_register:I2S_shift_register1|sample_left_r[4]     ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; shift_register:I2S_shift_register1|sample_left_r[5]     ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.511 ; shift_register:I2S_shift_register1|bit_counter_right[7] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.517 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.809      ;
; 0.527 ; sample_processor:sample_processor1|sample_blocks[0][4]  ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.818      ;
; 0.527 ; sample_generator:sample_generator1|out[7]               ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.529 ; sample_processor:sample_processor1|sample_blocks[0][2]  ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.820      ;
; 0.530 ; sample_processor:sample_processor1|sample_blocks[0][5]  ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.821      ;
; 0.546 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.838      ;
; 0.551 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.843      ;
; 0.563 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.855      ;
; 0.641 ; sample_generator:sample_generator1|out[25]              ; sample_generator:sample_generator1|out[26]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.933      ;
; 0.642 ; sample_generator:sample_generator1|out[29]              ; sample_generator:sample_generator1|out[30]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; sample_generator:sample_generator1|out[30]              ; sample_generator:sample_generator1|out[31]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; shift_register:I2S_shift_register1|sample_right_r[3]    ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; sample_generator:sample_generator1|out[11]              ; sample_generator:sample_generator1|out[12]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; sample_generator:sample_generator1|out[13]              ; sample_generator:sample_generator1|out[14]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; shift_register:I2S_shift_register1|sample_left_r[3]     ; shift_register:I2S_shift_register1|sample_left_r[2]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; sample_generator:sample_generator1|out[15]              ; sample_generator:sample_generator1|out[16]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.936      ;
; 0.646 ; shift_register:I2S_shift_register1|sample_left_r[1]     ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.937      ;
; 0.647 ; shift_register:I2S_shift_register1|sample_right_r[5]    ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.938      ;
; 0.654 ; shift_register:I2S_shift_register1|sample_left_r[7]     ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.945      ;
; 0.668 ; sample_generator:sample_generator1|out[2]               ; sample_generator:sample_generator1|out[3]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.668 ; sample_generator:sample_generator1|out[5]               ; sample_generator:sample_generator1|out[6]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.668 ; sample_generator:sample_generator1|out[6]               ; sample_generator:sample_generator1|out[7]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.702 ; sample_processor:sample_processor1|sample_blocks[0][1]  ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.994      ;
; 0.742 ; sample_generator:sample_generator1|out[26]              ; sample_generator:sample_generator1|out[27]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; sample_generator:sample_generator1|out[24]              ; sample_generator:sample_generator1|out[25]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; sample_generator:sample_generator1|out[23]              ; sample_generator:sample_generator1|out[24]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; sample_generator:sample_generator1|out[27]              ; sample_generator:sample_generator1|out[28]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; sample_generator:sample_generator1|out[28]              ; sample_generator:sample_generator1|out[29]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; sample_generator:sample_generator1|out[31]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; sample_generator:sample_generator1|out[21]              ; sample_generator:sample_generator1|out[22]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; sample_generator:sample_generator1|out[18]              ; sample_generator:sample_generator1|out[19]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; sample_generator:sample_generator1|out[16]              ; sample_generator:sample_generator1|out[17]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; sample_generator:sample_generator1|out[12]              ; sample_generator:sample_generator1|out[13]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; sample_generator:sample_generator1|out[10]              ; sample_generator:sample_generator1|out[11]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; sample_generator:sample_generator1|out[9]               ; sample_generator:sample_generator1|out[10]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; sample_generator:sample_generator1|out[19]              ; sample_generator:sample_generator1|out[20]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; sample_generator:sample_generator1|out[14]              ; sample_generator:sample_generator1|out[15]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; sample_generator:sample_generator1|out[20]              ; sample_generator:sample_generator1|out[21]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; sample_generator:sample_generator1|out[17]              ; sample_generator:sample_generator1|out[18]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; shift_register:I2S_shift_register1|sample_right_r[7]    ; shift_register:I2S_shift_register1|sample_right_r[6]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.042      ;
; 0.756 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.RUNNING_s      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.048      ;
; 0.764 ; shift_register:I2S_shift_register1|sample_right_r[6]    ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.766 ; shift_register:I2S_shift_register1|sample_right_r[2]    ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[1]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; shift_register:I2S_shift_register1|sample_right_r[4]    ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; sample_generator:sample_generator1|out[3]               ; sample_generator:sample_generator1|out[4]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.060      ;
; 0.769 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_right_r[6]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.060      ;
; 0.776 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[2]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.068      ;
; 0.802 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.094      ;
; 0.817 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.109      ;
; 0.818 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.110      ;
; 0.831 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.123      ;
; 0.838 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.130      ;
; 0.839 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.131      ;
; 0.840 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.132      ;
; 0.842 ; sample_processor:sample_processor1|sample_blocks[0][1]  ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.133      ;
; 0.908 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.200      ;
; 0.938 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.230      ;
; 0.939 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.230      ;
; 0.939 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[23]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.231      ;
; 0.958 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.249      ;
; 0.958 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.249      ;
; 0.973 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.264      ;
; 0.981 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.272      ;
; 0.982 ; sample_generator:sample_generator1|out[5]               ; sample_processor:sample_processor1|sample_blocks[0][5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.274      ;
; 0.982 ; sample_generator:sample_generator1|out[6]               ; sample_processor:sample_processor1|sample_blocks[0][6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.274      ;
; 0.983 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.274      ;
; 0.983 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.274      ;
; 0.983 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.274      ;
; 0.984 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.275      ;
; 0.999 ; sample_generator:sample_generator1|out[8]               ; sample_generator:sample_generator1|out[9]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.290      ;
; 1.008 ; sample_processor:sample_processor1|sample_blocks[0][4]  ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.299      ;
; 1.009 ; sample_processor:sample_processor1|sample_blocks[0][5]  ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.300      ;
; 1.067 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.359      ;
; 1.074 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.366      ;
; 1.079 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.371      ;
; 1.079 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.371      ;
; 1.079 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.371      ;
; 1.080 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.372      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 162.76 MHz ; 162.76 MHz      ; pll1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20827.106 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; fpga_clk                                         ; 41.516    ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 10416.277 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                              ; To Node                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 20827.106 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.070      ;
; 20827.106 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.070      ;
; 20827.106 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.070      ;
; 20827.106 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.070      ;
; 20827.106 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.070      ;
; 20827.106 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.070      ;
; 20827.106 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.070      ;
; 20827.112 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.064      ;
; 20827.112 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.064      ;
; 20827.112 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.064      ;
; 20827.112 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.064      ;
; 20827.112 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.064      ;
; 20827.112 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.064      ;
; 20827.112 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 6.064      ;
; 20827.275 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.901      ;
; 20827.363 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.813      ;
; 20827.444 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.732      ;
; 20827.444 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.732      ;
; 20827.444 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.732      ;
; 20827.444 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.732      ;
; 20827.444 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.732      ;
; 20827.444 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.732      ;
; 20827.444 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.732      ;
; 20827.466 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.710      ;
; 20827.466 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.710      ;
; 20827.466 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.710      ;
; 20827.466 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.710      ;
; 20827.466 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.710      ;
; 20827.466 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.710      ;
; 20827.466 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.710      ;
; 20827.561 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.615      ;
; 20827.561 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.615      ;
; 20827.561 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.615      ;
; 20827.561 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.615      ;
; 20827.561 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.615      ;
; 20827.561 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.615      ;
; 20827.561 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.615      ;
; 20827.571 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.605      ;
; 20827.571 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.605      ;
; 20827.571 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.605      ;
; 20827.571 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.605      ;
; 20827.571 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.605      ;
; 20827.571 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.605      ;
; 20827.571 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.605      ;
; 20827.573 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.603      ;
; 20827.573 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.603      ;
; 20827.573 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.603      ;
; 20827.573 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.603      ;
; 20827.573 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.603      ;
; 20827.573 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.603      ;
; 20827.573 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.603      ;
; 20827.588 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.588      ;
; 20827.588 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.588      ;
; 20827.588 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.588      ;
; 20827.588 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.588      ;
; 20827.588 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.588      ;
; 20827.588 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.588      ;
; 20827.588 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.588      ;
; 20827.595 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.581      ;
; 20827.595 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.581      ;
; 20827.595 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.581      ;
; 20827.595 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.581      ;
; 20827.595 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.581      ;
; 20827.595 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.581      ;
; 20827.595 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.581      ;
; 20827.676 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.500      ;
; 20827.676 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.500      ;
; 20827.676 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.500      ;
; 20827.676 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.500      ;
; 20827.676 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.500      ;
; 20827.676 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.500      ;
; 20827.676 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.500      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.707 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.469      ;
; 20827.730 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.446      ;
; 20827.736 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.440      ;
; 20827.763 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.413      ;
; 20827.763 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.413      ;
; 20827.763 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.413      ;
; 20827.763 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.413      ;
; 20827.763 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.413      ;
; 20827.763 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.413      ;
; 20827.763 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.413      ;
; 20827.800 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.376      ;
; 20827.818 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.358      ;
; 20827.845 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.331      ;
; 20827.876 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.300      ;
; 20827.876 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.076     ; 5.300      ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; shift_register:I2S_shift_register1|data_out             ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; shift_register:I2S_shift_register1|sample_left_r[2]     ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; shift_register:I2S_shift_register1|bit_counter_right[7] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; shift_register:I2S_shift_register1|sample_left_r[4]     ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; shift_register:I2S_shift_register1|sample_left_r[6]     ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; shift_register:I2S_shift_register1|sample_right_r[1]    ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; shift_register:I2S_shift_register1|sample_left_r[5]     ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.477 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.744      ;
; 0.492 ; sample_processor:sample_processor1|sample_blocks[0][4]  ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.758      ;
; 0.493 ; sample_generator:sample_generator1|out[7]               ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; sample_processor:sample_processor1|sample_blocks[0][2]  ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; sample_processor:sample_processor1|sample_blocks[0][5]  ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.760      ;
; 0.507 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.773      ;
; 0.521 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.787      ;
; 0.530 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.796      ;
; 0.598 ; sample_generator:sample_generator1|out[25]              ; sample_generator:sample_generator1|out[26]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; sample_generator:sample_generator1|out[30]              ; sample_generator:sample_generator1|out[31]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sample_generator:sample_generator1|out[29]              ; sample_generator:sample_generator1|out[30]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; shift_register:I2S_shift_register1|sample_right_r[3]    ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; sample_generator:sample_generator1|out[11]              ; sample_generator:sample_generator1|out[12]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; sample_generator:sample_generator1|out[13]              ; sample_generator:sample_generator1|out[14]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; shift_register:I2S_shift_register1|sample_left_r[3]     ; shift_register:I2S_shift_register1|sample_left_r[2]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; sample_generator:sample_generator1|out[15]              ; sample_generator:sample_generator1|out[16]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; shift_register:I2S_shift_register1|sample_left_r[1]     ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; shift_register:I2S_shift_register1|sample_right_r[5]    ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.869      ;
; 0.610 ; shift_register:I2S_shift_register1|sample_left_r[7]     ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.876      ;
; 0.620 ; sample_generator:sample_generator1|out[2]               ; sample_generator:sample_generator1|out[3]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; sample_generator:sample_generator1|out[6]               ; sample_generator:sample_generator1|out[7]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.887      ;
; 0.622 ; sample_generator:sample_generator1|out[5]               ; sample_generator:sample_generator1|out[6]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.888      ;
; 0.623 ; sample_processor:sample_processor1|sample_blocks[0][1]  ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.889      ;
; 0.625 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.891      ;
; 0.667 ; shift_register:I2S_shift_register1|sample_right_r[7]    ; shift_register:I2S_shift_register1|sample_right_r[6]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.933      ;
; 0.689 ; sample_generator:sample_generator1|out[23]              ; sample_generator:sample_generator1|out[24]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; sample_generator:sample_generator1|out[26]              ; sample_generator:sample_generator1|out[27]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; sample_generator:sample_generator1|out[24]              ; sample_generator:sample_generator1|out[25]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; sample_generator:sample_generator1|out[28]              ; sample_generator:sample_generator1|out[29]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; sample_generator:sample_generator1|out[16]              ; sample_generator:sample_generator1|out[17]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; sample_generator:sample_generator1|out[31]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; sample_generator:sample_generator1|out[9]               ; sample_generator:sample_generator1|out[10]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; sample_generator:sample_generator1|out[27]              ; sample_generator:sample_generator1|out[28]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; sample_generator:sample_generator1|out[19]              ; sample_generator:sample_generator1|out[20]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.958      ;
; 0.694 ; sample_generator:sample_generator1|out[10]              ; sample_generator:sample_generator1|out[11]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; sample_generator:sample_generator1|out[21]              ; sample_generator:sample_generator1|out[22]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; sample_generator:sample_generator1|out[12]              ; sample_generator:sample_generator1|out[13]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; sample_generator:sample_generator1|out[18]              ; sample_generator:sample_generator1|out[19]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; sample_generator:sample_generator1|out[14]              ; sample_generator:sample_generator1|out[15]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; sample_generator:sample_generator1|out[20]              ; sample_generator:sample_generator1|out[21]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; sample_generator:sample_generator1|out[17]              ; sample_generator:sample_generator1|out[18]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.966      ;
; 0.707 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.RUNNING_s      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.973      ;
; 0.710 ; sample_generator:sample_generator1|out[3]               ; sample_generator:sample_generator1|out[4]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[1]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_right_r[6]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; shift_register:I2S_shift_register1|sample_right_r[6]    ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.717 ; shift_register:I2S_shift_register1|sample_right_r[2]    ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.983      ;
; 0.718 ; shift_register:I2S_shift_register1|sample_right_r[4]    ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[2]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.748 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.014      ;
; 0.765 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.031      ;
; 0.767 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.033      ;
; 0.771 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.037      ;
; 0.779 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.045      ;
; 0.781 ; sample_processor:sample_processor1|sample_blocks[0][1]  ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.047      ;
; 0.781 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.047      ;
; 0.783 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.049      ;
; 0.849 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.115      ;
; 0.856 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.123      ;
; 0.857 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.123      ;
; 0.857 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[23]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.124      ;
; 0.870 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.136      ;
; 0.870 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.136      ;
; 0.872 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.139      ;
; 0.873 ; sample_generator:sample_generator1|out[5]               ; sample_processor:sample_processor1|sample_blocks[0][5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.139      ;
; 0.874 ; sample_generator:sample_generator1|out[6]               ; sample_processor:sample_processor1|sample_blocks[0][6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.140      ;
; 0.877 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.143      ;
; 0.889 ; sample_generator:sample_generator1|out[8]               ; sample_generator:sample_generator1|out[9]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.155      ;
; 0.893 ; sample_processor:sample_processor1|sample_blocks[0][4]  ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.159      ;
; 0.894 ; sample_processor:sample_processor1|sample_blocks[0][5]  ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.160      ;
; 0.898 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.165      ;
; 0.898 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.165      ;
; 0.899 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.166      ;
; 0.899 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.166      ;
; 0.975 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.241      ;
; 0.979 ; sample_generator:sample_generator1|out[0]               ; sample_processor:sample_processor1|sample_blocks[0][0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.243      ;
; 0.982 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.248      ;
; 0.983 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.249      ;
; 0.994 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.260      ;
; 0.995 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.261      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20830.434 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; fpga_clk                                         ; 41.081    ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 10416.386 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                              ; To Node                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 20830.434 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.762      ;
; 20830.434 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.762      ;
; 20830.434 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.762      ;
; 20830.434 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.762      ;
; 20830.434 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.762      ;
; 20830.434 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.762      ;
; 20830.434 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.762      ;
; 20830.437 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.759      ;
; 20830.437 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.759      ;
; 20830.437 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.759      ;
; 20830.437 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.759      ;
; 20830.437 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.759      ;
; 20830.437 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.759      ;
; 20830.437 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.759      ;
; 20830.483 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.713      ;
; 20830.512 ; shift_register:I2S_shift_register1|bit_counter_left[7] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.684      ;
; 20830.624 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.572      ;
; 20830.624 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.572      ;
; 20830.624 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.572      ;
; 20830.624 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.572      ;
; 20830.624 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.572      ;
; 20830.624 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.572      ;
; 20830.624 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.572      ;
; 20830.627 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.569      ;
; 20830.627 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.569      ;
; 20830.627 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.569      ;
; 20830.627 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.569      ;
; 20830.627 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.569      ;
; 20830.627 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.569      ;
; 20830.627 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.569      ;
; 20830.639 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.557      ;
; 20830.639 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.557      ;
; 20830.639 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.557      ;
; 20830.639 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.557      ;
; 20830.639 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.557      ;
; 20830.639 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.557      ;
; 20830.639 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.557      ;
; 20830.642 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.554      ;
; 20830.642 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.554      ;
; 20830.642 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.554      ;
; 20830.642 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.554      ;
; 20830.642 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.554      ;
; 20830.642 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.554      ;
; 20830.642 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.554      ;
; 20830.673 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.523      ;
; 20830.677 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.519      ;
; 20830.677 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.519      ;
; 20830.677 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.519      ;
; 20830.677 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.519      ;
; 20830.677 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.519      ;
; 20830.677 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.519      ;
; 20830.677 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.519      ;
; 20830.680 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.516      ;
; 20830.680 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.516      ;
; 20830.680 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.516      ;
; 20830.680 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.516      ;
; 20830.680 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.516      ;
; 20830.680 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.516      ;
; 20830.680 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.516      ;
; 20830.684 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.512      ;
; 20830.684 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.512      ;
; 20830.684 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.512      ;
; 20830.684 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.512      ;
; 20830.684 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.512      ;
; 20830.684 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.512      ;
; 20830.684 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.512      ;
; 20830.687 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.509      ;
; 20830.687 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.509      ;
; 20830.687 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.509      ;
; 20830.687 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.509      ;
; 20830.687 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.509      ;
; 20830.687 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.509      ;
; 20830.687 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.509      ;
; 20830.688 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.508      ;
; 20830.692 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.504      ;
; 20830.692 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.504      ;
; 20830.692 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.504      ;
; 20830.692 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.504      ;
; 20830.692 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.504      ;
; 20830.692 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.504      ;
; 20830.692 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.504      ;
; 20830.695 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.501      ;
; 20830.695 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.501      ;
; 20830.695 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.501      ;
; 20830.695 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.501      ;
; 20830.695 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.501      ;
; 20830.695 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.501      ;
; 20830.695 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.501      ;
; 20830.702 ; shift_register:I2S_shift_register1|bit_counter_left[1] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.494      ;
; 20830.717 ; shift_register:I2S_shift_register1|bit_counter_left[6] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.479      ;
; 20830.726 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.470      ;
; 20830.733 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.463      ;
; 20830.741 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_right_r[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.455      ;
; 20830.755 ; shift_register:I2S_shift_register1|bit_counter_left[0] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.441      ;
; 20830.762 ; shift_register:I2S_shift_register1|bit_counter_left[2] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.434      ;
; 20830.770 ; shift_register:I2S_shift_register1|bit_counter_left[5] ; shift_register:I2S_shift_register1|sample_left_r[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.426      ;
; 20830.788 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.408      ;
; 20830.788 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.408      ;
; 20830.788 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.408      ;
; 20830.788 ; shift_register:I2S_shift_register1|bit_counter_left[4] ; shift_register:I2S_shift_register1|sample_right_r[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.041     ; 2.408      ;
+-----------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; shift_register:I2S_shift_register1|data_out             ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; shift_register:I2S_shift_register1|sample_left_r[2]     ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; shift_register:I2S_shift_register1|sample_left_r[6]     ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; shift_register:I2S_shift_register1|sample_right_r[1]    ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; shift_register:I2S_shift_register1|sample_left_r[4]     ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; shift_register:I2S_shift_register1|sample_left_r[5]     ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.203 ; sample_processor:sample_processor1|sample_blocks[0][4]  ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; shift_register:I2S_shift_register1|bit_counter_right[7] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sample_generator:sample_generator1|out[7]               ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sample_processor:sample_processor1|sample_blocks[0][2]  ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sample_processor:sample_processor1|sample_blocks[0][5]  ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.328      ;
; 0.221 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|data_ready           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.342      ;
; 0.226 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.IDLE_s         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.347      ;
; 0.229 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.350      ;
; 0.251 ; shift_register:I2S_shift_register1|sample_left_r[3]     ; shift_register:I2S_shift_register1|sample_left_r[2]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; sample_generator:sample_generator1|out[25]              ; sample_generator:sample_generator1|out[26]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; shift_register:I2S_shift_register1|sample_right_r[3]    ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sample_generator:sample_generator1|out[11]              ; sample_generator:sample_generator1|out[12]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; shift_register:I2S_shift_register1|sample_left_r[1]     ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sample_generator:sample_generator1|out[30]              ; sample_generator:sample_generator1|out[31]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sample_generator:sample_generator1|out[29]              ; sample_generator:sample_generator1|out[30]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sample_generator:sample_generator1|out[13]              ; sample_generator:sample_generator1|out[14]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; sample_generator:sample_generator1|out[15]              ; sample_generator:sample_generator1|out[16]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; shift_register:I2S_shift_register1|sample_right_r[5]    ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; shift_register:I2S_shift_register1|sample_left_r[7]     ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.377      ;
; 0.262 ; sample_processor:sample_processor1|sample_blocks[0][1]  ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; sample_generator:sample_generator1|out[5]               ; sample_generator:sample_generator1|out[6]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; sample_generator:sample_generator1|out[2]               ; sample_generator:sample_generator1|out[3]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; sample_generator:sample_generator1|out[6]               ; sample_generator:sample_generator1|out[7]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.282 ; shift_register:I2S_shift_register1|sample_right_r[7]    ; shift_register:I2S_shift_register1|sample_right_r[6]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.403      ;
; 0.294 ; sample_generator:sample_generator1|out[24]              ; sample_generator:sample_generator1|out[25]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; sample_generator:sample_generator1|out[23]              ; sample_generator:sample_generator1|out[24]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; sample_generator:sample_generator1|out[16]              ; sample_generator:sample_generator1|out[17]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; sample_generator:sample_generator1|out[18]              ; sample_generator:sample_generator1|out[19]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sample_generator:sample_generator1|out[19]              ; sample_generator:sample_generator1|out[20]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sample_generator:sample_generator1|out[27]              ; sample_generator:sample_generator1|out[28]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sample_generator:sample_generator1|out[12]              ; sample_generator:sample_generator1|out[13]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sample_generator:sample_generator1|out[28]              ; sample_generator:sample_generator1|out[29]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sample_generator:sample_generator1|out[10]              ; sample_generator:sample_generator1|out[11]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sample_generator:sample_generator1|out[9]               ; sample_generator:sample_generator1|out[10]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sample_generator:sample_generator1|out[26]              ; sample_generator:sample_generator1|out[27]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sample_generator:sample_generator1|out[21]              ; sample_generator:sample_generator1|out[22]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; sample_generator:sample_generator1|out[31]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; sample_generator:sample_generator1|out[14]              ; sample_generator:sample_generator1|out[15]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sample_generator:sample_generator1|out[20]              ; sample_generator:sample_generator1|out[21]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sample_generator:sample_generator1|out[17]              ; sample_generator:sample_generator1|out[18]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; shift_register:I2S_shift_register1|sample_right_r[6]    ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; shift_register:I2S_shift_register1|sample_right_r[2]    ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; shift_register:I2S_shift_register1|sample_right_r[4]    ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.RUNNING_s      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sample_generator:sample_generator1|out[3]               ; sample_generator:sample_generator1|out[4]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[1]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_right_r[6]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[2]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.323 ; sample_processor:sample_processor1|sample_blocks[0][1]  ; shift_register:I2S_shift_register1|sample_left_r[1]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.444      ;
; 0.328 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.449      ;
; 0.329 ; sample_processor:sample_processor1|data_ready           ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.450      ;
; 0.333 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.454      ;
; 0.340 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.461      ;
; 0.343 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.464      ;
; 0.345 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.466      ;
; 0.346 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.467      ;
; 0.359 ; sample_processor:sample_processor1|data_ready           ; sample_processor:sample_processor1|sample_blocks[0][4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.480      ;
; 0.362 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.484      ;
; 0.363 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[23]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.485      ;
; 0.364 ; sample_processor:sample_processor1|sample_blocks[0][3]  ; shift_register:I2S_shift_register1|sample_left_r[3]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.485      ;
; 0.371 ; sample_processor:sample_processor1|sample_blocks[0][6]  ; shift_register:I2S_shift_register1|sample_left_r[6]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.492      ;
; 0.373 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.494      ;
; 0.379 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.500      ;
; 0.380 ; sample_generator:sample_generator1|out[6]               ; sample_processor:sample_processor1|sample_blocks[0][6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.501      ;
; 0.381 ; sample_generator:sample_generator1|out[8]               ; sample_generator:sample_generator1|out[9]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.501      ;
; 0.382 ; sample_generator:sample_generator1|out[5]               ; sample_processor:sample_processor1|sample_blocks[0][5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.503      ;
; 0.386 ; sample_processor:sample_processor1|sample_blocks[0][4]  ; shift_register:I2S_shift_register1|sample_left_r[4]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.507      ;
; 0.386 ; sample_processor:sample_processor1|sample_blocks[0][5]  ; shift_register:I2S_shift_register1|sample_left_r[5]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.507      ;
; 0.404 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.525      ;
; 0.406 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.527      ;
; 0.406 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.527      ;
; 0.407 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.528      ;
; 0.408 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.529      ;
; 0.411 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[4]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.532      ;
; 0.418 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[2]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.539      ;
; 0.422 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[1]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.543      ;
; 0.426 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[3]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.547      ;
; 0.428 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[5]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.549      ;
; 0.429 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.550      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 20826.630 ; 0.186 ; N/A      ; N/A     ; 41.081              ;
;  fpga_clk                                         ; N/A       ; N/A   ; N/A      ; N/A     ; 41.081              ;
;  pll1|altpll_component|auto_generated|pll1|clk[1] ; 20826.630 ; 0.186 ; N/A      ; N/A     ; 10416.269           ;
; Design-wide TNS                                   ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  fpga_clk                                         ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO_RD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FIFO_IO[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_RXF                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_TXE                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_PWREN              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; nrst                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_clk                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; LED[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FIFO_RD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; LED[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FIFO_RD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FIFO_RD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 840      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 840      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 82    ; 82   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; fpga_clk                                         ; fpga_clk                                         ; Base      ; Constrained ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; nrst       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; I2S_data_out    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_word_select ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; nrst       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; I2S_data_out    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_word_select ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Sep 04 18:15:31 2020
Info: Command: quartus_sta USB-to-I2S-Converter -c USB-to-I2S-Converter
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 60 assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "my_nios_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "my_nios_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "my_nios_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter_006" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_008" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "my_nios_new_sdram_controller_0" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "my_nios_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "my_nios_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 38 assignments for entity "my_nios_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "my_nios_pio_0" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "my_nios_pio_1" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "my_nios_sysid_qsys_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "my_nios_timer_0" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'nios_custom/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc'
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(46): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_break:the_my_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(46): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_break_path|break_readreg*] -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr*] File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(47): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(47): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[33] could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr[33]] File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(48): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(48): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[0] could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr[0]] File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(49): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(49): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[34] could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr[34]] File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(50): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_ocimem:the_my_nios_nios2_gen2_0_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr*] File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(51): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(51): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_my_nios_nios2_gen2_0_cpu_debug_slave_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
    Info (332050): set_false_path -from *$my_nios_nios2_gen2_0_cpu_jtag_sr*    -to *$my_nios_nios2_gen2_0_cpu_jtag_sysclk_path|*jdo* File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(52): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_my_nios_nios2_gen2_0_cpu_debug_slave_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$my_nios_nios2_gen2_0_cpu_jtag_sysclk_path|ir* File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(53): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$my_nios_nios2_gen2_0_cpu_oci_debug_path|monitor_go File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 83.333 -waveform {0.000 41.666} -name fpga_clk fpga_clk
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 250 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[1]} {pll1|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 20826.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 20826.630               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 41.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.518               0.000 fpga_clk 
    Info (332119): 10416.269               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 20827.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 20827.106               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 41.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.516               0.000 fpga_clk 
    Info (332119): 10416.277               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 20830.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 20830.434               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 41.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.081               0.000 fpga_clk 
    Info (332119): 10416.386               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4782 megabytes
    Info: Processing ended: Fri Sep 04 18:15:33 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


