✔ [2/101] Built LeanRV64D.Sail.IntRange (1.4s)
✔ [3/101] Built LeanRV64D.Sail.BitVec (2.6s)
✔ [4/101] Built LeanRV64D.Sail.Sail (3.3s)
✔ [5/101] Built LeanRV64D.Defs (24s)
✔ [6/101] Built LeanRV64D.FakeReal (487ms)
✔ [7/101] Built LeanRV64D.RiscvExtras (576ms)
✔ [8/101] Built LeanRV64D.Specialization (618ms)
✔ [9/101] Built LeanRV64D.RiscvStepCommon (514ms)
✔ [10/101] Built LeanRV64D.RiscvStepExt (509ms)
✔ [11/101] Built LeanRV64D.RiscvInstsZawrs (609ms)
✔ [12/101] Built LeanRV64D.RiscvInstsZicond (705ms)
✔ [13/101] Built LeanRV64D.RiscvInstsZvknhab (693ms)
✔ [14/101] Built LeanRV64D.RiscvInstsVextRed (1.2s)
✔ [15/101] Built LeanRV64D.RiscvInstsZvkned (1.3s)
✔ [16/101] Built LeanRV64D.RiscvInstsVextFpVm (1.2s)
✔ [17/101] Built LeanRV64D.RiscvInstsVextMask (1.0s)
✔ [18/101] Built LeanRV64D.RiscvInstsMext (1.4s)
✔ [19/101] Built LeanRV64D.RiscvInstsVextVm (3.7s)
✔ [20/101] Built LeanRV64D.RiscvInstsZicbop (766ms)
✔ [21/101] Built LeanRV64D.RiscvZihintntlTypes (918ms)
✔ [22/101] Built LeanRV64D.RiscvVextTypes (1.2s)
✔ [23/101] Built LeanRV64D.RiscvInstRetire (570ms)
✔ [24/101] Built LeanRV64D.RiscvExtRegs (615ms)
✔ [25/101] Built LeanRV64D.ReadWriteV1 (778ms)
✔ [26/101] Built LeanRV64D.PreludeMemMetadata (616ms)
✔ [27/101] Built LeanRV64D.RiscvVmemTypes (561ms)
✔ [28/101] Built LeanRV64D.PreludeMemAddrtype (588ms)
✔ [29/101] Built LeanRV64D.Common (662ms)
✔ [30/101] Built LeanRV64D.RiscvInstsVextFp (6.6s)
✔ [31/101] Built LeanRV64D.RiscvVlen (554ms)
✔ [32/101] Built LeanRV64D.RiscvFlen (544ms)
✔ [33/101] Built LeanRV64D.RiscvTypesExt (541ms)
✔ [34/101] Built LeanRV64D.Arith (711ms)
✔ [35/101] Built LeanRV64D.DecBits (2.0s)
✔ [36/101] Built LeanRV64D.Mapping (709ms)
✔ [37/101] Built LeanRV64D.RiscvErrors (608ms)
✔ [38/101] Built LeanRV64D.RiscvXlen (496ms)
✔ [39/101] Built LeanRV64D.RiscvInstsVextArith (10s)
✔ [40/101] Built LeanRV64D.Flow (499ms)
✔ [41/101] Built LeanRV64D.RiscvVmemPtw (636ms)
✔ [42/101] Built LeanRV64D.RiscvInstsZalrsc (578ms)
✔ [43/101] Built LeanRV64D.Vector (789ms)
✔ [44/101] Built LeanRV64D.Prelude (1.2s)
✔ [45/101] Built LeanRV64D.Arithmetic (1.1s)
✔ [46/101] Built LeanRV64D.HexBits (8.6s)
✔ [47/101] Built LeanRV64D.HexBitsSigned (8.8s)
✔ [48/101] Built LeanRV64D.RiscvZkrControl (784ms)
✔ [49/101] Built LeanRV64D.PreludeMem (1.3s)
✔ [50/101] Built LeanRV64D.RiscvFregType (2.7s)
✔ [51/101] Built LeanRV64D.RiscvRegType (655ms)
✔ [52/101] Built LeanRV64D.RiscvTypesKext (7.1s)
✔ [53/101] Built LeanRV64D.RiscvSoftfloatInterface (4.9s)
✔ [54/101] Built LeanRV64D.RvfiDii (3.9s)
✔ [55/101] Built LeanRV64D.RiscvExtensions (10s)
✔ [56/101] Built LeanRV64D.RiscvTypes (37s)
✔ [57/101] Built LeanRV64D.RiscvVmemTlb (837ms)
✔ [58/101] Built LeanRV64D.RiscvCallbacks (38s)
✔ [59/101] Built LeanRV64D.RiscvRegs (2.2s)
✔ [60/101] Built LeanRV64D.RiscvPcAccess (413ms)
✔ [61/101] Built LeanRV64D.RiscvAddrChecks (508ms)
✔ [62/101] Built LeanRV64D.RiscvSysRegs (14s)
✔ [63/101] Built LeanRV64D.RiscvPmpRegs (1.9s)
✔ [64/101] Built LeanRV64D.RiscvInstsBase (3.3s)
✔ [65/101] Built LeanRV64D.RiscvInstsZaamo (1.6s)
✔ [66/101] Built LeanRV64D.RiscvInstsZicboz (624ms)
✔ [67/101] Built LeanRV64D.RiscvSysExceptions (1.0s)
✔ [68/101] Built LeanRV64D.RiscvVextRegs (4.8s)
✔ [69/101] Built LeanRV64D.RiscvSmcntrpmf (1.0s)
✔ [70/101] Built LeanRV64D.RiscvPmpControl (1.5s)
✔ [71/101] Built LeanRV64D.RiscvFdextRegs (5.9s)
✔ [72/101] Built LeanRV64D.RiscvVmemPte (1.0s)
✔ [73/101] Built LeanRV64D.RiscvInstsVextVset (1.2s)
✔ [74/101] Built LeanRV64D.RiscvZvkUtils (2.0s)
✔ [75/101] Built LeanRV64D.RiscvVextControl (2.1s)
✔ [76/101] Built LeanRV64D.RiscvPlatform (4.0s)
✔ [77/101] Built LeanRV64D.RiscvInstsFext (3.2s)
✔ [78/101] Built LeanRV64D.RiscvValidateConfig (1.2s)
✔ [79/101] Built LeanRV64D.RiscvSysControl (6.5s)
✔ [80/101] Built LeanRV64D.RiscvInstsDext (2.4s)
✔ [81/101] Built LeanRV64D.RiscvInstsVextUtils (5.7s)
✔ [82/101] Built LeanRV64D.RiscvInstsZfh (2.0s)
✔ [83/101] Built LeanRV64D.RiscvInstsZfa (765ms)
✔ [84/101] Built LeanRV64D.RiscvMem (1.8s)
✔ [85/101] Built LeanRV64D.RiscvVmem (2.2s)
✔ [86/101] Built LeanRV64D.RiscvInstsZicbom (1.8s)
✔ [87/101] Built LeanRV64D.RiscvInstsVextFpUtils (4.0s)
✔ [88/101] Built LeanRV64D.RiscvVmemUtils (2.5s)
✔ [89/101] Built LeanRV64D.RiscvFetchRvfi (1.7s)
✔ [90/101] Built LeanRV64D.RiscvInstsVextFpRed (2.1s)
✔ [91/101] Built LeanRV64D.RiscvFetch (1.2s)
✔ [92/101] Built LeanRV64D.RiscvInstsVextMem (5.4s)
✔ [93/101] Built LeanRV64D.RiscvInstsZicsr (8.5s)
✔ [94/101] Built LeanRV64D.RiscvZihpm (358ms)
✔ [95/101] Built LeanRV64D.RiscvInstsEnd (192s)
✔ [96/101] Built LeanRV64D.RiscvDecodeExt (330ms)
✔ [97/101] Built LeanRV64D.RiscvStep (1.5s)
✔ [98/101] Built LeanRV64D.RiscvModel (397ms)
✔ [99/101] Built LeanRV64D.Main (380ms)
✔ [100/101] Built LeanRV64D (5.6s)
Build completed successfully (101 jobs).
