// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of dst_rows
//        bit 15~0 - dst_rows[15:0] (Read/Write)
//        others   - reserved
// 0x14 : reserved
// 0x18 : Data signal of dst_cols
//        bit 15~0 - dst_cols[15:0] (Read/Write)
//        others   - reserved
// 0x1c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XREORDER_RESIZE_AXILITES_ADDR_DST_ROWS_DATA 0x10
#define XREORDER_RESIZE_AXILITES_BITS_DST_ROWS_DATA 16
#define XREORDER_RESIZE_AXILITES_ADDR_DST_COLS_DATA 0x18
#define XREORDER_RESIZE_AXILITES_BITS_DST_COLS_DATA 16

