/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 12'h000;
    else _00_ <= in_data[20:9];
  assign celloutsig_0_0z = in_data[60:53] < in_data[45:38];
  assign celloutsig_0_4z = { _00_[9:5], celloutsig_0_3z, celloutsig_0_1z } < { _00_[8:3], celloutsig_0_1z };
  assign celloutsig_0_7z = { _00_[7:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } < { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, _00_, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[134:113] < in_data[154:133];
  assign celloutsig_1_3z = { in_data[129:123], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } < in_data[164:155];
  assign celloutsig_1_5z = in_data[167:161] < { in_data[116:112], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[86:57], celloutsig_0_0z } < in_data[45:15];
  assign celloutsig_1_10z = { in_data[125:118], celloutsig_1_0z } < { in_data[150:147], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_18z = { in_data[164:162], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z } < { celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_3z = ^ { in_data[75:55], celloutsig_0_1z };
  assign celloutsig_0_5z = ^ in_data[33:28];
  assign celloutsig_0_6z = ^ { in_data[80:76], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, _00_, celloutsig_0_4z };
  assign celloutsig_0_8z = ^ in_data[63:59];
  assign celloutsig_1_0z = ^ in_data[146:120];
  assign celloutsig_1_2z = ^ { in_data[151:149], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = ^ { in_data[118], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = ^ { in_data[129:108], celloutsig_1_0z };
  assign celloutsig_1_7z = ^ { in_data[117:98], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = ^ { in_data[189:182], celloutsig_1_3z };
  assign celloutsig_1_9z = ^ { in_data[165:161], celloutsig_1_6z };
  assign celloutsig_1_11z = ^ { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_15z = ^ { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_19z = ^ { celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
