read_verilog ../top.v
proc
tee -o result.log sat -prove x 1 -tempinduct -tempinduct-def  middle
