Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug 13 14:16:20 2019
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file m1_for_arty_s7_wrapper_timing_summary_routed.rpt -pb m1_for_arty_a7_wrapper_timing_summary_routed.pb -rpx m1_for_arty_a7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : m1_for_arty_s7_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.481        0.000                      0                25807        0.034        0.000                      0                25449        3.750        0.000                       0                 11692  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
SWCLK                                  {0.000 25.000}       50.000          20.000          
slow_out_clk                           {0.000 50.000}       100.000         10.000          
sys_clock                              {0.000 41.666}       83.333          12.000          
  clkfbout_m1_for_arty_s7_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          
  cpu_clk                              {0.000 5.000}        10.000          100.000         
    cclk                               {0.000 5.000}        10.000          100.000         
  qspi_clk                             {0.000 10.000}       20.000          50.000          
    dap_qspi_clk                       {0.000 10.000}       20.000          50.000          
    dap_spi_clk                        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SWCLK                                        0.527        0.000                      0                  383        0.167        0.000                      0                  383       24.500        0.000                       0                   213  
slow_out_clk                                90.560        0.000                      0                    2        3.369        0.000                      0                    2                                                                          
sys_clock                                                                                                                                                                               16.667        0.000                       0                     1  
  clkfbout_m1_for_arty_s7_clk_wiz_0_0                                                                                                                                                   16.667        0.000                       0                     3  
  cpu_clk                                    0.481        0.000                      0                21457        0.034        0.000                      0                21457        3.750        0.000                       0                 10500  
  qspi_clk                                  10.893        0.000                      0                 1769        0.090        0.000                      0                 1769        9.500        0.000                       0                   975  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk       SWCLK               0.837        0.000                      0                  308                                                                        
cpu_clk       slow_out_clk        1.098        0.000                      0                   12        0.897        0.000                      0                   12  
SWCLK         cpu_clk             2.117        0.000                      0                  288                                                                        
slow_out_clk  cpu_clk             2.178        0.000                      0                    3        1.487        0.000                      0                    3  
cclk          cpu_clk             0.524        0.000                      0                    4                                                                        
qspi_clk      cpu_clk            18.334        0.000                      0                   74                                                                        
cpu_clk       cclk                1.105        0.000                      0                    5                                                                        
cpu_clk       qspi_clk            8.400        0.000                      0                   38                                                                        
dap_qspi_clk  qspi_clk            1.046        0.000                      0                    8        3.716        0.000                      0                    8  
dap_spi_clk   qspi_clk            5.966        0.000                      0                    1        2.648        0.000                      0                    1  
qspi_clk      dap_qspi_clk        5.831        0.000                      0                    5        0.418        0.000                      0                    5  
qspi_clk      dap_spi_clk         8.014        0.000                      0                    2        0.323        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  1.581        0.000                      0                 1810        0.496        0.000                      0                 1810  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        14.387ns  (logic 1.578ns (10.971%)  route 12.809ns (89.029%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            40.000ns
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 54.981 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          8.581    50.035    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.124    50.159 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg[0]_i_1/O
                         net (fo=1, routed)           4.228    54.387    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountD[0]
    SLICE_X56Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.454    54.981    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X56Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[0]/C
                         clock pessimism              0.000    54.981    
                         clock uncertainty           -0.035    54.946    
    SLICE_X56Y1          FDCE (Setup_fdce_C_D)       -0.031    54.915    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[0]
  -------------------------------------------------------------------
                         required time                         54.915    
                         arrival time                         -54.387    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.603ns  (logic 1.950ns (14.339%)  route 11.652ns (85.661%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Input Delay:            40.000ns
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 55.046 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 f  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 f  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          6.241    47.696    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124    47.820 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_9/O
                         net (fo=1, routed)           1.657    49.477    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_9_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I0_O)        0.124    49.601 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_6/O
                         net (fo=1, routed)           1.643    51.244    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_6_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_2/O
                         net (fo=2, routed)           2.110    53.479    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AcStateEn
    SLICE_X58Y1          LUT6 (Prop_lut6_I4_O)        0.124    53.603 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_i_1/O
                         net (fo=1, routed)           0.000    53.603    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_i_1_n_0
    SLICE_X58Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.519    55.046    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X58Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_reg/C
                         clock pessimism              0.000    55.046    
                         clock uncertainty           -0.035    55.011    
    SLICE_X58Y1          FDCE (Setup_fdce_C_D)        0.032    55.043    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_reg
  -------------------------------------------------------------------
                         required time                         55.043    
                         arrival time                         -53.603    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.275ns  (logic 1.578ns (11.891%)  route 11.696ns (88.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            40.000ns
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 54.980 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          6.392    47.847    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X52Y0          LUT5 (Prop_lut5_I1_O)        0.124    47.971 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg[5]_i_2/O
                         net (fo=1, routed)           5.304    53.275    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountD[5]
    SLICE_X52Y0          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.453    54.980    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X52Y0          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[5]/C
                         clock pessimism              0.000    54.980    
                         clock uncertainty           -0.035    54.945    
    SLICE_X52Y0          FDCE (Setup_fdce_C_D)       -0.030    54.915    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[5]
  -------------------------------------------------------------------
                         required time                         54.915    
                         arrival time                         -53.275    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.310ns  (logic 1.950ns (14.654%)  route 11.360ns (85.346%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Input Delay:            40.000ns
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 55.047 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          5.921    47.376    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X54Y4          LUT3 (Prop_lut3_I2_O)        0.124    47.500 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=4, routed)           1.439    48.939    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    49.063 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           1.156    50.218    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124    50.342 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=5, routed)           0.467    50.809    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.124    50.933 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Busreq_cdc_check_i_1/O
                         net (fo=2, routed)           2.377    53.310    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/NextBusreq
    SLICE_X63Y2          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.520    55.047    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/SWCLKTCK
    SLICE_X63Y2          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/C
                         clock pessimism              0.000    55.047    
                         clock uncertainty           -0.035    55.012    
    SLICE_X63Y2          FDCE (Setup_fdce_C_D)       -0.047    54.965    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         54.965    
                         arrival time                         -53.310    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.248ns  (logic 1.950ns (14.723%)  route 11.297ns (85.277%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Input Delay:            40.000ns
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 55.047 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          5.921    47.376    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X54Y4          LUT3 (Prop_lut3_I2_O)        0.124    47.500 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=4, routed)           1.439    48.939    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    49.063 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           1.156    50.218    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124    50.342 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=5, routed)           0.467    50.809    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.124    50.933 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Busreq_cdc_check_i_1/O
                         net (fo=2, routed)           2.315    53.248    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/NextBusreq
    SLICE_X63Y2          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.520    55.047    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y2          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg/C
                         clock pessimism              0.000    55.047    
                         clock uncertainty           -0.035    55.012    
    SLICE_X63Y2          FDCE (Setup_fdce_C_D)       -0.061    54.951    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg
  -------------------------------------------------------------------
                         required time                         54.951    
                         arrival time                         -53.248    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 1.950ns (14.646%)  route 11.367ns (85.354%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Input Delay:            40.000ns
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 55.046 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 f  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 f  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          6.241    47.696    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124    47.820 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_9/O
                         net (fo=1, routed)           1.657    49.477    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_9_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I0_O)        0.124    49.601 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_6/O
                         net (fo=1, routed)           1.643    51.244    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_6_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_2/O
                         net (fo=2, routed)           1.825    53.193    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AcStateEn
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.124    53.317 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_1/O
                         net (fo=1, routed)           0.000    53.317    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_1_n_0
    SLICE_X58Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.519    55.046    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X58Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_reg/C
                         clock pessimism              0.000    55.046    
                         clock uncertainty           -0.035    55.011    
    SLICE_X58Y1          FDCE (Setup_fdce_C_D)        0.031    55.042    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_reg
  -------------------------------------------------------------------
                         required time                         55.042    
                         arrival time                         -53.317    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 1.919ns (14.515%)  route 11.305ns (85.485%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            40.000ns
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 55.046 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          8.581    50.035    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.117    50.152 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg[31]_i_3/O
                         net (fo=1, routed)           2.724    52.876    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg[31]_i_3_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I3_O)        0.348    53.224 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg[31]_i_1/O
                         net (fo=1, routed)           0.000    53.224    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg[31]_i_1_n_0
    SLICE_X59Y1          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.519    55.046    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X59Y1          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[31]/C
                         clock pessimism              0.000    55.046    
                         clock uncertainty           -0.035    55.011    
    SLICE_X59Y1          FDRE (Setup_fdre_C_D)        0.029    55.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[31]
  -------------------------------------------------------------------
                         required time                         55.040    
                         arrival time                         -53.224    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.696ns  (logic 1.702ns (13.409%)  route 10.994ns (86.591%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            40.000ns
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 54.980 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          8.301    49.756    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    49.880 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State[19]_i_3/O
                         net (fo=1, routed)           2.693    52.572    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State[19]_i_3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I2_O)        0.124    52.696 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State[19]_i_1/O
                         net (fo=1, routed)           0.000    52.696    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State[19]_i_1_n_0
    SLICE_X54Y0          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.453    54.980    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X54Y0          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/C
                         clock pessimism              0.000    54.980    
                         clock uncertainty           -0.035    54.945    
    SLICE_X54Y0          FDCE (Setup_fdce_C_D)        0.077    55.022    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[19]
  -------------------------------------------------------------------
                         required time                         55.022    
                         arrival time                         -52.696    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 1.950ns (16.088%)  route 10.174ns (83.912%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Input Delay:            40.000ns
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 55.046 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          5.921    47.376    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X54Y4          LUT3 (Prop_lut3_I2_O)        0.124    47.500 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=4, routed)           1.439    48.939    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    49.063 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           0.930    49.993    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.124    50.117 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.091    51.207    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X63Y5          LUT3 (Prop_lut3_I2_O)        0.124    51.331 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.793    52.124    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X63Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.519    55.046    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/C
                         clock pessimism              0.000    55.046    
                         clock uncertainty           -0.035    55.011    
    SLICE_X63Y4          FDCE (Setup_fdce_C_CE)      -0.205    54.806    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         54.806    
                         arrival time                         -52.124    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 1.950ns (16.088%)  route 10.174ns (83.912%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Input Delay:            40.000ns
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 55.046 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          5.921    47.376    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X54Y4          LUT3 (Prop_lut3_I2_O)        0.124    47.500 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=4, routed)           1.439    48.939    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    49.063 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           0.930    49.993    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.124    50.117 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.091    51.207    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X63Y5          LUT3 (Prop_lut3_I2_O)        0.124    51.331 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.793    52.124    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X63Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.519    55.046    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
                         clock pessimism              0.000    55.046    
                         clock uncertainty           -0.035    55.011    
    SLICE_X63Y4          FDCE (Setup_fdce_C_CE)      -0.205    54.806    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         54.806    
                         arrival time                         -52.124    
  -------------------------------------------------------------------
                         slack                                  2.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.874%)  route 0.131ns (48.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.596     1.858    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X62Y2          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[28]/Q
                         net (fo=4, routed)           0.131     2.129    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[27]
    SLICE_X61Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.865     2.466    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X61Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/C
                         clock pessimism             -0.574     1.893    
    SLICE_X61Y1          FDCE (Hold_fdce_C_D)         0.070     1.963    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.594     1.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X59Y4          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.997 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[27]/Q
                         net (fo=3, routed)           0.114     2.111    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[26]
    SLICE_X60Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.864     2.465    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X60Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[27]/C
                         clock pessimism             -0.594     1.872    
    SLICE_X60Y4          FDCE (Hold_fdce_C_D)         0.063     1.935    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.280%)  route 0.124ns (46.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.594     1.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X61Y3          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141     1.997 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[30]/Q
                         net (fo=4, routed)           0.124     2.120    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[29]
    SLICE_X58Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.864     2.465    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X58Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                         clock pessimism             -0.594     1.872    
    SLICE_X58Y4          FDCE (Hold_fdce_C_D)         0.071     1.943    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.596     1.858    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/SWCLKTCK
    SLICE_X65Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDCE (Prop_fdce_C_Q)         0.141     1.999 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_reg/Q
                         net (fo=1, routed)           0.113     2.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/CSYSPWRUPREQ
    SLICE_X65Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.867     2.468    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/SWCLKTCK
    SLICE_X65Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/C
                         clock pessimism             -0.611     1.858    
    SLICE_X65Y1          FDCE (Hold_fdce_C_D)         0.075     1.933    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.316%)  route 0.129ns (47.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.594     1.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X61Y4          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     1.997 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[15]/Q
                         net (fo=3, routed)           0.129     2.125    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[14]
    SLICE_X60Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.864     2.465    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X60Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]/C
                         clock pessimism             -0.597     1.869    
    SLICE_X60Y4          FDCE (Hold_fdce_C_D)         0.075     1.944    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Parity_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.268ns (7.086%)  route 3.509ns (92.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    V16                                               0.000    -1.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    -1.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.223    -0.777 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          3.509     2.731    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.045     2.776 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Parity_i_1/O
                         net (fo=1, routed)           0.000     2.776    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Parity_i_1_n_0
    SLICE_X52Y3          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.837     2.438    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X52Y3          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Parity_reg/C
                         clock pessimism              0.000     2.438    
                         clock uncertainty            0.035     2.473    
    SLICE_X52Y3          FDCE (Hold_fdce_C_D)         0.121     2.594    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Parity_reg
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.596     1.858    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/SWCLKTCK
    SLICE_X65Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDCE (Prop_fdce_C_Q)         0.128     1.986 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/Q
                         net (fo=1, routed)           0.054     2.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg_n_0
    SLICE_X65Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.867     2.468    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/SWCLKTCK
    SLICE_X65Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_reg/C
                         clock pessimism             -0.611     1.858    
    SLICE_X65Y1          FDCE (Hold_fdce_C_D)        -0.008     1.850    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.594     1.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y7          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141     1.997 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[11]/Q
                         net (fo=3, routed)           0.136     2.133    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[10]
    SLICE_X63Y8          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.865     2.466    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y8          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[11]/C
                         clock pessimism             -0.595     1.872    
    SLICE_X63Y8          FDCE (Hold_fdce_C_D)         0.070     1.942    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.763%)  route 0.121ns (46.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.594     1.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X59Y4          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.997 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[24]/Q
                         net (fo=3, routed)           0.121     2.118    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[23]
    SLICE_X58Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.864     2.465    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X58Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]/C
                         clock pessimism             -0.597     1.869    
    SLICE_X58Y4          FDCE (Hold_fdce_C_D)         0.057     1.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.064%)  route 0.141ns (49.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.594     1.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X61Y3          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141     1.997 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[30]/Q
                         net (fo=4, routed)           0.141     2.137    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[29]
    SLICE_X61Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.865     2.466    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X61Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
                         clock pessimism             -0.594     1.873    
    SLICE_X61Y1          FDCE (Hold_fdce_C_D)         0.066     1.939    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SWCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DAPLink_tri_o[15] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  DAPLink_tri_o_IBUF_BUFG[15]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X63Y1    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X63Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X64Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X65Y1    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X62Y8    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X64Y8    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X64Y8    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X64Y8    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X63Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X61Y1    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X61Y1    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X57Y3    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContErrReg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X57Y3    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContErrReg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X58Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/DapAbort_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X61Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/DapBank_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X60Y0    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X60Y1    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X59Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X59Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X63Y1    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X63Y1    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X63Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X63Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X64Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X64Y2    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y1    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y1    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X62Y8    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X64Y8    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       90.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.369ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.560ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 5.313ns (63.135%)  route 3.102ns (36.865%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.438     3.389    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.150     3.539 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           1.664     5.204    DAPLink_tri_o_IBUF__0[11]
    U16                  OBUF (Prop_obuf_I_O)         3.711     8.915 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.915    DAPLink_tri_o[11]
    U16                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                 90.560    

Slack (MET) :             90.741ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 5.051ns (61.350%)  route 3.182ns (38.650%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.244     3.196    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.320 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           1.938     5.258    usb_uart_txd_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476     8.734 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.734    usb_uart_txd
    R12                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                 90.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.369ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.442ns (60.224%)  route 0.952ns (39.776%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           0.499     1.219    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     1.264 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           0.453     1.717    usb_uart_txd_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     2.894 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.894    usb_uart_txd
    R12                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.420ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.534ns (62.735%)  route 0.911ns (37.265%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           0.580     1.299    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.042     1.341 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           0.331     1.673    DAPLink_tri_o_IBUF__0[11]
    U16                  OBUF (Prop_obuf_I_O)         1.272     2.945 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.945    DAPLink_tri_o[11]
    U16                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  3.420    






---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_m1_for_arty_s7_clk_wiz_0_0
  To Clock:  clkfbout_m1_for_arty_s7_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_m1_for_arty_s7_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y18   m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 3.642ns (39.130%)  route 5.666ns (60.871%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.571    -0.925    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X54Y9          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/Q
                         net (fo=1, routed)           1.013     0.606    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15]_0[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7/O
                         net (fo=1, routed)           0.000     0.730    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     0.947 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.041 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.840     1.881    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.316     2.197 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.317     2.513    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           1.206     3.843    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.499    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.727    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.955    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.069    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.417 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27]_i_1/O[1]
                         net (fo=6, routed)           0.778     6.196    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/pc_reg[31][10]
    SLICE_X47Y17         LUT4 (Prop_lut4_I0_O)        0.303     6.499 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5/O
                         net (fo=1, routed)           0.303     6.802    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.926 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_3/O
                         net (fo=4, routed)           0.744     7.669    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_27_20__6
    SLICE_X52Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.793 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_i_6/O
                         net (fo=1, routed)           0.465     8.258    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/au_zero
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.382 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/z_flag_mux_i_1/O
                         net (fo=1, routed)           0.000     8.382    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/nxt_z_flag_mux
    SLICE_X56Y18         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.446     8.467    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/HCLK
    SLICE_X56Y18         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg/C
                         clock pessimism              0.562     9.029    
                         clock uncertainty           -0.243     8.786    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.077     8.863    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 2.928ns (33.632%)  route 5.778ns (66.368%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.571    -0.925    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X54Y9          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/Q
                         net (fo=1, routed)           1.013     0.606    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15]_0[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7/O
                         net (fo=1, routed)           0.000     0.730    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     0.947 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.041 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.840     1.881    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.316     2.197 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.317     2.513    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           1.206     3.843    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.499    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.727    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.075 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/O[1]
                         net (fo=6, routed)           0.700     5.775    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15][1]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.303     6.078 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_2__0/O
                         net (fo=17, routed)          1.703     7.781    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[11]
    RAMB36_X2Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.496     8.516    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X2Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.243     8.836    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.270    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 3.377ns (36.554%)  route 5.862ns (63.446%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.571    -0.925    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X54Y9          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/Q
                         net (fo=1, routed)           1.013     0.606    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15]_0[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7/O
                         net (fo=1, routed)           0.000     0.730    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     0.947 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.041 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.840     1.881    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.316     2.197 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.317     2.513    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           1.206     3.843    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.499    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.727    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.056 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/O[3]
                         net (fo=7, routed)           1.204     6.260    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/pc_reg[31][0]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.306     6.566 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_4/O
                         net (fo=3, routed)           0.608     7.174    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/not_itcm_au0
    SLICE_X48Y21         LUT5 (Prop_lut5_I1_O)        0.124     7.298 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/biu_commit_reg_i_7/O
                         net (fo=1, routed)           0.674     7.972    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/biu_commit_au2__0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.096 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/biu_commit_reg_i_3/O
                         net (fo=1, routed)           0.000     8.096    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/u_dp/u_alu_dec/biu_commit_au__0
    SLICE_X48Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.313 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/biu_commit_reg_reg_i_1/O
                         net (fo=1, routed)           0.000     8.313    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit
    SLICE_X48Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.442     8.463    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HCLK
    SLICE_X48Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit_reg_reg/C
                         clock pessimism              0.562     9.025    
                         clock uncertainty           -0.243     8.782    
    SLICE_X48Y21         FDCE (Setup_fdce_C_D)        0.064     8.846    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit_reg_reg
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.928ns (33.823%)  route 5.729ns (66.177%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.571    -0.925    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X54Y9          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/Q
                         net (fo=1, routed)           1.013     0.606    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15]_0[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7/O
                         net (fo=1, routed)           0.000     0.730    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     0.947 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.041 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.840     1.881    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.316     2.197 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.317     2.513    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           1.206     3.843    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.499    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.727    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.075 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/O[1]
                         net (fo=6, routed)           0.700     5.775    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15][1]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.303     6.078 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_2__0/O
                         net (fo=17, routed)          1.653     7.732    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/ADDRARDADDR[11]
    RAMB36_X2Y6          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.492     8.512    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y6          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.243     8.832    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.266    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 2.697ns (31.242%)  route 5.935ns (68.758%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.571    -0.925    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X54Y9          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/Q
                         net (fo=1, routed)           1.013     0.606    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15]_0[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7/O
                         net (fo=1, routed)           0.000     0.730    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     0.947 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.041 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.840     1.881    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.316     2.197 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.317     2.513    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           1.206     3.843    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.499    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.848 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[0]
                         net (fo=6, routed)           0.653     5.501    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][0]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.299     5.800 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_7/O
                         net (fo=17, routed)          1.907     7.707    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[6]
    RAMB36_X2Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.496     8.516    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X2Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.243     8.836    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.270    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.928ns (34.030%)  route 5.676ns (65.970%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.571    -0.925    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X54Y9          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/Q
                         net (fo=1, routed)           1.013     0.606    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15]_0[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7/O
                         net (fo=1, routed)           0.000     0.730    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     0.947 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.041 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.840     1.881    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.316     2.197 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.317     2.513    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           1.206     3.843    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.499    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.727    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.075 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/O[1]
                         net (fo=6, routed)           0.700     5.775    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15][1]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.303     6.078 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_2__0/O
                         net (fo=17, routed)          1.601     7.679    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[11]
    RAMB36_X2Y5          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.487     8.507    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X2Y5          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_1/CLKARDCLK
                         clock pessimism              0.562     9.069    
                         clock uncertainty           -0.243     8.827    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.261    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_1
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 2.721ns (31.635%)  route 5.880ns (68.365%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.571    -0.925    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X54Y9          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/Q
                         net (fo=1, routed)           1.013     0.606    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15]_0[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7/O
                         net (fo=1, routed)           0.000     0.730    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     0.947 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.041 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.840     1.881    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.316     2.197 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.317     2.513    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           1.206     3.843    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.499    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.869 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[2]
                         net (fo=6, routed)           0.593     5.463    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][2]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.302     5.765 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_5/O
                         net (fo=17, routed)          1.912     7.676    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[8]
    RAMB36_X2Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.496     8.516    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X2Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.243     8.836    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.270    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 2.814ns (32.726%)  route 5.785ns (67.274%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.571    -0.925    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X54Y9          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/Q
                         net (fo=1, routed)           1.013     0.606    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15]_0[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7/O
                         net (fo=1, routed)           0.000     0.730    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     0.947 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.041 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.840     1.881    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.316     2.197 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.317     2.513    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           1.206     3.843    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.499    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.961 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.495     5.456    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][1]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     5.759 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_6/O
                         net (fo=17, routed)          1.914     7.674    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[7]
    RAMB36_X2Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.496     8.516    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X2Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.243     8.836    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.270    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.811ns (32.733%)  route 5.777ns (67.267%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.571    -0.925    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X54Y9          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/Q
                         net (fo=1, routed)           1.013     0.606    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15]_0[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7/O
                         net (fo=1, routed)           0.000     0.730    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     0.947 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.041 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.840     1.881    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.316     2.197 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.317     2.513    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           1.206     3.843    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.499    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.727    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.962 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/O[0]
                         net (fo=6, routed)           0.651     5.614    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15][0]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.299     5.913 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_3/O
                         net (fo=17, routed)          1.750     7.663    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[10]
    RAMB36_X2Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.496     8.516    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X2Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.243     8.836    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.270    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 3.642ns (39.712%)  route 5.529ns (60.288%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.571    -0.925    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X54Y9          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15][0]/Q
                         net (fo=1, routed)           1.013     0.606    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[15]_0[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7/O
                         net (fo=1, routed)           0.000     0.730    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_7_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     0.947 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.041 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.840     1.881    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.316     2.197 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.317     2.513    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           1.206     3.843    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.499    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.727    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.955    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.069    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.417 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27]_i_1/O[1]
                         net (fo=6, routed)           0.778     6.196    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/pc_reg[31][10]
    SLICE_X47Y17         LUT4 (Prop_lut4_I0_O)        0.303     6.499 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5/O
                         net (fo=1, routed)           0.303     6.802    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.926 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_3/O
                         net (fo=4, routed)           0.634     7.559    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/z_27_20__6
    SLICE_X44Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.683 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_i_4/O
                         net (fo=1, routed)           0.439     8.122    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_reg[31]_4
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.246 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/dtcm_sel_i_1/O
                         net (fo=1, routed)           0.000     8.246    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel
    SLICE_X46Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.439     8.460    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/HCLK
    SLICE_X46Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/C
                         clock pessimism              0.562     9.022    
                         clock uncertainty           -0.243     8.779    
    SLICE_X46Y21         FDCE (Setup_fdce_C_D)        0.077     8.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  0.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.266%)  route 0.227ns (61.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.565    -0.612    m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X32Y46         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/Q
                         net (fo=2, routed)           0.227    -0.244    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_axi_rdata[3]
    SLICE_X37Y45         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.834    -0.851    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y45         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.070    -0.278    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.135%)  route 0.239ns (62.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.563    -0.614    m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/s_axi_aclk
    SLICE_X35Y40         FDRE                                         r  m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.239    -0.235    m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[3]
    SLICE_X44Y40         FDRE                                         r  m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.835    -0.850    m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y40         FDRE                                         r  m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.072    -0.275    m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.318%)  route 0.237ns (62.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.563    -0.614    m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/s_axi_aclk
    SLICE_X35Y41         FDRE                                         r  m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.237    -0.237    m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[0]
    SLICE_X44Y40         FDRE                                         r  m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.835    -0.850    m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y40         FDRE                                         r  m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.070    -0.277    m1_for_arty_s7_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.453%)  route 0.235ns (62.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.566    -0.611    m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X32Y47         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/Q
                         net (fo=2, routed)           0.235    -0.235    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_axi_rdata[1]
    SLICE_X37Y45         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.834    -0.851    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y45         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.070    -0.278    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.611%)  route 0.213ns (53.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.557    -0.620    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X35Y31         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[21]/Q
                         net (fo=1, routed)           0.213    -0.266    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[21]
    SLICE_X36Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.221 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[21]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.221    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[21]_i_1__1_n_0
    SLICE_X36Y32         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.826    -0.859    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X36Y32         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.091    -0.265    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.794%)  route 0.213ns (60.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.553    -0.624    m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/s_axi_aclk
    SLICE_X36Y26         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.213    -0.270    m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[16]
    SLICE_X35Y28         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.821    -0.864    m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y28         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism              0.502    -0.361    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.047    -0.314    m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.212ns (50.357%)  route 0.209ns (49.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.569    -0.608    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X12Y47         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.209    -0.235    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X15Y50         LUT4 (Prop_lut4_I2_O)        0.048    -0.187 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0
    SLICE_X15Y50         FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.833    -0.852    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X15Y50         FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                         clock pessimism              0.507    -0.345    
    SLICE_X15Y50         FDSE (Hold_fdse_C_D)         0.107    -0.238    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.560    -0.617    m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y35         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  m1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                         net (fo=1, routed)           0.110    -0.366    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y34         SRLC32E                                      r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.827    -0.858    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y34         SRLC32E                                      r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.254    -0.603    
    SLICE_X34Y34         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.420    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.504%)  route 0.252ns (57.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.566    -0.611    m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y49         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=8, routed)           0.252    -0.219    m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.174 r  m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X30Y52         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.828    -0.856    m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y52         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                         clock pessimism              0.507    -0.349    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120    -0.229    m1_for_arty_s7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.183ns (41.726%)  route 0.256ns (58.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.560    -0.617    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X36Y50         FDRE                                         r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=46, routed)          0.256    -0.221    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/en_16x_Baud
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.042    -0.179 r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/frame_err_ocrd_i_1/O
                         net (fo=1, routed)           0.000    -0.179    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3_n_3
    SLICE_X36Y48         FDRE                                         r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.835    -0.850    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X36Y48         FDRE                                         r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/C
                         clock pessimism              0.507    -0.342    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.107    -0.235    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71     m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71     m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71     m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71     m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71     m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71     m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71     m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71     m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y12     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y12     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y17     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y17     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y17     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y17     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y17     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y17     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y17     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y17     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y70     m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y70     m1_for_arty_s7_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.893ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.184ns (36.325%)  route 5.581ns (63.675%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.614    -0.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.561     3.132    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           1.001     4.283    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.332     4.615 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.168     5.783    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.907 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=9, routed)           0.992     6.900    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_33_out__0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.024 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[3]_i_1/O
                         net (fo=2, routed)           0.859     7.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[3]
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y8           FDRE (Setup_fdre_C_D)       -0.063    18.775    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                 10.893    

Slack (MET) :             11.047ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 3.420ns (39.554%)  route 5.226ns (60.446%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.614    -0.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.561     3.132    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           1.001     4.283    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.332     4.615 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.228     5.843    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.152     5.995 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          0.897     6.892    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X7Y8           LUT5 (Prop_lut5_I3_O)        0.332     7.224 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[4]_i_1/O
                         net (fo=2, routed)           0.539     7.764    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[2]
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y8           FDRE (Setup_fdre_C_D)       -0.028    18.810    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 11.047    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 3.184ns (37.087%)  route 5.401ns (62.913%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.614    -0.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.561     3.132    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           1.001     4.283    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.332     4.615 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.168     5.783    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.907 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=9, routed)           0.848     6.755    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_33_out__0
    SLICE_X6Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.879 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.823     7.703    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y8           FDRE (Setup_fdre_C_D)       -0.061    18.777    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.118ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 3.184ns (37.528%)  route 5.300ns (62.472%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.614    -0.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.561     3.132    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           1.001     4.283    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.332     4.615 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.168     5.783    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.907 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=9, routed)           0.848     6.755    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_33_out__0
    SLICE_X6Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.879 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.722     7.602    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X9Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.453    18.474    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X9Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.576    19.050    
                         clock uncertainty           -0.264    18.786    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)       -0.067    18.719    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 11.118    

Slack (MET) :             11.186ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 3.184ns (38.464%)  route 5.094ns (61.536%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.614    -0.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.561     3.132    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           1.001     4.283    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.332     4.615 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.228     5.843    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     5.967 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.352     6.319    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_019_in
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.443 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.952     7.395    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X9Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.453    18.474    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X9Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.576    19.050    
                         clock uncertainty           -0.264    18.786    
    SLICE_X9Y5           FDRE (Setup_fdre_C_CE)      -0.205    18.581    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 11.186    

Slack (MET) :             11.186ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 3.184ns (38.464%)  route 5.094ns (61.536%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.614    -0.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.561     3.132    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           1.001     4.283    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.332     4.615 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.228     5.843    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     5.967 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.352     6.319    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_019_in
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.443 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.952     7.395    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X9Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.453    18.474    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X9Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
                         clock pessimism              0.576    19.050    
                         clock uncertainty           -0.264    18.786    
    SLICE_X9Y5           FDRE (Setup_fdre_C_CE)      -0.205    18.581    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 11.186    

Slack (MET) :             11.212ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 3.210ns (38.867%)  route 5.049ns (61.133%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.614    -0.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.561     3.132    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.860     4.142    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.332     4.474 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.253     5.728    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__2
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.124     5.852 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[5]_i_2/O
                         net (fo=1, routed)           0.730     6.582    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[5]_i_2_n_0
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.150     6.732 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[5]_i_1/O
                         net (fo=1, routed)           0.644     7.376    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[5]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.520    18.541    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[5]/C
                         clock pessimism              0.562    19.103    
                         clock uncertainty           -0.264    18.839    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)       -0.251    18.588    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                 11.212    

Slack (MET) :             11.238ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 3.184ns (38.298%)  route 5.130ns (61.702%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.614    -0.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.561     3.132    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           1.001     4.283    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.332     4.615 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.228     5.843    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     5.967 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.821     6.788    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/Serial_Dout_019_in
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.124     6.912 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           0.519     7.431    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y8           FDRE (Setup_fdre_C_CE)      -0.169    18.669    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 11.238    

Slack (MET) :             11.238ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 3.184ns (38.298%)  route 5.130ns (61.702%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.614    -0.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.561     3.132    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           1.001     4.283    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.332     4.615 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.228     5.843    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     5.967 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.821     6.788    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/Serial_Dout_019_in
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.124     6.912 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           0.519     7.431    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y8           FDRE (Setup_fdre_C_CE)      -0.169    18.669    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 11.238    

Slack (MET) :             11.238ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 3.184ns (38.298%)  route 5.130ns (61.702%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.614    -0.883    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.561     3.132    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150     3.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           1.001     4.283    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.332     4.615 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.228     5.843    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     5.967 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.821     6.788    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/Serial_Dout_019_in
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.124     6.912 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           0.519     7.431    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y8           FDRE (Setup_fdre_C_CE)      -0.169    18.669    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 11.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.785%)  route 0.259ns (58.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.565    -0.612    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X36Y3          FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDSE (Prop_fdse_C_Q)         0.141    -0.471 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/Q
                         net (fo=3, routed)           0.259    -0.212    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/almost_full
    SLICE_X35Y4          LUT4 (Prop_lut4_I1_O)        0.045    -0.167 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int0/O
                         net (fo=1, routed)           0.000    -0.167    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int0__0
    SLICE_X35Y4          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.833    -0.852    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X35Y4          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int_reg/C
                         clock pessimism              0.502    -0.349    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.092    -0.257    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int_reg
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[7].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.733%)  route 0.152ns (54.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.568    -0.609    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X9Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[7].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[7].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.152    -0.330    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/addra[0]
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.880    -0.804    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.253    -0.551    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.421    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.112%)  route 0.259ns (66.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.594    -0.583    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X7Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.128    -0.455 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/Q
                         net (fo=1, routed)           0.259    -0.197    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB18_X0Y2          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.879    -0.805    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y2          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.532    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.242    -0.290    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/spi_addr_wrap_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SPI_24_WRAP_ADDR_REG_GEN.spi_addr_wrap_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X3Y28          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/spi_addr_wrap_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/spi_addr_wrap_1_reg[23]/Q
                         net (fo=1, routed)           0.054    -0.395    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[23].TRANS_ADDR_SYNC_AXI2SPI_CDC/spi_addr_wrap_1_reg[23][0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.350 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[23].TRANS_ADDR_SYNC_AXI2SPI_CDC/SPI_24_WRAP_ADDR_REG_GEN.spi_addr_wrap[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.350    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS_n_104
    SLICE_X2Y28          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SPI_24_WRAP_ADDR_REG_GEN.spi_addr_wrap_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.856    -0.829    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y28          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SPI_24_WRAP_ADDR_REG_GEN.spi_addr_wrap_reg[23]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.456    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SPI_24_WRAP_ADDR_REG_GEN.spi_addr_wrap_reg[23]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.577%)  route 0.320ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.594    -0.583    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X7Y8           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/Q
                         net (fo=1, routed)           0.320    -0.122    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X0Y2          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.879    -0.805    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y2          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.532    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.236    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.564    -0.613    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X9Y36          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[14]/Q
                         net (fo=2, routed)           0.066    -0.406    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[31][6]
    SLICE_X8Y36          LUT5 (Prop_lut5_I0_O)        0.045    -0.361 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS_n_126
    SLICE_X8Y36          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.833    -0.852    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X8Y36          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[6]/C
                         clock pessimism              0.251    -0.600    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121    -0.479    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.595    -0.582    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.386    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X5Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.866    -0.819    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.236    -0.582    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.078    -0.504    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y18          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.393    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X5Y18          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.857    -0.828    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y18          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.076    -0.513    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.595    -0.582    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.386    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X5Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.866    -0.819    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.236    -0.582    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.076    -0.506    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.593    -0.584    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y10          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.388    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X7Y10          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.864    -0.821    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y10          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.236    -0.584    
    SLICE_X7Y10          FDRE (Hold_fdre_C_D)         0.076    -0.508    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qspi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y6      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y8      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y14     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y2      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y0      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y1      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y13     m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y5      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y6      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y33      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y33      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y33      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y33      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y33      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y33      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y7       m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/EB_command_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y7       m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y7       m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y7       m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y7       m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y7       m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y7       m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y7       m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y7       m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y6       m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        7.116ns  (logic 1.076ns (15.120%)  route 6.040ns (84.880%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.745     1.201    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.325 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.468     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.917 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.828     2.745    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.869 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           1.156     4.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124     4.149 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=5, routed)           0.467     4.616    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.124     4.740 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Busreq_cdc_check_i_1/O
                         net (fo=2, routed)           2.377     7.116    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/NextBusreq
    SLICE_X63Y2          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y2          FDCE (Setup_fdce_C_D)       -0.047     7.953    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        7.054ns  (logic 1.076ns (15.253%)  route 5.978ns (84.747%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.745     1.201    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.325 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.468     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.917 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.828     2.745    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.869 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           1.156     4.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124     4.149 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=5, routed)           0.467     4.616    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.124     4.740 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Busreq_cdc_check_i_1/O
                         net (fo=2, routed)           2.315     7.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/NextBusreq
    SLICE_X63Y2          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y2          FDCE (Setup_fdce_C_D)       -0.061     7.939    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.312ns  (logic 1.076ns (17.047%)  route 5.236ns (82.953%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.745     1.201    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.325 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.468     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.917 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.387     2.304    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I1_O)        0.124     2.428 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.597     3.026    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     3.150 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           2.011     5.161    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.027     6.312    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X62Y8          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X62Y8          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.312ns  (logic 1.076ns (17.047%)  route 5.236ns (82.953%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.745     1.201    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.325 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.468     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.917 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.387     2.304    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I1_O)        0.124     2.428 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.597     3.026    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     3.150 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           2.011     5.161    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.027     6.312    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X62Y8          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X62Y8          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[4]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.340ns  (logic 1.076ns (16.973%)  route 5.264ns (83.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.745     1.201    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.325 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.468     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.917 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.387     2.304    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I1_O)        0.124     2.428 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.597     3.026    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     3.150 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           2.011     5.161    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.055     6.340    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X64Y8          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.169     7.831    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.340ns  (logic 1.076ns (16.973%)  route 5.264ns (83.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.745     1.201    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.325 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.468     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.917 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.387     2.304    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I1_O)        0.124     2.428 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.597     3.026    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     3.150 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           2.011     5.161    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.055     6.340    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X64Y8          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.169     7.831    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.340ns  (logic 1.076ns (16.973%)  route 5.264ns (83.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.745     1.201    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.325 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.468     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.917 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.387     2.304    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I1_O)        0.124     2.428 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.597     3.026    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     3.150 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           2.011     5.161    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.055     6.340    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X64Y8          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.169     7.831    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[3]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/DapAbort_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.506ns  (logic 1.076ns (16.538%)  route 5.430ns (83.462%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.745     1.201    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.325 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.468     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.917 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.387     2.304    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I1_O)        0.124     2.428 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.597     3.026    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     3.150 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           3.233     6.382    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.506 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/DapAbort_i_1/O
                         net (fo=1, routed)           0.000     6.506    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/DapAbort_i_1_n_0
    SLICE_X58Y2          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/DapAbort_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y2          FDCE (Setup_fdce_C_D)        0.029     8.029    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/DapAbort_reg
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WBufReq_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.435ns  (logic 1.076ns (16.720%)  route 5.359ns (83.280%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.745     1.201    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.325 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.468     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.917 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.387     2.304    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I1_O)        0.124     2.428 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.597     3.026    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     3.150 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           3.162     6.311    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.435 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WBufReq_i_1/O
                         net (fo=1, routed)           0.000     6.435    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WBufReq_i_1_n_0
    SLICE_X58Y2          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WBufReq_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y2          FDCE (Setup_fdce_C_D)        0.031     8.031    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WBufReq_reg
  -------------------------------------------------------------------
                         required time                          8.031    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.167ns  (logic 1.076ns (17.447%)  route 5.091ns (82.553%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.745     1.201    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.325 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.468     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.917 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.387     2.304    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I1_O)        0.124     2.428 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.597     3.026    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124     3.150 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           2.011     5.161    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          0.883     6.167    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X58Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y4          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  1.628    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        8.420ns  (logic 4.056ns (48.166%)  route 4.365ns (51.834%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 89.072 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.568    89.072    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X37Y47         FDSE                                         r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDSE (Prop_fdse_C_Q)         0.456    89.528 r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           2.426    91.954    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.124    92.078 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           1.938    94.016    usb_uart_txd_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476    97.492 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    97.492    usb_uart_txd
    R12                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -97.492    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        8.403ns  (logic 4.317ns (51.373%)  route 4.086ns (48.627%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 89.072 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.568    89.072    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X37Y47         FDSE                                         r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDSE (Prop_fdse_C_Q)         0.456    89.528 r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           2.422    91.950    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.150    92.100 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           1.664    93.764    DAPLink_tri_o_IBUF__0[11]
    U16                  OBUF (Prop_obuf_I_O)         3.711    97.475 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    97.475    DAPLink_tri_o[11]
    U16                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -97.475    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        7.007ns  (logic 3.994ns (57.004%)  route 3.013ns (42.996%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 89.047 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.544    89.047    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y65         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDSE (Prop_fdse_C_Q)         0.456    89.503 f  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           3.013    92.516    led_4bits_tri_iobuf_0/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.538    96.054 r  led_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    96.054    led_4bits_tri_io[0]
    E18                                                               r  led_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -96.054    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.819ns  (logic 4.124ns (60.481%)  route 2.695ns (39.519%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 89.045 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.542    89.045    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y67         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDSE (Prop_fdse_C_Q)         0.419    89.464 f  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/Q
                         net (fo=3, routed)           2.695    92.159    rgb_led_tri_iobuf_0/T
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.705    95.864 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    95.864    rgb_led_tri_io[0]
    J15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.864    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.801ns  (logic 3.989ns (58.660%)  route 2.811ns (41.340%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 89.049 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.546    89.049    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y64         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDSE (Prop_fdse_C_Q)         0.456    89.505 f  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           2.811    92.317    led_4bits_tri_iobuf_3/T
    H15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.533    95.850 r  led_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    95.850    led_4bits_tri_io[3]
    H15                                                               r  led_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.850    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.783ns  (logic 3.981ns (58.681%)  route 2.803ns (41.319%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 89.049 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.546    89.049    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y64         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456    89.505 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           2.803    92.308    led_4bits_tri_iobuf_1/I
    F13                  OBUFT (Prop_obuft_I_O)       3.525    95.832 r  led_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    95.832    led_4bits_tri_io[1]
    F13                                                               r  led_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.832    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.757ns  (logic 4.128ns (61.089%)  route 2.629ns (38.911%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 89.045 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.542    89.045    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y67         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDSE (Prop_fdse_C_Q)         0.419    89.464 f  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           2.629    92.093    rgb_led_tri_iobuf_1/T
    G17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.709    95.802 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    95.802    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.802    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.734ns  (logic 3.994ns (59.311%)  route 2.740ns (40.689%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 89.047 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.544    89.047    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y65         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDSE (Prop_fdse_C_Q)         0.456    89.503 f  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           2.740    92.243    led_4bits_tri_iobuf_2/T
    E13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.538    95.782 r  led_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    95.782    led_4bits_tri_io[2]
    E13                                                               r  led_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.782    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.682ns  (logic 4.003ns (59.904%)  route 2.679ns (40.096%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 89.045 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.542    89.045    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y67         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDSE (Prop_fdse_C_Q)         0.456    89.501 f  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           2.679    92.180    rgb_led_tri_iobuf_3/T
    E15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    95.727 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    95.727    rgb_led_tri_io[3]
    E15                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.727    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.620ns  (logic 3.992ns (60.307%)  route 2.628ns (39.693%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 89.045 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.542    89.045    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y67         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.456    89.501 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           2.628    92.129    rgb_led_tri_iobuf_5/I
    E14                  OBUFT (Prop_obuft_I_O)       3.536    95.665 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000    95.665    rgb_led_tri_io[5]
    E14                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.665    
  -------------------------------------------------------------------
                         slack                                  2.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.965ns (49.970%)  route 0.966ns (50.030%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.553    -0.624    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y67         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           0.966     0.483    rgb_led_tri_iobuf_4/T
    F18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.307 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     1.307    rgb_led_tri_io[4]
    F18                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.965ns (49.418%)  route 0.988ns (50.582%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.553    -0.624    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y67         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           0.988     0.504    rgb_led_tri_iobuf_5/T
    E14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.328 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     1.328    rgb_led_tri_io[5]
    E14                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.965ns (48.516%)  route 1.024ns (51.484%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.555    -0.622    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y65         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDSE (Prop_fdse_C_Q)         0.141    -0.481 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.024     0.543    led_4bits_tri_iobuf_1/T
    F13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.367 r  led_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     1.367    led_4bits_tri_io[1]
    F13                                                               r  led_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.965ns (48.154%)  route 1.039ns (51.846%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.553    -0.624    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y67         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.039     0.556    rgb_led_tri_iobuf_2/T
    F15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.380 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     1.380    rgb_led_tri_io[2]
    F15                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.965ns (47.536%)  route 1.065ns (52.464%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.553    -0.624    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y67         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.065     0.582    rgb_led_tri_iobuf_3/T
    E15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.406 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     1.406    rgb_led_tri_io[3]
    E15                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.005ns (48.976%)  route 1.047ns (51.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.553    -0.624    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y67         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDSE (Prop_fdse_C_Q)         0.128    -0.496 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           1.047     0.551    rgb_led_tri_iobuf_1/T
    G17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     1.428 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     1.428    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.965ns (46.955%)  route 1.090ns (53.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.555    -0.622    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y65         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDSE (Prop_fdse_C_Q)         0.141    -0.481 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.090     0.609    led_4bits_tri_iobuf_2/T
    E13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.433 r  led_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     1.433    led_4bits_tri_io[2]
    E13                                                               r  led_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 1.005ns (48.789%)  route 1.055ns (51.211%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.553    -0.624    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y67         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDSE (Prop_fdse_C_Q)         0.128    -0.496 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/Q
                         net (fo=3, routed)           1.055     0.559    rgb_led_tri_iobuf_0/T
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     1.436 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     1.436    rgb_led_tri_io[0]
    J15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.965ns (46.186%)  route 1.124ns (53.814%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.555    -0.622    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y64         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDSE (Prop_fdse_C_Q)         0.141    -0.481 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.124     0.643    led_4bits_tri_iobuf_3/T
    H15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.467 r  led_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     1.467    led_4bits_tri_io[3]
    H15                                                               r  led_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.965ns (45.737%)  route 1.145ns (54.263%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.555    -0.622    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y65         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDSE (Prop_fdse_C_Q)         0.141    -0.481 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.145     0.664    led_4bits_tri_iobuf_0/T
    E18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.488 r  led_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     1.488    led_4bits_tri_io[0]
    E18                                                               r  led_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  1.078    





---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.678ns  (logic 1.532ns (26.981%)  route 4.146ns (73.019%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/Q
                         net (fo=2, routed)           0.796     1.215    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[31]
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297     1.512 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=30, routed)          0.513     2.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.118     2.143 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.554     2.697    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbRdWr_cdc_check_reg
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.326     3.023 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20/O
                         net (fo=2, routed)           1.059     4.082    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9/O
                         net (fo=2, routed)           0.433     4.639    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.297     5.060    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.494     5.678    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y4          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.678ns  (logic 1.532ns (26.981%)  route 4.146ns (73.019%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/Q
                         net (fo=2, routed)           0.796     1.215    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[31]
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297     1.512 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=30, routed)          0.513     2.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.118     2.143 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.554     2.697    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbRdWr_cdc_check_reg
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.326     3.023 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20/O
                         net (fo=2, routed)           1.059     4.082    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9/O
                         net (fo=2, routed)           0.433     4.639    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.297     5.060    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.494     5.678    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y4          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.678ns  (logic 1.532ns (26.981%)  route 4.146ns (73.019%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/Q
                         net (fo=2, routed)           0.796     1.215    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[31]
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297     1.512 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=30, routed)          0.513     2.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.118     2.143 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.554     2.697    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbRdWr_cdc_check_reg
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.326     3.023 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20/O
                         net (fo=2, routed)           1.059     4.082    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9/O
                         net (fo=2, routed)           0.433     4.639    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.297     5.060    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.494     5.678    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y4          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.678ns  (logic 1.532ns (26.981%)  route 4.146ns (73.019%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/Q
                         net (fo=2, routed)           0.796     1.215    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[31]
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297     1.512 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=30, routed)          0.513     2.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.118     2.143 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.554     2.697    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbRdWr_cdc_check_reg
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.326     3.023 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20/O
                         net (fo=2, routed)           1.059     4.082    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9/O
                         net (fo=2, routed)           0.433     4.639    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.297     5.060    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.494     5.678    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y4          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y4          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.675ns  (logic 1.532ns (26.996%)  route 4.143ns (73.004%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/Q
                         net (fo=2, routed)           0.796     1.215    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[31]
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297     1.512 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=30, routed)          0.513     2.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.118     2.143 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.554     2.697    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbRdWr_cdc_check_reg
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.326     3.023 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20/O
                         net (fo=2, routed)           1.059     4.082    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9/O
                         net (fo=2, routed)           0.433     4.639    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.297     5.060    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.491     5.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y5          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y5          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.675ns  (logic 1.532ns (26.996%)  route 4.143ns (73.004%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/Q
                         net (fo=2, routed)           0.796     1.215    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[31]
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297     1.512 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=30, routed)          0.513     2.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.118     2.143 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.554     2.697    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbRdWr_cdc_check_reg
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.326     3.023 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20/O
                         net (fo=2, routed)           1.059     4.082    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9/O
                         net (fo=2, routed)           0.433     4.639    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.297     5.060    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.491     5.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y5          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y5          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.675ns  (logic 1.532ns (26.996%)  route 4.143ns (73.004%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/Q
                         net (fo=2, routed)           0.796     1.215    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[31]
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297     1.512 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=30, routed)          0.513     2.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.118     2.143 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.554     2.697    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbRdWr_cdc_check_reg
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.326     3.023 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20/O
                         net (fo=2, routed)           1.059     4.082    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9/O
                         net (fo=2, routed)           0.433     4.639    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.297     5.060    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.491     5.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y5          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y5          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.675ns  (logic 1.532ns (26.996%)  route 4.143ns (73.004%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/Q
                         net (fo=2, routed)           0.796     1.215    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[31]
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297     1.512 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=30, routed)          0.513     2.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.118     2.143 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.554     2.697    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbRdWr_cdc_check_reg
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.326     3.023 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20/O
                         net (fo=2, routed)           1.059     4.082    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9/O
                         net (fo=2, routed)           0.433     4.639    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.297     5.060    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.491     5.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y5          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y5          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.535ns  (logic 1.532ns (27.679%)  route 4.003ns (72.321%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/Q
                         net (fo=2, routed)           0.796     1.215    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[31]
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297     1.512 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=30, routed)          0.513     2.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.118     2.143 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.554     2.697    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbRdWr_cdc_check_reg
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.326     3.023 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20/O
                         net (fo=2, routed)           1.059     4.082    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9/O
                         net (fo=2, routed)           0.433     4.639    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.297     5.060    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.351     5.535    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y6          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y6          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.535ns  (logic 1.532ns (27.679%)  route 4.003ns (72.321%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/C
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/Q
                         net (fo=2, routed)           0.796     1.215    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[31]
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297     1.512 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=30, routed)          0.513     2.025    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.118     2.143 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.554     2.697    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbRdWr_cdc_check_reg
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.326     3.023 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20/O
                         net (fo=2, routed)           1.059     4.082    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_20_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9/O
                         net (fo=2, routed)           0.433     4.639    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.297     5.060    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.351     5.535    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y6          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y6          FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  2.260    





---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.700ns (34.632%)  route 3.208ns (65.368%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           2.541     4.492    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/IRQ[7]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.616 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]_i_5/O
                         net (fo=1, routed)           0.667     5.283    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_haddr_q_reg[8]
    SLICE_X32Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.407 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_pend_state[12]_i_1/O
                         net (fo=1, routed)           0.000     5.407    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/D[11]
    SLICE_X32Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.443     8.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X32Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/C
                         clock pessimism              0.000     8.464    
                         clock uncertainty           -0.910     7.554    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)        0.031     7.585    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]
  -------------------------------------------------------------------
                         required time                          7.585    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.452ns (35.270%)  route 2.664ns (64.730%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           2.664     4.616    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/CFGITCMEN[0]
    SLICE_X35Y21         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.435     8.456    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X35Y21         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/C
                         clock pessimism              0.000     8.456    
                         clock uncertainty           -0.910     7.546    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)       -0.105     7.441    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.452ns (43.599%)  route 1.878ns (56.401%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.878     3.829    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/IRQ[7]
    SLICE_X32Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.443     8.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X32Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/C
                         clock pessimism              0.000     8.464    
                         clock uncertainty           -0.910     7.554    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)       -0.067     7.487    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  3.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.220ns (19.781%)  route 0.891ns (80.219%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           0.891     1.610    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/IRQ[7]
    SLICE_X32Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.829    -0.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X32Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/C
                         clock pessimism              0.000    -0.856    
                         clock uncertainty            0.910     0.054    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.070     0.124    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.265ns (20.321%)  route 1.038ns (79.679%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.038     1.757    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/IRQ[7]
    SLICE_X32Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_pend_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.802    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/D[11]
    SLICE_X32Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.829    -0.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X32Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/C
                         clock pessimism              0.000    -0.856    
                         clock uncertainty            0.910     0.054    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.092     0.146    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.220ns (15.738%)  route 1.176ns (84.262%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.176     1.896    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/CFGITCMEN[0]
    SLICE_X35Y21         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.821    -0.864    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X35Y21         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/C
                         clock pessimism              0.000    -0.864    
                         clock uncertainty            0.910     0.046    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.061     0.107    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  1.789    





---------------------------------------------------------------------------------------------------
From Clock:  cclk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 qspi_flash_io0_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.465ns  (logic 1.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    K17                                               0.000     7.500 r  qspi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         1.465     8.965 r  qspi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.965    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y48         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 qspi_flash_io1_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    K18                                               0.000     7.500 r  qspi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         1.455     8.955 r  qspi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.955    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y47         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 qspi_flash_io2_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.437ns  (logic 1.437ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    L14                                               0.000     7.500 r  qspi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         1.437     8.937 r  qspi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.937    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y46         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y46         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 qspi_flash_io3_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.432ns  (logic 1.432ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    M15                                               0.000     7.500 r  qspi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io3_iobuf/IO
    M15                  IBUF (Prop_ibuf_I_O)         1.432     8.932 r  qspi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.932    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y45         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y45         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.334ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.334ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.402ns  (logic 0.478ns (34.097%)  route 0.924ns (65.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.924     1.402    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X9Y12          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)       -0.264    19.736    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                 18.334    

Slack (MET) :             18.536ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.246ns  (logic 0.478ns (38.352%)  route 0.768ns (61.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.768     1.246    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[6]
    SLICE_X6Y2           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.218    19.782    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                 18.536    

Slack (MET) :             18.551ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.229ns  (logic 0.419ns (34.088%)  route 0.810ns (65.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.810     1.229    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[6]
    SLICE_X6Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)       -0.220    19.780    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                 18.551    

Slack (MET) :             18.572ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.162ns  (logic 0.419ns (36.048%)  route 0.743ns (63.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.743     1.162    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X0Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.266    19.734    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 18.572    

Slack (MET) :             18.645ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.090ns  (logic 0.419ns (38.432%)  route 0.671ns (61.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.671     1.090    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X5Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)       -0.265    19.735    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 18.645    

Slack (MET) :             18.658ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.070ns  (logic 0.478ns (44.676%)  route 0.592ns (55.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.592     1.070    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y28          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.272    19.728    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 18.658    

Slack (MET) :             18.660ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.124ns  (logic 0.478ns (42.524%)  route 0.646ns (57.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.646     1.124    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X8Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)       -0.216    19.784    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.784    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 18.660    

Slack (MET) :             18.666ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.117ns  (logic 0.419ns (37.528%)  route 0.698ns (62.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.698     1.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X10Y2          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)       -0.217    19.783    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 18.666    

Slack (MET) :             18.676ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.652%)  route 0.638ns (60.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.638     1.057    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X1Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.267    19.733    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 18.676    

Slack (MET) :             18.677ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.152%)  route 0.581ns (54.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.581     1.059    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X9Y30          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)       -0.264    19.736    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 18.677    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cclk

Setup :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_ss_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.895ns  (logic 3.975ns (67.435%)  route 1.920ns (32.565%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/C
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/Q
                         net (fo=1, routed)           1.920     2.376    qspi_flash_ss_iobuf/T
    M13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     5.895 r  qspi_flash_ss_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.895    qspi_flash_ss_io
    M13                                                               r  qspi_flash_ss_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io3_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.859ns  (logic 4.004ns (68.344%)  route 1.855ns (31.656%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/Q
                         net (fo=1, routed)           1.855     2.373    qspi_flash_io3_iobuf/I
    M15                  OBUFT (Prop_obuft_I_O)       3.486     5.859 r  qspi_flash_io3_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.859    qspi_flash_io3_io
    M15                                                               r  qspi_flash_io3_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io0_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.818ns  (logic 4.053ns (69.666%)  route 1.765ns (30.334%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/Q
                         net (fo=1, routed)           1.765     2.283    qspi_flash_io0_iobuf/T
    K17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.535     5.818 r  qspi_flash_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.818    qspi_flash_io0_io
    K17                                                               r  qspi_flash_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io1_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.745ns  (logic 3.981ns (69.297%)  route 1.764ns (30.703%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/Q
                         net (fo=1, routed)           1.764     2.220    qspi_flash_io1_iobuf/T
    K18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.525     5.745 r  qspi_flash_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.745    qspi_flash_io1_io
    K18                                                               r  qspi_flash_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io2_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.686ns  (logic 4.009ns (70.513%)  route 1.677ns (29.487%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/Q
                         net (fo=1, routed)           1.677     2.195    qspi_flash_io2_iobuf/I
    L14                  OBUFT (Prop_obuft_I_O)       3.491     5.686 r  qspi_flash_io2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.686    qspi_flash_io2_io
    L14                                                               r  qspi_flash_io2_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  1.314    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.648%)  route 0.977ns (65.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.977     1.495    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X13Y24         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)       -0.105     9.895    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.352ns  (logic 0.419ns (31.001%)  route 0.933ns (68.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.933     1.352    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y11          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)       -0.222     9.778    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.280ns  (logic 0.419ns (32.738%)  route 0.861ns (67.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.861     1.280    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X14Y22         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)       -0.220     9.780    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.231ns  (logic 0.478ns (38.842%)  route 0.753ns (61.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.753     1.231    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X7Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.267     9.733    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.508ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.228ns  (logic 0.478ns (38.929%)  route 0.750ns (61.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.750     1.228    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)       -0.264     9.736    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.508    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.181ns  (logic 0.419ns (35.484%)  route 0.762ns (64.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.762     1.181    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X7Y10          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y10          FDRE (Setup_fdre_C_D)       -0.266     9.734    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.586ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.010%)  route 0.778ns (64.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.778     1.197    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X6Y11          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)       -0.217     9.783    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  8.586    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.093ns  (logic 0.478ns (43.742%)  route 0.615ns (56.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.615     1.093    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X13Y24         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)       -0.265     9.735    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.647ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.258ns  (logic 0.518ns (41.163%)  route 0.740ns (58.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.740     1.258    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y2           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)       -0.095     9.905    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  8.647    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.074ns  (logic 0.478ns (44.508%)  route 0.596ns (55.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.596     1.074    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X5Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)       -0.270     9.730    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  8.656    





---------------------------------------------------------------------------------------------------
From Clock:  dap_qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 1.451ns (53.152%)  route 1.279ns (46.848%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 18.532 - 20.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.627    -0.869    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.399     1.048    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.150     1.198 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.813     3.011    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.179 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.179    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    14.679    
    V13                                               0.000    14.679 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    14.679    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         1.451    16.130 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           1.279    17.409    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X1Y20          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.511    18.532    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y20          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.483    19.015    
                         clock uncertainty           -0.493    18.522    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)       -0.067    18.455    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.455    
                         arrival time                         -17.409    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 1.451ns (54.187%)  route 1.227ns (45.813%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.627    -0.869    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.399     1.048    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.150     1.198 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.813     3.011    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.179 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.179    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    14.679    
    V15                                               0.000    14.679 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    14.679    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         1.451    16.130 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           1.227    17.357    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X1Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.514    18.535    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.483    19.018    
                         clock uncertainty           -0.493    18.525    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)       -0.040    18.485    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -17.357    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 1.455ns (61.886%)  route 0.896ns (38.114%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.627    -0.869    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.399     1.048    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.150     1.198 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.813     3.011    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.179 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.179    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    14.679    
    U12                                               0.000    14.679 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    14.679    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         1.455    16.133 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.896    17.029    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X1Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.520    18.541    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.483    19.024    
                         clock uncertainty           -0.493    18.531    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.067    18.464    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -17.029    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 1.437ns (61.526%)  route 0.899ns (38.474%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 18.542 - 20.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.627    -0.869    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.399     1.048    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.150     1.198 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.813     3.011    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.179 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.179    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    14.679    
    T12                                               0.000    14.679 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    14.679    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         1.437    16.116 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.899    17.014    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X0Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.521    18.542    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.483    19.025    
                         clock uncertainty           -0.493    18.532    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)       -0.047    18.485    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -17.014    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.627    -0.869    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.399     1.048    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.150     1.198 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.813     3.011    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.179 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.179    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    14.679    
    U12                                               0.000    14.679 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    14.679    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         1.455    16.133 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.133    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y8          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.133    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.627    -0.869    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.399     1.048    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.150     1.198 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.813     3.011    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.179 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.179    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    14.679    
    V13                                               0.000    14.679 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    14.679    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         1.451    16.130 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.130    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y7          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.627    -0.869    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.399     1.048    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.150     1.198 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.813     3.011    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.179 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.179    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    14.679    
    V15                                               0.000    14.679 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    14.679    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         1.451    16.130 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.130    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y9          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 1.437ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.627    -0.869    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.399     1.048    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.150     1.198 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.813     3.011    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.179 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.179    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    14.679    
    T12                                               0.000    14.679 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    14.679    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         1.437    16.116 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.116    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y6          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.116    
  -------------------------------------------------------------------
                         slack                                  2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.716ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.205ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.596     0.171    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.042     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.394     0.607    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.756 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.756    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.756    
    T12                                               0.000     3.756 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     3.756    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         0.205     3.961 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000     3.961    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.731ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.596     0.171    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.042     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.394     0.607    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.756 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.756    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.756    
    V15                                               0.000     3.756 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     3.756    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         0.219     3.975 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000     3.975    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           3.975    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.596     0.171    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.042     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.394     0.607    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.756 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.756    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.756    
    V13                                               0.000     3.756 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     3.756    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         0.219     3.975 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000     3.975    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y7          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           3.975    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.734ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.596     0.171    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.042     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.394     0.607    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.756 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.756    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.756    
    U12                                               0.000     3.756 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     3.756    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         0.223     3.978 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000     3.978    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y8          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           3.978    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             4.042ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.205ns (37.739%)  route 0.339ns (62.261%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.596     0.171    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.042     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.394     0.607    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.756 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.756    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.756    
    T12                                               0.000     3.756 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     3.756    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         0.205     3.961 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.339     4.299    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X0Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.867    -0.818    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.507    -0.310    
                         clock uncertainty            0.493     0.182    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.075     0.257    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.076ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.223ns (38.910%)  route 0.350ns (61.090%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.596     0.171    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.042     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.394     0.607    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.756 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.756    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.756    
    U12                                               0.000     3.756 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     3.756    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         0.223     3.978 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.350     4.328    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X1Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.867    -0.818    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.507    -0.310    
                         clock uncertainty            0.493     0.182    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.070     0.252    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.252    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.212ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.219ns (30.933%)  route 0.490ns (69.067%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.596     0.171    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.042     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.394     0.607    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.756 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.756    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.756    
    V15                                               0.000     3.756 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     3.756    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         0.219     3.975 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.490     4.465    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X1Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.860    -0.825    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.507    -0.317    
                         clock uncertainty            0.493     0.175    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.078     0.253    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.253    
                         arrival time                           4.465    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.246ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.219ns (29.955%)  route 0.513ns (70.045%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.596     0.171    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.042     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.394     0.607    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.756 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.756    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.756    
    V13                                               0.000     3.756 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     3.756    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         0.219     3.975 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.513     4.488    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X1Y20          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.857    -0.828    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y20          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.507    -0.320    
                         clock uncertainty            0.493     0.172    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.070     0.242    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           4.488    
  -------------------------------------------------------------------
                         slack                                  4.246    





---------------------------------------------------------------------------------------------------
From Clock:  dap_spi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 1.453ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -3.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.680    -0.817    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.472    -0.345 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.344    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         2.961     2.617 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.617    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    11.117    
    T11                                               0.000    11.117 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000    11.117    DAPLink_tri_o[1]
    T11                  IBUF (Prop_ibuf_I_O)         1.453    12.570 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    12.570    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.537    18.557    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.483    19.040    
                         clock uncertainty           -0.493    18.547    
    ILOGIC_X0Y3          FDRE (Setup_fdre_C_D)       -0.011    18.536    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  5.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.648ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.221ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.589    -0.588    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.177    -0.411 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.410    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         1.082     0.672 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.672    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     2.672    
    T11                                               0.000     2.672 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000     2.672    DAPLink_tri_o[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.221     2.893 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     2.893    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.862    -0.823    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.507    -0.315    
                         clock uncertainty            0.493     0.177    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.068     0.245    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  2.648    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.885ns  (logic 4.101ns (22.932%)  route 13.784ns (77.068%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.640    -0.856    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/ext_spi_clk
    SLICE_X1Y6           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/Q
                         net (fo=4, routed)           5.696     5.296    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     5.420 f  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           8.088    13.508    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    17.029 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.029    DAPLink_tri_o[5]
    V13                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.511    18.532    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.418    18.950 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.190    20.140    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.121    20.261 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.562    21.823    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.953    24.776 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    24.776    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.576    25.353    
                         clock uncertainty           -0.493    24.860    
                         output delay                -2.000    22.860    
  -------------------------------------------------------------------
                         required time                         22.860    
                         arrival time                         -17.029    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.645ns  (logic 4.087ns (23.162%)  route 13.558ns (76.838%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.640    -0.856    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/ext_spi_clk
    SLICE_X1Y6           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/Q
                         net (fo=4, routed)           5.693     5.293    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     5.417 f  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[30]_inst_i_3/O
                         net (fo=1, routed)           7.865    13.282    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/T
    T12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.507    16.789 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.789    DAPLink_tri_o[4]
    T12                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.511    18.532    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.418    18.950 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.190    20.140    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.121    20.261 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.562    21.823    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.953    24.776 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    24.776    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.576    25.353    
                         clock uncertainty           -0.493    24.860    
                         output delay                -2.000    22.860    
  -------------------------------------------------------------------
                         required time                         22.860    
                         arrival time                         -16.789    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.390ns  (logic 4.167ns (23.962%)  route 13.223ns (76.038%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.570    -0.926    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X8Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/Q
                         net (fo=1, routed)           5.569     5.160    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q2_t
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.124     5.284 f  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[32]_inst_i_3/O
                         net (fo=1, routed)           7.654    12.939    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/T
    U12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.525    16.464 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.464    DAPLink_tri_o[6]
    U12                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.511    18.532    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.418    18.950 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.190    20.140    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.121    20.261 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.562    21.823    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.953    24.776 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    24.776    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.562    25.339    
                         clock uncertainty           -0.493    24.846    
                         output delay                -2.000    22.846    
  -------------------------------------------------------------------
                         required time                         22.846    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.156ns  (logic 4.294ns (25.032%)  route 12.861ns (74.968%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.570    -0.926    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X8Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.478    -0.448 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/Q
                         net (fo=1, routed)           5.486     5.038    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q3_t
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.295     5.333 f  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[33]_inst_i_3/O
                         net (fo=1, routed)           7.376    12.708    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/T
    V15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    16.230 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.230    DAPLink_tri_o[7]
    V15                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.511    18.532    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.418    18.950 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.190    20.140    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.121    20.261 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.562    21.823    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.953    24.776 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    24.776    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.562    25.339    
                         clock uncertainty           -0.493    24.846    
                         output delay                -2.000    22.846    
  -------------------------------------------------------------------
                         required time                         22.846    
                         arrival time                         -16.230    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        16.847ns  (logic 4.081ns (24.227%)  route 12.765ns (75.773%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.628    -0.868    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X0Y19          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.412 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/Q
                         net (fo=16, routed)          4.957     4.545    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ss_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.669 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           7.808    12.477    DAPLink_tri_o_IBUF__0[10]
    P13                  OBUF (Prop_obuf_I_O)         3.501    15.979 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.979    DAPLink_tri_o[10]
    P13                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.511    18.532    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.418    18.950 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.190    20.140    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.121    20.261 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.562    21.823    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.953    24.776 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    24.776    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.576    25.353    
                         clock uncertainty           -0.493    24.860    
                         output delay                -2.000    22.860    
  -------------------------------------------------------------------
                         required time                         22.860    
                         arrival time                         -15.979    
  -------------------------------------------------------------------
                         slack                                  6.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.416ns (22.177%)  route 4.970ns (77.823%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        2.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.594    -0.583    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/Q
                         net (fo=2, routed)           2.207     1.788    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q3_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst_i_1/O
                         net (fo=1, routed)           2.763     4.596    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/I
    V15                  OBUFT (Prop_obuft_I_O)       1.207     5.803 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.803    DAPLink_tri_o[7]
    V15                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.857    -0.828    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.204    -0.624 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.678     0.055    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.052     0.107 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.664     0.771    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.348     2.119 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.119    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.273     2.392    
                         clock uncertainty            0.493     2.885    
                         output delay                 2.500     5.385    
  -------------------------------------------------------------------
                         required time                         -5.385    
                         arrival time                           5.803    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.420ns (21.845%)  route 5.079ns (78.155%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        2.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.594    -0.583    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg/Q
                         net (fo=2, routed)           2.193     1.773    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q2_o
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.045     1.818 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst_i_1/O
                         net (fo=1, routed)           2.887     4.705    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/I
    U12                  OBUFT (Prop_obuft_I_O)       1.211     5.916 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.916    DAPLink_tri_o[6]
    U12                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.857    -0.828    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.204    -0.624 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.678     0.055    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.052     0.107 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.664     0.771    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.348     2.119 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.119    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.273     2.392    
                         clock uncertainty            0.493     2.885    
                         output delay                 2.500     5.385    
  -------------------------------------------------------------------
                         required time                         -5.385    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 1.010ns (15.491%)  route 5.510ns (84.509%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        2.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.596    -0.581    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X1Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/Q
                         net (fo=1, routed)           2.284     1.843    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_q0_t
    SLICE_X1Y7           LUT4 (Prop_lut4_I1_O)        0.045     1.888 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[30]_inst_i_3/O
                         net (fo=1, routed)           3.226     5.114    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/T
    T12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     5.938 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.938    DAPLink_tri_o[4]
    T12                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.857    -0.828    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.204    -0.624 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.678     0.055    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.052     0.107 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.664     0.771    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.348     2.119 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.119    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.252     2.371    
                         clock uncertainty            0.493     2.864    
                         output delay                 2.500     5.364    
  -------------------------------------------------------------------
                         required time                         -5.364    
                         arrival time                           5.938    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 1.483ns (22.769%)  route 5.031ns (77.231%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        2.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_1_reg/Q
                         net (fo=2, routed)           2.232     1.806    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_q1_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.800     4.651    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/I
    V13                  OBUFT (Prop_obuft_I_O)       1.274     5.925 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.925    DAPLink_tri_o[5]
    V13                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.857    -0.828    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.204    -0.624 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.678     0.055    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.052     0.107 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.664     0.771    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.348     2.119 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.119    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.238     2.357    
                         clock uncertainty            0.493     2.850    
                         output delay                 2.500     5.350    
  -------------------------------------------------------------------
                         required time                         -5.350    
                         arrival time                           5.925    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 1.449ns (22.048%)  route 5.122ns (77.952%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        2.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.594    -0.583    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y7           FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDSE (Prop_fdse_C_Q)         0.148    -0.435 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.233     1.798    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_ss_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I2_O)        0.098     1.896 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           2.888     4.784    DAPLink_tri_o_IBUF__0[10]
    P13                  OBUF (Prop_obuf_I_O)         1.203     5.987 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.987    DAPLink_tri_o[10]
    P13                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.857    -0.828    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.204    -0.624 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.678     0.055    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.052     0.107 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.664     0.771    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.348     2.119 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.119    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.273     2.392    
                         clock uncertainty            0.493     2.885    
                         output delay                 2.500     5.385    
  -------------------------------------------------------------------
                         required time                         -5.385    
                         arrival time                           5.987    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.014ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 3.961ns (31.165%)  route 8.750ns (68.835%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 21.792 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.632    -0.864    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X5Y13          FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.456    -0.408 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           8.750     8.342    DAPLink_tri_o_IBUF__0[2]
    R11                  OBUF (Prop_obuf_I_O)         3.505    11.847 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.847    DAPLink_tri_o[2]
    R11                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.449    19.005 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.006    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         2.786    21.792 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.792    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.562    22.354    
                         clock uncertainty           -0.493    21.861    
                         output delay                -2.000    19.861    
  -------------------------------------------------------------------
                         required time                         19.861    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  8.014    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        12.084ns  (logic 3.957ns (32.743%)  route 8.127ns (67.257%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 21.792 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.632    -0.864    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X4Y13          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           8.127     7.719    DAPLink_tri_o_IBUF__0[0]
    U11                  OBUF (Prop_obuf_I_O)         3.501    11.220 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.220    DAPLink_tri_o[0]
    U11                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.449    19.005 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.006    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         2.786    21.792 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.792    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.562    22.354    
                         clock uncertainty           -0.493    21.861    
                         output delay                -2.000    19.861    
  -------------------------------------------------------------------
                         required time                         19.861    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  8.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.348ns (27.938%)  route 3.476ns (72.062%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.591    -0.586    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X5Y13          FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.141    -0.445 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           3.476     3.030    DAPLink_tri_o_IBUF__0[2]
    R11                  OBUF (Prop_obuf_I_O)         1.207     4.237 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.237    DAPLink_tri_o[2]
    R11                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.204    -0.620 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.619    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         1.266     0.647 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.647    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.273     0.921    
                         clock uncertainty            0.493     1.413    
                         output delay                 2.500     3.913    
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 1.343ns (27.790%)  route 3.489ns (72.210%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.591    -0.586    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X4Y13          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           3.489     3.044    DAPLink_tri_o_IBUF__0[0]
    U11                  OBUF (Prop_obuf_I_O)         1.202     4.245 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.245    DAPLink_tri_o[0]
    U11                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.204    -0.620 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.619    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         1.266     0.647 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.647    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.273     0.921    
                         clock uncertainty            0.493     1.413    
                         output delay                 2.500     3.913    
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.245    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[21]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 0.456ns (5.944%)  route 7.216ns (94.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.622    -0.874    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         7.216     6.797    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst_4
    SLICE_X49Y19         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.443     8.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X49Y19         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[21]/C
                         clock pessimism              0.562     9.026    
                         clock uncertainty           -0.243     8.783    
    SLICE_X49Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.378    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[28]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 0.456ns (5.944%)  route 7.216ns (94.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.622    -0.874    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         7.216     6.797    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst_4
    SLICE_X49Y19         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.443     8.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X49Y19         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[28]/C
                         clock pessimism              0.562     9.026    
                         clock uncertainty           -0.243     8.783    
    SLICE_X49Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.378    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 0.456ns (6.222%)  route 6.873ns (93.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.622    -0.874    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         6.873     6.455    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst_6
    SLICE_X40Y13         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.445     8.466    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X40Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[5]/C
                         clock pessimism              0.562     9.028    
                         clock uncertainty           -0.243     8.785    
    SLICE_X40Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.380    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[21]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 0.456ns (6.226%)  route 6.869ns (93.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.622    -0.874    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         6.869     6.451    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/FDRE_inst
    SLICE_X41Y13         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.445     8.466    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HCLK
    SLICE_X41Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[21]/C
                         clock pessimism              0.562     9.028    
                         clock uncertainty           -0.243     8.785    
    SLICE_X41Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.380    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[23]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 0.456ns (6.226%)  route 6.869ns (93.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.622    -0.874    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         6.869     6.451    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/FDRE_inst
    SLICE_X41Y13         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.445     8.466    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HCLK
    SLICE_X41Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[23]/C
                         clock pessimism              0.562     9.028    
                         clock uncertainty           -0.243     8.785    
    SLICE_X41Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.380    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[28]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 0.456ns (6.226%)  route 6.869ns (93.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.622    -0.874    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         6.869     6.451    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/FDRE_inst
    SLICE_X41Y13         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.445     8.466    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HCLK
    SLICE_X41Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[28]/C
                         clock pessimism              0.562     9.028    
                         clock uncertainty           -0.243     8.785    
    SLICE_X41Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.380    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[31]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 0.456ns (6.226%)  route 6.869ns (93.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.622    -0.874    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         6.869     6.451    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/FDRE_inst
    SLICE_X41Y13         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.445     8.466    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HCLK
    SLICE_X41Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[31]/C
                         clock pessimism              0.562     9.028    
                         clock uncertainty           -0.243     8.785    
    SLICE_X41Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.380    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[20]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 0.456ns (6.301%)  route 6.781ns (93.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.622    -0.874    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         6.781     6.363    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst_3
    SLICE_X45Y14         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.446     8.467    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X45Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[20]/C
                         clock pessimism              0.562     9.029    
                         clock uncertainty           -0.243     8.786    
    SLICE_X45Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.381    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[20]
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/c_maskints_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 0.456ns (6.330%)  route 6.748ns (93.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.622    -0.874    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         6.748     6.330    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst
    SLICE_X36Y14         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/c_maskints_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.443     8.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X36Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/c_maskints_reg/C
                         clock pessimism              0.562     9.026    
                         clock uncertainty           -0.243     8.783    
    SLICE_X36Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.378    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/c_maskints_reg
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_dwtena_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 0.456ns (6.330%)  route 6.748ns (93.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.622    -0.874    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         6.748     6.330    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst
    SLICE_X36Y14         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_dwtena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       1.443     8.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X36Y14         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_dwtena_reg/C
                         clock pessimism              0.562     9.026    
                         clock uncertainty           -0.243     8.783    
    SLICE_X36Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.378    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_dwtena_reg
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  2.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FSM_sequential_CurState_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.729%)  route 0.318ns (69.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.586    -0.591    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.318    -0.133    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FDRE_inst
    SLICE_X60Y24         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FSM_sequential_CurState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.850    -0.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X60Y24         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FSM_sequential_CurState_reg[1]/C
                         clock pessimism              0.273    -0.561    
    SLICE_X60Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.628    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FSM_sequential_CurState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[10]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.921%)  route 0.301ns (68.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.586    -0.591    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.301    -0.150    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FDRE_inst
    SLICE_X58Y24         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.850    -0.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X58Y24         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[10]/C
                         clock pessimism              0.273    -0.561    
    SLICE_X58Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[10]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[19]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.921%)  route 0.301ns (68.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.586    -0.591    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.301    -0.150    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/DBGRESETn
    SLICE_X58Y24         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.850    -0.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X58Y24         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[19]/C
                         clock pessimism              0.273    -0.561    
    SLICE_X58Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[19]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.921%)  route 0.301ns (68.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.586    -0.591    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.301    -0.150    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FDRE_inst
    SLICE_X58Y24         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.850    -0.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X58Y24         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[1]/C
                         clock pessimism              0.273    -0.561    
    SLICE_X58Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[25]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.921%)  route 0.301ns (68.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.586    -0.591    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.301    -0.150    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/DBGRESETn
    SLICE_X58Y24         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.850    -0.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X58Y24         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[25]/C
                         clock pessimism              0.273    -0.561    
    SLICE_X58Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[25]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.921%)  route 0.301ns (68.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.586    -0.591    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.301    -0.150    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FDRE_inst
    SLICE_X58Y24         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.850    -0.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X58Y24         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[4]/C
                         clock pessimism              0.273    -0.561    
    SLICE_X58Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[5]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.921%)  route 0.301ns (68.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.586    -0.591    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.301    -0.150    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FDRE_inst
    SLICE_X58Y24         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.850    -0.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X58Y24         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[5]/C
                         clock pessimism              0.273    -0.561    
    SLICE_X58Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[7]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.921%)  route 0.301ns (68.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.586    -0.591    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.301    -0.150    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FDRE_inst
    SLICE_X58Y24         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.850    -0.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X58Y24         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[7]/C
                         clock pessimism              0.273    -0.561    
    SLICE_X58Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[7]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[8]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.921%)  route 0.301ns (68.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.586    -0.591    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X61Y27         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.301    -0.150    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/FDRE_inst
    SLICE_X58Y24         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.850    -0.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X58Y24         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[8]/C
                         clock pessimism              0.273    -0.561    
    SLICE_X58Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HADDRM_reg[8]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.600%)  route 0.336ns (64.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.587    -0.590    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/slowest_sync_clk
    SLICE_X65Y28         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.136    -0.313    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op2[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.268 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        0.200    -0.068    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/FDRE_inst_0
    SLICE_X64Y22         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10489, routed)       0.855    -0.830    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X64Y22         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_reg/C
                         clock pessimism              0.273    -0.556    
    SLICE_X64Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.555    





