
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/multi_clocks_post_synth.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/multi_clocks_post_synth.v' to AST representation.
Generating RTLIL representation for module `\multi_clocks'.
Successfully finished Verilog frontend.

2. Executing power extraction pass: v0.4.196

2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

2.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

2.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

2.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

2.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

2.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

2.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

2.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.
Split bus into bits ...

2.17. Executing SPLITNETS pass (splitting up multi-bit signals).
      [ Splitnet runTime = 0.00 sec.]

Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Forward traversal ...   [0.00 sec.]
Backward traversal ...  [0.00 sec.]
Merging clk domains ... [0.00 sec.]

 -------------------------------------------------
  Number of cells processed    : 320
  Number of Multi Clocks cells : 0
  Extracted clocks[Nb cells]   : \$auto$clkbufmap.cc:317:execute$7866[18] \$auto$clkbufmap.cc:317:execute$7863[18] \$auto$clkbufmap.cc:317:execute$7872[18] \$auto$clkbufmap.cc:317:execute$7869[18] \$auto$clkbufmap.cc:317:execute$7854[18] \$auto$clkbufmap.cc:317:execute$7860[18] \$auto$clkbufmap.cc:317:execute$7857[18] \$auto$clkbufmap.cc:317:execute$7890[18] \$auto$clkbufmap.cc:317:execute$7887[18] \$auto$clkbufmap.cc:317:execute$7896[18] \$auto$clkbufmap.cc:317:execute$7893[18] \$auto$clkbufmap.cc:317:execute$7878[18] \$auto$clkbufmap.cc:317:execute$7875[18] \$auto$clkbufmap.cc:317:execute$7884[18] \$auto$clkbufmap.cc:317:execute$7881[18] \$auto$clkbufmap.cc:317:execute$7899[18] 
  Number of cells with no clock: 32
 -------------------------------------------------
[Total clock domains extraction runTime = 0.01 sec.]
All Clocks:
	Clock Name: create_clock Period 2.500000
LUTs: 144
	Enabled : 2 : \design_clk_0 : 0.125 : Very_High
	Enabled : 7 : \design_clk_0 : 0.125 : Typical
	Enabled : 2 : \design_clk_1 : 0.125 : Very_High
	Enabled : 7 : \design_clk_1 : 0.125 : Typical
	Enabled : 2 : \design_clk_10 : 0.125 : Very_High
	Enabled : 7 : \design_clk_10 : 0.125 : Typical
	Enabled : 2 : \design_clk_11 : 0.125 : Very_High
	Enabled : 7 : \design_clk_11 : 0.125 : Typical
	Enabled : 2 : \design_clk_12 : 0.125 : Very_High
	Enabled : 7 : \design_clk_12 : 0.125 : Typical
	Enabled : 2 : \design_clk_13 : 0.125 : Very_High
	Enabled : 7 : \design_clk_13 : 0.125 : Typical
	Enabled : 2 : \design_clk_14 : 0.125 : Very_High
	Enabled : 7 : \design_clk_14 : 0.125 : Typical
	Enabled : 2 : \design_clk_15 : 0.125 : Very_High
	Enabled : 7 : \design_clk_15 : 0.125 : Typical
	Enabled : 2 : \design_clk_2 : 0.125 : Very_High
	Enabled : 7 : \design_clk_2 : 0.125 : Typical
	Enabled : 2 : \design_clk_3 : 0.125 : Very_High
	Enabled : 7 : \design_clk_3 : 0.125 : Typical
	Enabled : 2 : \design_clk_4 : 0.125 : Very_High
	Enabled : 7 : \design_clk_4 : 0.125 : Typical
	Enabled : 2 : \design_clk_5 : 0.125 : Very_High
	Enabled : 7 : \design_clk_5 : 0.125 : Typical
	Enabled : 2 : \design_clk_6 : 0.125 : Very_High
	Enabled : 7 : \design_clk_6 : 0.125 : Typical
	Enabled : 2 : \design_clk_7 : 0.125 : Very_High
	Enabled : 7 : \design_clk_7 : 0.125 : Typical
	Enabled : 2 : \design_clk_8 : 0.125 : Very_High
	Enabled : 7 : \design_clk_8 : 0.125 : Typical
	Enabled : 2 : \design_clk_9 : 0.125 : Very_High
	Enabled : 7 : \design_clk_9 : 0.125 : Typical
DFFs: 128
	Enabled 8 \design_clk_12 0.125 Typical 1.000000
	Enabled 8 \design_clk_11 0.125 Typical 1.000000
	Enabled 8 \design_clk_14 0.125 Typical 1.000000
	Enabled 8 \design_clk_13 0.125 Typical 1.000000
	Enabled 8 \design_clk_0 0.125 Typical 1.000000
	Enabled 8 \design_clk_10 0.125 Typical 1.000000
	Enabled 8 \design_clk_1 0.125 Typical 1.000000
	Enabled 8 \design_clk_6 0.125 Typical 1.000000
	Enabled 8 \design_clk_5 0.125 Typical 1.000000
	Enabled 8 \design_clk_8 0.125 Typical 1.000000
	Enabled 8 \design_clk_7 0.125 Typical 1.000000
	Enabled 8 \design_clk_2 0.125 Typical 1.000000
	Enabled 8 \design_clk_15 0.125 Typical 1.000000
	Enabled 8 \design_clk_4 0.125 Typical 1.000000
	Enabled 8 \design_clk_3 0.125 Typical 1.000000
	Enabled 8 \design_clk_9 0.125 Typical 1.000000
BRAM's : 0
DSP's : 0
IOs: 48
	1 \design_clk_0 Input Clock  \design_clk_0
	1 \design_clk_1 Input Clock  \design_clk_1
	1 \design_clk_10 Input Clock  \design_clk_10
	1 \design_clk_11 Input Clock  \design_clk_11
	1 \design_clk_12 Input Clock  \design_clk_12
	1 \design_clk_13 Input Clock  \design_clk_13
	1 \design_clk_14 Input Clock  \design_clk_14
	1 \design_clk_15 Input Clock  \design_clk_15
	1 \design_clk_2 Input Clock  \design_clk_2
	1 \design_clk_3 Input Clock  \design_clk_3
	1 \design_clk_4 Input Clock  \design_clk_4
	1 \design_clk_5 Input Clock  \design_clk_5
	1 \design_clk_6 Input Clock  \design_clk_6
	1 \design_clk_7 Input Clock  \design_clk_7
	1 \design_clk_8 Input Clock  \design_clk_8
	1 \design_clk_9 Input Clock  \design_clk_9
	1 \reset0 Input SDR  \design_clk_0
	1 \reset1 Input SDR  \design_clk_1
	1 \reset10 Input SDR  \design_clk_10
	1 \reset11 Input SDR  \design_clk_11
	1 \reset12 Input SDR  \design_clk_12
	1 \reset13 Input SDR  \design_clk_13
	1 \reset14 Input SDR  \design_clk_14
	1 \reset15 Input SDR  \design_clk_15
	1 \reset2 Input SDR  \design_clk_2
	1 \reset3 Input SDR  \design_clk_3
	1 \reset4 Input SDR  \design_clk_4
	1 \reset5 Input SDR  \design_clk_5
	1 \reset6 Input SDR  \design_clk_6
	1 \reset7 Input SDR  \design_clk_7
	1 \reset8 Input SDR  \design_clk_8
	1 \reset9 Input SDR  \design_clk_9
	8 \cnt0 Output SDR  \design_clk_0
	8 \cnt1 Output SDR  \design_clk_1
	8 \cnt10 Output SDR  \design_clk_10
	8 \cnt11 Output SDR  \design_clk_11
	8 \cnt12 Output SDR  \design_clk_12
	8 \cnt13 Output SDR  \design_clk_13
	8 \cnt14 Output SDR  \design_clk_14
	8 \cnt15 Output SDR  \design_clk_15
	8 \cnt2 Output SDR  \design_clk_2
	8 \cnt3 Output SDR  \design_clk_3
	8 \cnt4 Output SDR  \design_clk_4
	8 \cnt5 Output SDR  \design_clk_5
	8 \cnt6 Output SDR  \design_clk_6
	8 \cnt7 Output SDR  \design_clk_7
	8 \cnt8 Output SDR  \design_clk_8
	8 \cnt9 Output SDR  \design_clk_9

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

Time taken by power data extraction tool = 0.438552s

End of script. Logfile hash: 88da001b59, CPU: user 0.17s system 0.04s, MEM: 21.47 MB peak
Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os)
Time spent: 74% 19x read_verilog (0 sec), 24% 1x pow_extract (0 sec), ...
