

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_64_4'
================================================================
* Date:           Mon Jan 26 22:00:05 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.858 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       61|       61|  0.610 us|  0.610 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_4  |       59|       59|        45|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 1, D = 45, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%jb = alloca i32 1" [top.cpp:64]   --->   Operation 48 'alloca' 'jb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_i345_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv_i345"   --->   Operation 49 'read' 'conv_i345_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i"   --->   Operation 50 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_i345_cast = sext i24 %conv_i345_read"   --->   Operation 51 'sext' 'conv_i345_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_3, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_2, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_1, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_0, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.48ns)   --->   "%store_ln64 = store i7 0, i7 %jb" [top.cpp:64]   --->   Operation 56 'store' 'store_ln64' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_67_5"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%jb_1 = load i7 %jb" [top.cpp:64]   --->   Operation 58 'load' 'jb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_1, i32 6" [top.cpp:64]   --->   Operation 59 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %tmp, void %VITIS_LOOP_67_5.split, void %for.inc44.exitStub" [top.cpp:64]   --->   Operation 60 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %jb_1, i32 2, i32 5" [top.cpp:64]   --->   Operation 61 'partselect' 'lshr_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %i_read, i4 %lshr_ln2" [top.cpp:70]   --->   Operation 62 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i12 %tmp_s" [top.cpp:70]   --->   Operation 63 'zext' 'zext_ln70' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i24 %A_0, i64 0, i64 %zext_ln70" [top.cpp:70]   --->   Operation 64 'getelementptr' 'A_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln70" [top.cpp:70]   --->   Operation 65 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln70" [top.cpp:70]   --->   Operation 66 'getelementptr' 'A_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln70" [top.cpp:70]   --->   Operation 67 'getelementptr' 'A_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%A_0_load = load i12 %A_0_addr" [top.cpp:70]   --->   Operation 68 'load' 'A_0_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%A_1_load = load i12 %A_1_addr" [top.cpp:70]   --->   Operation 69 'load' 'A_1_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%A_2_load = load i12 %A_2_addr" [top.cpp:70]   --->   Operation 70 'load' 'A_2_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 71 [2/2] (1.35ns)   --->   "%A_3_load = load i12 %A_3_addr" [top.cpp:70]   --->   Operation 71 'load' 'A_3_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 72 [1/1] (0.89ns)   --->   "%add_ln64 = add i7 %jb_1, i7 4" [top.cpp:64]   --->   Operation 72 'add' 'add_ln64' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln64 = store i7 %add_ln64, i7 %jb" [top.cpp:64]   --->   Operation 73 'store' 'store_ln64' <Predicate = (!tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 74 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_0_load = load i12 %A_0_addr" [top.cpp:70]   --->   Operation 74 'load' 'A_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_0_load, i16 0" [top.cpp:70]   --->   Operation 75 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [44/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 76 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i12 %A_1_addr" [top.cpp:70]   --->   Operation 77 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln70_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_1_load, i16 0" [top.cpp:70]   --->   Operation 78 'bitconcatenate' 'shl_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [44/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 79 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i12 %A_2_addr" [top.cpp:70]   --->   Operation 80 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln70_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_2_load, i16 0" [top.cpp:70]   --->   Operation 81 'bitconcatenate' 'shl_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [44/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 82 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i12 %A_3_addr" [top.cpp:70]   --->   Operation 83 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln70_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_3_load, i16 0" [top.cpp:70]   --->   Operation 84 'bitconcatenate' 'shl_ln70_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [44/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 85 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.72>
ST_3 : Operation 86 [43/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 86 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [43/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 87 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [43/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 88 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [43/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 89 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.72>
ST_4 : Operation 90 [42/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 90 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [42/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 91 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [42/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 92 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [42/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 93 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.72>
ST_5 : Operation 94 [41/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 94 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [41/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 95 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [41/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 96 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [41/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 97 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.72>
ST_6 : Operation 98 [40/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 98 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [40/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 99 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [40/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 100 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [40/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 101 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.72>
ST_7 : Operation 102 [39/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 102 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [39/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 103 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [39/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 104 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [39/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 105 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.72>
ST_8 : Operation 106 [38/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 106 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [38/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 107 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [38/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 108 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [38/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 109 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.72>
ST_9 : Operation 110 [37/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 110 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [37/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 111 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [37/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 112 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [37/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 113 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.72>
ST_10 : Operation 114 [36/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 114 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [36/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 115 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [36/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 116 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [36/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 117 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.72>
ST_11 : Operation 118 [35/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 118 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [35/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 119 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [35/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 120 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [35/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 121 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.72>
ST_12 : Operation 122 [34/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 122 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [34/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 123 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [34/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 124 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [34/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 125 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.72>
ST_13 : Operation 126 [33/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 126 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [33/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 127 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [33/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 128 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [33/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 129 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.72>
ST_14 : Operation 130 [32/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 130 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [32/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 131 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [32/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 132 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [32/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 133 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.72>
ST_15 : Operation 134 [31/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 134 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [31/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 135 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [31/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 136 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [31/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 137 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.72>
ST_16 : Operation 138 [30/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 138 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [30/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 139 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [30/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 140 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [30/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 141 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.72>
ST_17 : Operation 142 [29/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 142 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [29/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 143 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [29/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 144 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [29/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 145 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.72>
ST_18 : Operation 146 [28/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 146 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [28/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 147 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [28/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 148 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [28/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 149 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.72>
ST_19 : Operation 150 [27/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 150 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [27/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 151 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [27/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 152 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [27/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 153 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.72>
ST_20 : Operation 154 [26/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 154 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [26/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 155 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [26/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 156 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 157 [26/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 157 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.72>
ST_21 : Operation 158 [25/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 158 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [25/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 159 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 160 [25/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 160 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [25/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 161 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.72>
ST_22 : Operation 162 [24/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 162 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [24/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 163 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 164 [24/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 164 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [24/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 165 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.72>
ST_23 : Operation 166 [23/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 166 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 167 [23/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 167 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 168 [23/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 168 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [23/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 169 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.72>
ST_24 : Operation 170 [22/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 170 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [22/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 171 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [22/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 172 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 173 [22/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 173 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.72>
ST_25 : Operation 174 [21/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 174 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [21/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 175 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [21/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 176 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [21/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 177 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.72>
ST_26 : Operation 178 [20/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 178 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 179 [20/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 179 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 180 [20/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 180 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 181 [20/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 181 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.72>
ST_27 : Operation 182 [19/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 182 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 183 [19/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 183 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 184 [19/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 184 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 185 [19/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 185 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.72>
ST_28 : Operation 186 [18/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 186 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 187 [18/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 187 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 188 [18/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 188 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 189 [18/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 189 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.72>
ST_29 : Operation 190 [17/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 190 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [17/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 191 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [17/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 192 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [17/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 193 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.72>
ST_30 : Operation 194 [16/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 194 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 195 [16/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 195 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 196 [16/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 196 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 197 [16/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 197 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.72>
ST_31 : Operation 198 [15/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 198 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 199 [15/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 199 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 200 [15/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 200 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 201 [15/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 201 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.72>
ST_32 : Operation 202 [14/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 202 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 203 [14/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 203 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 204 [14/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 204 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 205 [14/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 205 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.72>
ST_33 : Operation 206 [13/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 206 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 207 [13/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 207 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 208 [13/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 208 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 209 [13/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 209 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.72>
ST_34 : Operation 210 [12/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 210 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 211 [12/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 211 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 212 [12/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 212 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 213 [12/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 213 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.72>
ST_35 : Operation 214 [11/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 214 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 215 [11/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 215 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 216 [11/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 216 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [11/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 217 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.72>
ST_36 : Operation 218 [10/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 218 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 219 [10/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 219 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 220 [10/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 220 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 221 [10/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 221 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.72>
ST_37 : Operation 222 [9/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 222 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 223 [9/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 223 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 224 [9/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 224 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 225 [9/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 225 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.72>
ST_38 : Operation 226 [8/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 226 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 227 [8/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 227 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 228 [8/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 228 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [8/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 229 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.72>
ST_39 : Operation 230 [7/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 230 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 231 [7/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 231 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 232 [7/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 232 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 233 [7/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 233 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.72>
ST_40 : Operation 234 [6/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 234 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 235 [6/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 235 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 236 [6/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 236 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 237 [6/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 237 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.72>
ST_41 : Operation 238 [5/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 238 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 239 [5/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 239 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 240 [5/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 240 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 241 [5/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 241 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.72>
ST_42 : Operation 242 [4/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 242 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 243 [4/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 243 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 244 [4/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 244 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 245 [4/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 245 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.72>
ST_43 : Operation 246 [3/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 246 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 247 [3/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 247 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 248 [3/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 248 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 249 [3/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 249 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.72>
ST_44 : Operation 250 [2/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 250 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 251 [2/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 251 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 252 [2/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 252 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 253 [2/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 253 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 330 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 330 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 45 <SV = 44> <Delay = 4.85>
ST_45 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [top.cpp:66]   --->   Operation 254 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 255 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [top.cpp:64]   --->   Operation 255 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [top.cpp:64]   --->   Operation 256 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 257 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln70" [top.cpp:70]   --->   Operation 257 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 258 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln70" [top.cpp:70]   --->   Operation 258 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 259 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln70" [top.cpp:70]   --->   Operation 259 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 260 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln70" [top.cpp:70]   --->   Operation 260 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 261 [1/44] (1.72ns)   --->   "%sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 261 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70, i32 39" [top.cpp:70]   --->   Operation 262 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%trunc_ln70 = trunc i40 %sdiv_ln70" [top.cpp:70]   --->   Operation 263 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70, i32 23" [top.cpp:70]   --->   Operation 264 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70, i32 24, i32 39" [top.cpp:70]   --->   Operation 265 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 266 [1/1] (1.01ns)   --->   "%icmp_ln70 = icmp_ne  i16 %tmp_4, i16 65535" [top.cpp:70]   --->   Operation 266 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 267 [1/1] (1.01ns)   --->   "%icmp_ln70_1 = icmp_ne  i16 %tmp_4, i16 0" [top.cpp:70]   --->   Operation 267 'icmp' 'icmp_ln70_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln70)   --->   "%or_ln70 = or i1 %tmp_15, i1 %icmp_ln70_1" [top.cpp:70]   --->   Operation 268 'or' 'or_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln70)   --->   "%xor_ln70 = xor i1 %tmp_13, i1 1" [top.cpp:70]   --->   Operation 269 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 270 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln70 = and i1 %or_ln70, i1 %xor_ln70" [top.cpp:70]   --->   Operation 270 'and' 'and_ln70' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%xor_ln70_1 = xor i1 %tmp_15, i1 1" [top.cpp:70]   --->   Operation 271 'xor' 'xor_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%or_ln70_1 = or i1 %icmp_ln70, i1 %xor_ln70_1" [top.cpp:70]   --->   Operation 272 'or' 'or_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%and_ln70_1 = and i1 %or_ln70_1, i1 %tmp_13" [top.cpp:70]   --->   Operation 273 'and' 'and_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%select_ln70 = select i1 %and_ln70, i24 8388607, i24 8388608" [top.cpp:70]   --->   Operation 274 'select' 'select_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%or_ln70_2 = or i1 %and_ln70, i1 %and_ln70_1" [top.cpp:70]   --->   Operation 275 'or' 'or_ln70_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 276 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln70_1 = select i1 %or_ln70_2, i24 %select_ln70, i24 %trunc_ln70" [top.cpp:70]   --->   Operation 276 'select' 'select_ln70_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 277 [1/44] (1.72ns)   --->   "%sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 277 'sdiv' 'sdiv_ln70_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_1, i32 39" [top.cpp:70]   --->   Operation 278 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_3)   --->   "%trunc_ln70_1 = trunc i40 %sdiv_ln70_1" [top.cpp:70]   --->   Operation 279 'trunc' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_1, i32 23" [top.cpp:70]   --->   Operation 280 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_1, i32 24, i32 39" [top.cpp:70]   --->   Operation 281 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 282 [1/1] (1.01ns)   --->   "%icmp_ln70_2 = icmp_ne  i16 %tmp_5, i16 65535" [top.cpp:70]   --->   Operation 282 'icmp' 'icmp_ln70_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 283 [1/1] (1.01ns)   --->   "%icmp_ln70_3 = icmp_ne  i16 %tmp_5, i16 0" [top.cpp:70]   --->   Operation 283 'icmp' 'icmp_ln70_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln70_2)   --->   "%or_ln70_3 = or i1 %tmp_18, i1 %icmp_ln70_3" [top.cpp:70]   --->   Operation 284 'or' 'or_ln70_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln70_2)   --->   "%xor_ln70_2 = xor i1 %tmp_16, i1 1" [top.cpp:70]   --->   Operation 285 'xor' 'xor_ln70_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 286 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln70_2 = and i1 %or_ln70_3, i1 %xor_ln70_2" [top.cpp:70]   --->   Operation 286 'and' 'and_ln70_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_3)   --->   "%xor_ln70_3 = xor i1 %tmp_18, i1 1" [top.cpp:70]   --->   Operation 287 'xor' 'xor_ln70_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_3)   --->   "%or_ln70_4 = or i1 %icmp_ln70_2, i1 %xor_ln70_3" [top.cpp:70]   --->   Operation 288 'or' 'or_ln70_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_3)   --->   "%and_ln70_3 = and i1 %or_ln70_4, i1 %tmp_16" [top.cpp:70]   --->   Operation 289 'and' 'and_ln70_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_3)   --->   "%select_ln70_2 = select i1 %and_ln70_2, i24 8388607, i24 8388608" [top.cpp:70]   --->   Operation 290 'select' 'select_ln70_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_3)   --->   "%or_ln70_5 = or i1 %and_ln70_2, i1 %and_ln70_3" [top.cpp:70]   --->   Operation 291 'or' 'or_ln70_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 292 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln70_3 = select i1 %or_ln70_5, i24 %select_ln70_2, i24 %trunc_ln70_1" [top.cpp:70]   --->   Operation 292 'select' 'select_ln70_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 293 [1/44] (1.72ns)   --->   "%sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 293 'sdiv' 'sdiv_ln70_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_2, i32 39" [top.cpp:70]   --->   Operation 294 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_5)   --->   "%trunc_ln70_2 = trunc i40 %sdiv_ln70_2" [top.cpp:70]   --->   Operation 295 'trunc' 'trunc_ln70_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_2, i32 23" [top.cpp:70]   --->   Operation 296 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_2, i32 24, i32 39" [top.cpp:70]   --->   Operation 297 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 298 [1/1] (1.01ns)   --->   "%icmp_ln70_4 = icmp_ne  i16 %tmp_6, i16 65535" [top.cpp:70]   --->   Operation 298 'icmp' 'icmp_ln70_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 299 [1/1] (1.01ns)   --->   "%icmp_ln70_5 = icmp_ne  i16 %tmp_6, i16 0" [top.cpp:70]   --->   Operation 299 'icmp' 'icmp_ln70_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln70_4)   --->   "%or_ln70_6 = or i1 %tmp_21, i1 %icmp_ln70_5" [top.cpp:70]   --->   Operation 300 'or' 'or_ln70_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln70_4)   --->   "%xor_ln70_4 = xor i1 %tmp_19, i1 1" [top.cpp:70]   --->   Operation 301 'xor' 'xor_ln70_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 302 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln70_4 = and i1 %or_ln70_6, i1 %xor_ln70_4" [top.cpp:70]   --->   Operation 302 'and' 'and_ln70_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_5)   --->   "%xor_ln70_5 = xor i1 %tmp_21, i1 1" [top.cpp:70]   --->   Operation 303 'xor' 'xor_ln70_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_5)   --->   "%or_ln70_7 = or i1 %icmp_ln70_4, i1 %xor_ln70_5" [top.cpp:70]   --->   Operation 304 'or' 'or_ln70_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_5)   --->   "%and_ln70_5 = and i1 %or_ln70_7, i1 %tmp_19" [top.cpp:70]   --->   Operation 305 'and' 'and_ln70_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_5)   --->   "%select_ln70_4 = select i1 %and_ln70_4, i24 8388607, i24 8388608" [top.cpp:70]   --->   Operation 306 'select' 'select_ln70_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_5)   --->   "%or_ln70_8 = or i1 %and_ln70_4, i1 %and_ln70_5" [top.cpp:70]   --->   Operation 307 'or' 'or_ln70_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 308 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln70_5 = select i1 %or_ln70_8, i24 %select_ln70_4, i24 %trunc_ln70_2" [top.cpp:70]   --->   Operation 308 'select' 'select_ln70_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 309 [1/44] (1.72ns)   --->   "%sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast" [top.cpp:70]   --->   Operation 309 'sdiv' 'sdiv_ln70_3' <Predicate = true> <Delay = 1.72> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 43> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_3, i32 39" [top.cpp:70]   --->   Operation 310 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_7)   --->   "%trunc_ln70_3 = trunc i40 %sdiv_ln70_3" [top.cpp:70]   --->   Operation 311 'trunc' 'trunc_ln70_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_3, i32 23" [top.cpp:70]   --->   Operation 312 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_3, i32 24, i32 39" [top.cpp:70]   --->   Operation 313 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 314 [1/1] (1.01ns)   --->   "%icmp_ln70_6 = icmp_ne  i16 %tmp_7, i16 65535" [top.cpp:70]   --->   Operation 314 'icmp' 'icmp_ln70_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 315 [1/1] (1.01ns)   --->   "%icmp_ln70_7 = icmp_ne  i16 %tmp_7, i16 0" [top.cpp:70]   --->   Operation 315 'icmp' 'icmp_ln70_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln70_6)   --->   "%or_ln70_9 = or i1 %tmp_23, i1 %icmp_ln70_7" [top.cpp:70]   --->   Operation 316 'or' 'or_ln70_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln70_6)   --->   "%xor_ln70_6 = xor i1 %tmp_22, i1 1" [top.cpp:70]   --->   Operation 317 'xor' 'xor_ln70_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 318 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln70_6 = and i1 %or_ln70_9, i1 %xor_ln70_6" [top.cpp:70]   --->   Operation 318 'and' 'and_ln70_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_7)   --->   "%xor_ln70_7 = xor i1 %tmp_23, i1 1" [top.cpp:70]   --->   Operation 319 'xor' 'xor_ln70_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_7)   --->   "%or_ln70_10 = or i1 %icmp_ln70_6, i1 %xor_ln70_7" [top.cpp:70]   --->   Operation 320 'or' 'or_ln70_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_7)   --->   "%and_ln70_7 = and i1 %or_ln70_10, i1 %tmp_22" [top.cpp:70]   --->   Operation 321 'and' 'and_ln70_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_7)   --->   "%select_ln70_6 = select i1 %and_ln70_6, i24 8388607, i24 8388608" [top.cpp:70]   --->   Operation 322 'select' 'select_ln70_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_7)   --->   "%or_ln70_11 = or i1 %and_ln70_6, i1 %and_ln70_7" [top.cpp:70]   --->   Operation 323 'or' 'or_ln70_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 324 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln70_7 = select i1 %or_ln70_11, i24 %select_ln70_6, i24 %trunc_ln70_3" [top.cpp:70]   --->   Operation 324 'select' 'select_ln70_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 325 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln70 = store i24 %select_ln70_1, i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:70]   --->   Operation 325 'store' 'store_ln70' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_45 : Operation 326 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln70 = store i24 %select_ln70_3, i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:70]   --->   Operation 326 'store' 'store_ln70' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_45 : Operation 327 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln70 = store i24 %select_ln70_5, i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:70]   --->   Operation 327 'store' 'store_ln70' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_45 : Operation 328 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln70 = store i24 %select_ln70_7, i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:70]   --->   Operation 328 'store' 'store_ln70' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_45 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln64 = br void %VITIS_LOOP_67_5" [top.cpp:64]   --->   Operation 329 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln64', top.cpp:64) of constant 0 on local variable 'jb', top.cpp:64 [19]  (0.489 ns)
	'load' operation 7 bit ('jb', top.cpp:64) on local variable 'jb', top.cpp:64 [22]  (0.000 ns)
	'add' operation 7 bit ('add_ln64', top.cpp:64) [116]  (0.897 ns)
	'store' operation 0 bit ('store_ln64', top.cpp:64) of variable 'add_ln64', top.cpp:64 on local variable 'jb', top.cpp:64 [117]  (0.489 ns)

 <State 2>: 3.076ns
The critical path consists of the following:
	'load' operation 24 bit ('A_0_load', top.cpp:70) on array 'A_0' [40]  (1.352 ns)
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 3>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 4>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 5>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 6>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 7>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 8>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 9>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 10>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 11>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 12>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 13>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 14>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 15>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 16>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 17>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 18>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 19>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 20>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 21>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 22>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 23>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 24>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 25>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 26>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 27>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 28>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 29>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 30>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 31>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 32>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 33>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 34>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 35>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 36>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 37>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 38>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 39>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 40>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 41>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 42>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 43>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 44>: 1.724ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)

 <State 45>: 4.858ns
The critical path consists of the following:
	'sdiv' operation 40 bit ('sdiv_ln70', top.cpp:70) [42]  (1.724 ns)
	'icmp' operation 1 bit ('icmp_ln70_1', top.cpp:70) [48]  (1.016 ns)
	'or' operation 1 bit ('or_ln70', top.cpp:70) [49]  (0.000 ns)
	'and' operation 1 bit ('and_ln70', top.cpp:70) [51]  (0.331 ns)
	'select' operation 24 bit ('select_ln70', top.cpp:70) [55]  (0.000 ns)
	'select' operation 24 bit ('select_ln70_1', top.cpp:70) [57]  (0.435 ns)
	'store' operation 0 bit ('store_ln70', top.cpp:70) of variable 'select_ln70_1', top.cpp:70 on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' [112]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
