{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650175050425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650175050432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 11:27:30 2022 " "Processing started: Sun Apr 17 11:27:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650175050432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175050432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC2022 -c IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC2022 -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175050432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650175051076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650175051076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-extend " "Found design unit 1: sign_extend-extend" {  } { { "sign_extend.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/sign_extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059701 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "register_file.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/register_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059704 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_nbits-behave " "Found design unit 1: mux_4to1_nbits-behave" {  } { { "mux_4to1_nbits.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/mux_4to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059706 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_nbits " "Found entity 1: mux_4to1_nbits" {  } { { "mux_4to1_nbits.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/mux_4to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_nbits-behave " "Found design unit 1: mux_2to1_nbits-behave" {  } { { "mux_2to1_nbits.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/mux_2to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059708 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_nbits " "Found entity 1: mux_2to1_nbits" {  } { { "mux_2to1_nbits.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/mux_2to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behave " "Found design unit 1: mux_2to1-behave" {  } { { "mux_2to1.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059711 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/mux_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "memory.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059713 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left1shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left1shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left1_shifter-shift " "Found design unit 1: left1_shifter-shift" {  } { { "left1shifter.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/left1shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059715 ""} { "Info" "ISGN_ENTITY_NAME" "1 left1_shifter " "Found entity 1: left1_shifter" {  } { { "left1shifter.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/left1shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register_fetch-behavior " "Found design unit 1: instruction_register_fetch-behavior" {  } { { "instruction_register_fetch.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/instruction_register_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059717 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register_fetch " "Found entity 1: instruction_register_fetch" {  } { { "instruction_register_fetch.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/instruction_register_fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behavior " "Found design unit 1: instruction_register-behavior" {  } { { "instruction_register.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/instruction_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059720 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/instruction_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-behave " "Found design unit 1: IITB_RISC-behave" {  } { { "IITB_RISC.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/IITB_RISC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059722 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/IITB_RISC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_check-behave " "Found design unit 1: eq_check-behave" {  } { { "eq_check.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/eq_check.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059724 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_check " "Found entity 1: eq_check" {  } { { "eq_check.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/eq_check.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dregister-behave " "Found design unit 1: dregister-behave" {  } { { "dregister.vhdl" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/dregister.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059726 ""} { "Info" "ISGN_ENTITY_NAME" "1 dregister " "Found entity 1: dregister" {  } { { "dregister.vhdl" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/dregister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-behave " "Found design unit 1: dflipflop-behave" {  } { { "dflipflop.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/dflipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059728 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/dflipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059731 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-behave " "Found design unit 1: controlpath-behave" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059733 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "components.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059738 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650175059738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650175059793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_risc " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_risc\"" {  } { { "IITB_RISC.vhd" "datapath_risc" { Text "D:/Study_Materials/SEM4/Project/Project1_309/IITB_RISC.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:datapath_risc\|memory:RAM " "Elaborating entity \"memory\" for hierarchy \"datapath:datapath_risc\|memory:RAM\"" {  } { { "datapath.vhd" "RAM" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register datapath:datapath_risc\|instruction_register:Inst_reg_exe " "Elaborating entity \"instruction_register\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg_exe\"" {  } { { "datapath.vhd" "Inst_reg_exe" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister datapath:datapath_risc\|instruction_register:Inst_reg_exe\|dregister:next_instruction1 " "Elaborating entity \"dregister\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg_exe\|dregister:next_instruction1\"" {  } { { "instruction_register.vhd" "next_instruction1" { Text "D:/Study_Materials/SEM4/Project/Project1_309/instruction_register.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register_fetch datapath:datapath_risc\|instruction_register_fetch:Inst_reg_fetch " "Elaborating entity \"instruction_register_fetch\" for hierarchy \"datapath:datapath_risc\|instruction_register_fetch:Inst_reg_fetch\"" {  } { { "datapath.vhd" "Inst_reg_fetch" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_risc\|sign_extend:se6 " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_risc\|sign_extend:se6\"" {  } { { "datapath.vhd" "se6" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_risc\|sign_extend:se9 " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_risc\|sign_extend:se9\"" {  } { { "datapath.vhd" "se9" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_mem_a " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_mem_a\"" {  } { { "datapath.vhd" "mux_mem_a" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_op1 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_op1\"" {  } { { "datapath.vhd" "mux_op1" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_a3 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_a3\"" {  } { { "datapath.vhd" "mux_a3" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_a2 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_a2\"" {  } { { "datapath.vhd" "mux_a2" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_check datapath:datapath_risc\|eq_check:compare " "Elaborating entity \"eq_check\" for hierarchy \"datapath:datapath_risc\|eq_check:compare\"" {  } { { "datapath.vhd" "compare" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059886 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "final eq_check.vhd(26) " "VHDL Process Statement warning at eq_check.vhd(26): signal \"final\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "eq_check.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/eq_check.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059887 "|IITB_RISC|datapath:datapath_risc|eq_check:compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop datapath:datapath_risc\|dflipflop:carryFF " "Elaborating entity \"dflipflop\" for hierarchy \"datapath:datapath_risc\|dflipflop:carryFF\"" {  } { { "datapath.vhd" "carryFF" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:datapath_risc\|mux_2to1:mux_z " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:datapath_risc\|mux_2to1:mux_z\"" {  } { { "datapath.vhd" "mux_z" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath_risc\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath_risc\|alu:alu_unit\"" {  } { { "datapath.vhd" "alu_unit" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059902 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ALU.vhd(26) " "VHDL Process Statement warning at ALU.vhd(26): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059902 "|IITB_RISC|datapath:datapath_risc|alu:alu_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ALU.vhd(27) " "VHDL Process Statement warning at ALU.vhd(27): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059902 "|IITB_RISC|datapath:datapath_risc|alu:alu_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059902 "|IITB_RISC|datapath:datapath_risc|alu:alu_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059902 "|IITB_RISC|datapath:datapath_risc|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.vhd(20) " "Inferred latch for \"carry\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059904 "|IITB_RISC|datapath:datapath_risc|alu:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_risc\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_risc\|register_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left1_shifter datapath:datapath_risc\|left1_shifter:shifter1 " "Elaborating entity \"left1_shifter\" for hierarchy \"datapath:datapath_risc\|left1_shifter:shifter1\"" {  } { { "datapath.vhd" "shifter1" { Text "D:/Study_Materials/SEM4/Project/Project1_309/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:controlpath_risc " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:controlpath_risc\"" {  } { { "IITB_RISC.vhd" "controlpath_risc" { Text "D:/Study_Materials/SEM4/Project/Project1_309/IITB_RISC.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175059932 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_a1 controlpath.vhd(21) " "VHDL Signal Declaration warning at controlpath.vhd(21): used implicit default value for signal \"m_a1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650175059932 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_op1 controlpath.vhd(22) " "VHDL Signal Declaration warning at controlpath.vhd(22): used implicit default value for signal \"m_op1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650175059932 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(102) " "VHDL Process Statement warning at controlpath.vhd(102): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(103) " "VHDL Process Statement warning at controlpath.vhd(103): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(104) " "VHDL Process Statement warning at controlpath.vhd(104): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(105) " "VHDL Process Statement warning at controlpath.vhd(105): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(106) " "VHDL Process Statement warning at controlpath.vhd(106): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(107) " "VHDL Process Statement warning at controlpath.vhd(107): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(108) " "VHDL Process Statement warning at controlpath.vhd(108): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(109) " "VHDL Process Statement warning at controlpath.vhd(109): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z controlpath.vhd(109) " "VHDL Process Statement warning at controlpath.vhd(109): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlpath.vhd(109) " "VHDL Process Statement warning at controlpath.vhd(109): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(110) " "VHDL Process Statement warning at controlpath.vhd(110): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(110) " "VHDL Process Statement warning at controlpath.vhd(110): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059933 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(134) " "VHDL Process Statement warning at controlpath.vhd(134): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059934 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(198) " "VHDL Process Statement warning at controlpath.vhd(198): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650175059934 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_z controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"en_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059935 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_c controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"en_c\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059935 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_A controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"en_A\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059935 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_rf controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"wr_rf\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059935 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"en_ir\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059935 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_irf controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"en_irf\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_mem controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"wr_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_mem controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"rd_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_mem_a controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_mem_a\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op1_0 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_op1_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op1_1 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_op1_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op2_0 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_op2_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op2_1 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_op2_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a2 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_a2\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a3_0 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_a3_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a3_1 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_a3_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d3_0 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_d3_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d3_1 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_d3_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059936 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_sel controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"op_sel\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059937 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_z controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059937 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_comp_a controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_comp_a\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059937 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_comp_b controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_comp_b\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650175059937 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_comp_b controlpath.vhd(53) " "Inferred latch for \"m_comp_b\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_comp_a controlpath.vhd(53) " "Inferred latch for \"m_comp_a\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_z controlpath.vhd(53) " "Inferred latch for \"m_z\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_sel controlpath.vhd(53) " "Inferred latch for \"op_sel\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d3_1 controlpath.vhd(53) " "Inferred latch for \"m_d3_1\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d3_0 controlpath.vhd(53) " "Inferred latch for \"m_d3_0\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a3_1 controlpath.vhd(53) " "Inferred latch for \"m_a3_1\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a3_0 controlpath.vhd(53) " "Inferred latch for \"m_a3_0\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a2 controlpath.vhd(53) " "Inferred latch for \"m_a2\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op2_1 controlpath.vhd(53) " "Inferred latch for \"m_op2_1\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op2_0 controlpath.vhd(53) " "Inferred latch for \"m_op2_0\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059938 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op1_1 controlpath.vhd(53) " "Inferred latch for \"m_op1_1\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op1_0 controlpath.vhd(53) " "Inferred latch for \"m_op1_0\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_a controlpath.vhd(53) " "Inferred latch for \"m_mem_a\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem controlpath.vhd(53) " "Inferred latch for \"rd_mem\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_mem controlpath.vhd(53) " "Inferred latch for \"wr_mem\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_irf controlpath.vhd(53) " "Inferred latch for \"en_irf\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir controlpath.vhd(53) " "Inferred latch for \"en_ir\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rf controlpath.vhd(53) " "Inferred latch for \"wr_rf\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_A controlpath.vhd(53) " "Inferred latch for \"en_A\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_c controlpath.vhd(53) " "Inferred latch for \"en_c\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_z controlpath.vhd(53) " "Inferred latch for \"en_z\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175059939 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:datapath_risc\|memory:RAM\|memory " "RAM logic \"datapath:datapath_risc\|memory:RAM\|memory\" is uninferred due to asynchronous read logic" {  } { { "memory.vhd" "memory" { Text "D:/Study_Materials/SEM4/Project/Project1_309/memory.vhd" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650175060212 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1650175060212 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650175061738 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlpath:controlpath_risc\|m_comp_a controlpath:controlpath_risc\|m_comp_b " "Duplicate LATCH primitive \"controlpath:controlpath_risc\|m_comp_a\" merged with LATCH primitive \"controlpath:controlpath_risc\|m_comp_b\"" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650175061816 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1650175061816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_mem_a " "Latch controlpath:controlpath_risc\|m_mem_a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LW2 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LW2" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650175061817 ""}  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650175061817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_comp_b " "Latch controlpath:controlpath_risc\|m_comp_b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LW1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LW1" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650175061817 ""}  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650175061817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_z " "Latch controlpath:controlpath_risc\|m_z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LW1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LW1" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650175061817 ""}  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650175061817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650175063840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650175066624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650175066624 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50 " "No output dependent on input pin \"clock_50\"" {  } { { "IITB_RISC.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/IITB_RISC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650175066950 "|IITB_RISC|clock_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650175066950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7865 " "Implemented 7865 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650175066950 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650175066950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7734 " "Implemented 7734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650175066950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650175066950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650175066971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 11:27:46 2022 " "Processing ended: Sun Apr 17 11:27:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650175066971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650175066971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650175066971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650175066971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650175068152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650175068159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 11:27:47 2022 " "Processing started: Sun Apr 17 11:27:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650175068159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650175068159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC2022 -c IITB_RISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC2022 -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650175068160 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650175068327 ""}
{ "Info" "0" "" "Project  = IITB_RISC2022" {  } {  } 0 0 "Project  = IITB_RISC2022" 0 0 "Fitter" 0 0 1650175068328 ""}
{ "Info" "0" "" "Revision = IITB_RISC" {  } {  } 0 0 "Revision = IITB_RISC" 0 0 "Fitter" 0 0 1650175068328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650175068440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650175068440 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IITB_RISC 10M50DCF672I7G " "Selected device 10M50DCF672I7G for design \"IITB_RISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650175068480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650175068518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650175068518 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650175068708 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650175068720 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF672C7G " "Device 10M50DCF672C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650175069094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF672C7G " "Device 10M40DCF672C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650175069094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF672I7G " "Device 10M40DCF672I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650175069094 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650175069094 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ C2 " "Pin ~ALTERA_TMS~ is reserved at location C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650175069107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ D3 " "Pin ~ALTERA_TCK~ is reserved at location D3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650175069107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ N7 " "Pin ~ALTERA_TDI~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650175069107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ N6 " "Pin ~ALTERA_TDO~ is reserved at location N6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650175069107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650175069107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ G9 " "Pin ~ALTERA_nCONFIG~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650175069107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F9 " "Pin ~ALTERA_nSTATUS~ is reserved at location F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650175069107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650175069107 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650175069107 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650175069109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650175069109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650175069109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650175069109 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650175069112 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 131 " "No exact pin location assignment(s) for 131 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650175069769 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1650175070609 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_RISC.sdc " "Synopsys Design Constraints File file not found: 'IITB_RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650175070613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650175070614 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650175070675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650175070675 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650175070677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R11 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN R11 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.HKT " "Destination node controlpath:controlpath_risc\|Q.HKT" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.JLR " "Destination node controlpath:controlpath_risc\|Q.JLR" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.LW2 " "Destination node controlpath:controlpath_risc\|Q.LW2" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.SW2 " "Destination node controlpath:controlpath_risc\|Q.SW2" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.SW1 " "Destination node controlpath:controlpath_risc\|Q.SW1" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.LW1 " "Destination node controlpath:controlpath_risc\|Q.LW1" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.RST " "Destination node controlpath:controlpath_risc\|Q.RST" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.BEQ " "Destination node controlpath:controlpath_risc\|Q.BEQ" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.FETCH " "Destination node controlpath:controlpath_risc\|Q.FETCH" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.LHI " "Destination node controlpath:controlpath_risc\|Q.LHI" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1650175071087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650175071087 ""}  } { { "IITB_RISC.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/IITB_RISC.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650175071087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN R10 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node reset~input (placed in PIN R10 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.HKT " "Destination node controlpath:controlpath_risc\|Q.HKT" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|Q.JAL2 " "Destination node controlpath:controlpath_risc\|Q.JAL2" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|m_a3_1~0 " "Destination node controlpath:controlpath_risc\|m_a3_1~0" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 7673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|en_c~0 " "Destination node controlpath:controlpath_risc\|en_c~0" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 7677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|m_mem_a~0 " "Destination node controlpath:controlpath_risc\|m_mem_a~0" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 7683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|nQ.JLR~0 " "Destination node controlpath:controlpath_risc\|nQ.JLR~0" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 7975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|nQ.LW2~0 " "Destination node controlpath:controlpath_risc\|nQ.LW2~0" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 7976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|nQ.SW2~0 " "Destination node controlpath:controlpath_risc\|nQ.SW2~0" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 7977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|nQ.SW1~0 " "Destination node controlpath:controlpath_risc\|nQ.SW1~0" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 7979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlpath:controlpath_risc\|nQ.LW1~0 " "Destination node controlpath:controlpath_risc\|nQ.LW1~0" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 7982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650175071087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1650175071087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650175071087 ""}  } { { "IITB_RISC.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/IITB_RISC.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650175071087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlpath:controlpath_risc\|m_op1_1~2  " "Automatically promoted node controlpath:controlpath_risc\|m_op1_1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650175071088 ""}  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 8064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650175071088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlpath:controlpath_risc\|m_a3_1~0  " "Automatically promoted node controlpath:controlpath_risc\|m_a3_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650175071088 ""}  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 7673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650175071088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlpath:controlpath_risc\|en_ir~0  " "Automatically promoted node controlpath:controlpath_risc\|en_ir~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650175071088 ""}  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/Project1_309/controlpath.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 0 { 0 ""} 0 7993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650175071088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650175071813 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650175071822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650175071822 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650175071833 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650175071848 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650175071866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650175071866 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650175071874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650175071881 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650175071890 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650175071890 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "129 unused 2.5V 1 128 0 " "Number of I/O pins in group: 129 (unused VREF, 2.5V VCCIO, 1 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1650175071896 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1650175071896 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1650175071896 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650175071897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 36 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650175071897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 66 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650175071897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650175071897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 72 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650175071897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 72 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650175071897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 72 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650175071897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 64 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650175071897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650175071897 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1650175071897 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1650175071897 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650175072485 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650175072494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650175073872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650175074962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650175075006 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650175119258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:44 " "Fitter placement operations ending: elapsed time is 00:00:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650175119258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650175122370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "57 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "D:/Study_Materials/SEM4/Project/Project1_309/" { { 1 { 0 "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650175130173 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650175130173 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1650175158625 ""}
