
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001112                       # Number of seconds simulated
sim_ticks                                  1111918824                       # Number of ticks simulated
final_tick                               400314060252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145925                       # Simulator instruction rate (inst/s)
host_op_rate                                   185339                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  26874                       # Simulator tick rate (ticks/s)
host_mem_usage                               67372492                       # Number of bytes of host memory used
host_seconds                                 41374.63                       # Real time elapsed on the host
sim_insts                                  6037590824                       # Number of instructions simulated
sim_ops                                    7668323112                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        37760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        64256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        63360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               242816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       127232                       # Number of bytes written to this memory
system.physmem.bytes_written::total            127232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          295                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          502                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1897                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             994                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  994                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3338373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33959314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1496512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     57788391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1496512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     56982577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1266279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8979073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1266279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8979073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               218375654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3338373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1496512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1496512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1266279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1266279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17843029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         114425619                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              114425619                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         114425619                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3338373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33959314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1496512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     57788391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1496512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     56982577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1266279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8979073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1266279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8979073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              332801273                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210177                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22260                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        87066                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80006                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21303                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199698                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101309                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        109684                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2422029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.957036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2159735     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27844      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32245      1.33%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17680      0.73%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20340      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11690      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7713      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20665      0.85%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124117      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2422029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078822                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.449919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991448                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       127361                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2084                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41183                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463878                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41183                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995050                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          19497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        98665                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258462                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2050                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2032931                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6803345                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6803345                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          329825                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1926                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15748                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367666                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       201581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       472253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2422029                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.564678                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.257168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1846430     76.23%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       231202      9.55%     85.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124591      5.14%     90.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85785      3.54%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75336      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38689      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9355      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6120      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4521      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2422029                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1313     43.64%     55.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1350     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144782     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21291      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126782      9.27%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74645      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367666                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.512912                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002200                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5162420                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1659593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370675                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27799                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41183                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14508                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1304                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140680                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75412                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187605                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74597                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.504691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342702                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798870                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092640                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.503550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       231095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22209                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2380846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.332433                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1879349     78.94%     78.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232739      9.78%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97570      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58504      2.46%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40162      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26309      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13807      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10785      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21621      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2380846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21621                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3817196                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2957171                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 244444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.666468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.666468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.375028                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.375028                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6068651                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1866102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364675                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          217530                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       178071                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        23014                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        88269                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           83275                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21930                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1063                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2088022                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1217508                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             217530                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       105205                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               252645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          63763                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         51694                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           129283                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22865                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2432824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.961237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2180179     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11589      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18275      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           24569      1.01%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           26039      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           22048      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           11657      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           18557      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          119911      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2432824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081580                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.456599                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2066864                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        73290                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           252034                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40255                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        35539                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1492034                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40255                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2072891                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          13867                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46144                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           246393                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        13265                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1490747                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1706                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5877                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2080865                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6930865                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6930865                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1770696                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          310125                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            41480                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       140296                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        74805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          837                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        16704                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1487867                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1402653                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          393                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       183328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       444214                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2432824                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576553                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269350                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1840787     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       242193      9.96%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       123195      5.06%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        93910      3.86%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        73619      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        29316      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        18692      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9764      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1348      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2432824                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            292     11.87%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           903     36.69%     48.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1266     51.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1180271     84.15%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20831      1.49%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       126985      9.05%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        74392      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1402653                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.526033                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2461                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001755                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5240982                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1671569                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1379516                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1405114                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2765                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        25159                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1539                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40255                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10931                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1170                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1488231                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       140296                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        74805                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13610                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        26175                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1381670                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       119392                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20981                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              193759                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          195813                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             74367                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.518164                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1379595                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1379516                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           792786                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2136705                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.517356                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371032                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1032414                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1270451                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       217767                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        23080                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2392569                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530999                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378773                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1871562     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       258065     10.79%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        97898      4.09%     93.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        46283      1.93%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        38685      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        22739      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        20279      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8832      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        28226      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2392569                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1032414                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1270451                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                188400                       # Number of memory references committed
system.switch_cpus1.commit.loads               115134                       # Number of loads committed
system.switch_cpus1.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            183170                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1144697                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        26172                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        28226                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3852548                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3016726                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 233649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1032414                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1270451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1032414                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.582756                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.582756                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387183                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387183                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6216184                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1923363                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1382620                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          198567                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       178689                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        12269                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        95370                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           69224                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10742                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          559                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2086700                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1246084                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             198567                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        79966                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               245711                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          38982                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        133327                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           121506                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        12127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2492155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.587414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.910863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2246444     90.14%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            8663      0.35%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17993      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            7384      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           39996      1.60%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           35941      1.44%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6895      0.28%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           14646      0.59%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          114193      4.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2492155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074468                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.467315                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2072278                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       148225                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           244617                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          839                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         26192                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17639                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1460358                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1397                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         26192                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2075206                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         124745                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        15288                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           242656                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8064                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1458055                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          3275                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         3036                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          166                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1718998                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6861404                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6861404                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1487828                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          231066                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          177                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            21610                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       341124                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       171407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1689                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8572                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1453062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1385908                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1284                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       133805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       325647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2492155                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.556108                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.349701                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1996389     80.11%     80.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       150318      6.03%     86.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121966      4.89%     91.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        53145      2.13%     93.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        66632      2.67%     95.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        63046      2.53%     98.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        35918      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2971      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1770      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2492155                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3453     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         26653     86.25%     97.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          796      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       873089     63.00%     63.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        12030      0.87%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           82      0.01%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       330211     23.83%     87.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       170496     12.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1385908                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.519753                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              30902                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022297                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5296151                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1587111                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1371919                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1416810                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2529                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        17387                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         2129                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          122                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         26192                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         119759                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1997                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1453249                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           43                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       341124                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       171407                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           95                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         6416                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7588                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        14004                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1374788                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       328858                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        11114                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              499289                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          179961                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            170431                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.515583                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1372057                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1371919                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           742690                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1467680                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.514507                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.506030                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1104059                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1297437                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       155799                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        12293                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2465963                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.526138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.347020                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1993889     80.86%     80.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       173507      7.04%     87.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        80905      3.28%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        79696      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        21562      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        91706      3.72%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7136      0.29%     99.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5058      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        12504      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2465963                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1104059                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1297437                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                492977                       # Number of memory references committed
system.switch_cpus2.commit.loads               323720                       # Number of loads committed
system.switch_cpus2.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            171449                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1153633                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        12574                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        12504                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3906682                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2932782                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46822                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 174318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1104059                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1297437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1104059                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.415154                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.415154                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.414052                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.414052                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6787920                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1598369                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1730102                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          184231                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       150136                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        19671                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        76010                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           70249                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           18459                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          885                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1789827                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1090307                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             184231                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        88708                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               223828                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          61372                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        110593                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           111885                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        19689                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2165244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.972942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1941416     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           11702      0.54%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18739      0.87%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           28293      1.31%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           11759      0.54%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           13888      0.64%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           14481      0.67%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10299      0.48%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          114667      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2165244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.069092                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.408895                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1766988                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       134136                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           222100                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1335                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40684                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        29966                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1322809                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40684                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1771409                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          56562                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        63404                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           219091                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        14085                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1319781                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          714                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2692                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         7162                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1073                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1805809                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6153589                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6153589                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1487983                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          317820                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          289                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          153                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            40329                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       134225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        73927                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3676                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14281                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1315074                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          289                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1227275                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2092                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       200845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       467250                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2165244                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.566807                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.252208                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1641426     75.81%     75.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       213064      9.84%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       117606      5.43%     91.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        76782      3.55%     94.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        70133      3.24%     97.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        21692      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        15604      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5459      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3478      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2165244                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            352     11.90%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1235     41.74%     53.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1372     46.37%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1010379     82.33%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        22546      1.84%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          136      0.01%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       121854      9.93%     94.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        72360      5.90%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1227275                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.460262                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2959                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002411                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4624845                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1516275                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1204622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1230234                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5861                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        28823                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         4926                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          953                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40684                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          44771                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1687                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1315363                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           49                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       134225                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        73927                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          153                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           71                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12093                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        22737                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1209260                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       115422                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18015                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              187644                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          164002                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             72222                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.453505                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1204735                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1204622                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           713211                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1810048                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.451766                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.394029                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       891780                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1087488                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       228877                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20016                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2124560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.511865                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.360742                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1683878     79.26%     79.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       209865      9.88%     89.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        87239      4.11%     93.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        44327      2.09%     95.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        33386      1.57%     96.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        19048      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        11717      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9722      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25378      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2124560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       891780                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1087488                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                174399                       # Number of memory references committed
system.switch_cpus3.commit.loads               105398                       # Number of loads committed
system.switch_cpus3.commit.membars                136                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            151008                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           983213                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        21217                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25378                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3415547                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2673433                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 501229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             891780                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1087488                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       891780                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.990057                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.990057                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.334442                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.334442                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5489776                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1646454                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1252697                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           272                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          217495                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       178040                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        23010                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        88248                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           83263                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21933                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1063                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2087783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1217300                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             217495                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       105196                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               252606                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          63758                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         51737                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           129266                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2432588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.961166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2179982     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11587      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18273      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           24570      1.01%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           26033      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           22044      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           11656      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           18555      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          119888      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2432588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081567                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.456521                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2066617                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        73336                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           251999                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40254                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35535                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1491803                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40254                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2072640                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13901                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        46168                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           246366                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13250                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1490586                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1689                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2080642                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6930140                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6930140                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1770557                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          310079                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            41460                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       140287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        74799                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          838                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16704                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1487732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1402510                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          403                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       183309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       444301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2432588                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576551                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269277                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1840585     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       242173      9.96%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       123207      5.06%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        93883      3.86%     94.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        73665      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        29283      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        18689      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9759      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1344      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2432588                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            295     11.97%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           903     36.65%     48.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1266     51.38%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1180149     84.15%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20831      1.49%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       126970      9.05%     94.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        74386      5.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1402510                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525979                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2464                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001757                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5240475                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1671415                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1379391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1404974                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2765                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25161                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1539                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40254                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10944                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1195                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1488096                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       140287                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        74799                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1018                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26171                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1381549                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       119384                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20961                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              193745                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          195796                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             74361                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.518119                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1379470                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1379391                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           792719                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2136501                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.517309                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1032331                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1270343                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       217756                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        23076                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2392334                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.531006                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378754                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1871359     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       258051     10.79%     89.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        97898      4.09%     93.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        46278      1.93%     95.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38677      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        22736      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        20285      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8836      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        28214      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2392334                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1032331                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1270343                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                188382                       # Number of memory references committed
system.switch_cpus4.commit.loads               115122                       # Number of loads committed
system.switch_cpus4.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            183152                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1144602                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26170                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        28214                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3852206                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3016466                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 233885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1032331                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1270343                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1032331                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.582963                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.582963                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.387152                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.387152                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6215642                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1923188                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1382397                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          183872                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       149810                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        19736                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        76201                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           70187                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           18448                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          888                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1787888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1087973                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             183872                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        88635                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               223239                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          61423                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        103452                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           111847                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2155558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.613908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.974361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1932319     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11680      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18641      0.86%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           28121      1.30%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11856      0.55%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           13837      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           14573      0.68%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10306      0.48%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          114225      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2155558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.068957                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.408020                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1765246                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       126767                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           221575                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1302                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         40667                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        29930                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1319441                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         40667                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1769614                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          51850                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        60612                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           218563                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14243                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1316532                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          879                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2491                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7191                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1415                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1801774                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6137845                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6137845                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1483895                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          317879                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          287                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          151                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            39929                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       133573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        73557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3638                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14221                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1312102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1224865                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2101                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       200817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       463615                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2155558                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.568236                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.253410                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1632734     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       212787      9.87%     85.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       117090      5.43%     91.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        76806      3.56%     94.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        70062      3.25%     97.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        21668      1.01%     98.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        15508      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5380      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3523      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2155558                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            353     11.83%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1257     42.14%     53.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1373     46.03%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1008579     82.34%     82.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        22540      1.84%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          136      0.01%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       121474      9.92%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        72136      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1224865                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.459358                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2983                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002435                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4610372                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1513272                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1202373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1227848                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         5819                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        28419                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         4704                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          944                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         40667                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          40098                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1312389                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           33                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       133573                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        73557                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          151                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10715                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        22864                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1206922                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       115045                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17943                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              187065                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          163651                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             72020                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.452629                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1202492                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1202373                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           711869                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1806024                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.450923                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394164                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       889434                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1084613                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       228697                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20085                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2114891                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.512846                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.361913                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1675441     79.22%     79.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       209297      9.90%     89.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        86872      4.11%     93.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        44286      2.09%     95.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        33233      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        19061      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        11720      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9691      0.46%     98.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        25290      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2114891                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       889434                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1084613                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                174007                       # Number of memory references committed
system.switch_cpus5.commit.loads               105154                       # Number of loads committed
system.switch_cpus5.commit.membars                136                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            150579                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           980651                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        21164                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        25290                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3402911                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2667299                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 510915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             889434                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1084613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       889434                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.997944                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.997944                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.333562                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.333562                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5479436                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1643337                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1249960                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           272                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          237581                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       198026                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        23303                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        90730                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           85039                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           25112                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1072                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2057980                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1301962                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             237581                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       110151                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               270539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          65875                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        113801                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines           129496                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        22219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2484710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.644524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2214171     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           16444      0.66%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20365      0.82%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           33138      1.33%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13621      0.55%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           18089      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           20633      0.83%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9853      0.40%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          138396      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2484710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089099                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.488271                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2045907                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       127255                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           269173                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          165                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         42207                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        35839                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1591033                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         42207                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2048423                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           6322                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       114740                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           266788                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6223                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1580522                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents           843                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4257                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2207930                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7344682                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7344682                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1811452                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          396470                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22437                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       149205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        76260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          812                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17406                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1540905                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1466876                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1750                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       209023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       438884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2484710                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.590361                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.314656                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1864781     75.05%     75.05% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       281610     11.33%     86.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       115809      4.66%     91.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        65095      2.62%     93.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        87423      3.52%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        27760      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        26909      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        14167      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1156      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2484710                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          10115     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1396     10.88%     89.72% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1319     10.28%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1236431     84.29%     84.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        19848      1.35%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          180      0.01%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       134480      9.17%     94.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        75937      5.18%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1466876                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.550118                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12830                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008746                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5433042                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1750303                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1425974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1479706                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          958                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31482                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1393                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         42207                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4804                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          650                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1541274                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       149205                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        76260                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           571                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        13098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13619                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        26717                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1439304                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       131784                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        27572                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              207701                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          202866                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             75917                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.539778                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1425989                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1425974                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           854211                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2295420                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.534779                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372137                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1053637                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1298467                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       242803                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        23331                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2442503                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.531613                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.349946                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1892045     77.46%     77.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       279470     11.44%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       101432      4.15%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        50257      2.06%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        45751      1.87%     96.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        19434      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        19287      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9150      0.37%     98.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        25677      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2442503                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1053637                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1298467                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                192582                       # Number of memory references committed
system.switch_cpus6.commit.loads               117719                       # Number of loads committed
system.switch_cpus6.commit.membars                180                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            188175                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1169116                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        26831                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        25677                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3958096                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3124760                       # The number of ROB writes
system.switch_cpus6.timesIdled                  33178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 181763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1053637                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1298467                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1053637                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.530732                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.530732                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395143                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395143                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6473253                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1995008                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1468839                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           360                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          237935                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       198333                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        23338                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        90864                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           85170                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           25145                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1072                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2060968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1304004                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             237935                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       110315                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               270958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          65961                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        110076                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           129683                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2484443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.645595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.019361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2213485     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           16465      0.66%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20399      0.82%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           33190      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13648      0.55%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           18111      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           20666      0.83%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9863      0.40%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          138616      5.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2484443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089232                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.489037                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2048875                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       123559                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           269581                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          167                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         42258                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35886                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1593467                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         42258                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2051400                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           6358                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       110997                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           267190                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6233                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1582887                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents           848                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4267                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2211302                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7355687                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7355687                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1814347                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          396955                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            22485                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       149409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        76359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          816                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17439                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1543203                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1469121                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1750                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       209194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       439226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2484443                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.591328                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.315529                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1863587     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       282010     11.35%     86.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       115992      4.67%     91.03% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        65186      2.62%     93.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        87575      3.52%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        27797      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        26944      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        14196      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1156      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2484443                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          10128     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1396     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1319     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1238336     84.29%     84.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        19896      1.35%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          180      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       134669      9.17%     94.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        76040      5.18%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1469121                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.550960                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              12843                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008742                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5437278                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1752772                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1428172                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1481964                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          966                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        31509                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1393                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         42258                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4828                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          654                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1543572                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       149409                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        76359                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26755                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1441510                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       131973                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        27611                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              207993                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          203171                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             76020                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.540606                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1428187                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1428172                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           855564                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2299000                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.535603                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372146                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1055312                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1300525                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       243055                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23366                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2442185                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532525                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.350972                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1890904     77.43%     77.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       279854     11.46%     88.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       101591      4.16%     93.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        50342      2.06%     95.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        45819      1.88%     96.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19469      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19319      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9168      0.38%     98.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25719      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2442185                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1055312                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1300525                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                192866                       # Number of memory references committed
system.switch_cpus7.commit.loads               117900                       # Number of loads committed
system.switch_cpus7.commit.membars                180                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            188462                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1170972                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26872                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25719                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3960046                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3129419                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 182030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1055312                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1300525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1055312                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.526715                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.526715                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395771                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395771                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6483215                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1998136                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1471117                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           360                       # number of misc regfile writes
system.l20.replacements                           150                       # number of replacements
system.l20.tagsinuse                      4094.524669                       # Cycle average of tags in use
system.l20.total_refs                          260982                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          257.504029                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    23.209247                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    72.181358                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3741.630035                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.017622                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.913484                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          447                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l20.Writeback_hits::total                  249                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          450                       # number of demand (read+write) hits
system.l20.demand_hits::total                     451                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          450                       # number of overall hits
system.l20.overall_hits::total                    451                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          126                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.l20.demand_misses::total                   150                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.l20.overall_misses::total                  150                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     24563447                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     63938120                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       88501567                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     24563447                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     63938120                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        88501567                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     24563447                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     63938120                       # number of overall miss cycles
system.l20.overall_miss_latency::total       88501567                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          576                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          576                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.219895                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.218750                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.218750                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 507445.396825                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 590010.446667                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 507445.396825                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 590010.446667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 507445.396825                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 590010.446667                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  92                       # number of writebacks
system.l20.writebacks::total                       92                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          126                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          126                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     54888839                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     77728265                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     54888839                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     77728265                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     54888839                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     77728265                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 435625.706349                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 518188.433333                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 435625.706349                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 518188.433333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 435625.706349                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 518188.433333                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           111                       # number of replacements
system.l21.tagsinuse                      4095.721570                       # Cycle average of tags in use
system.l21.total_refs                          193719                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.079686                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           91.626811                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.840904                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    39.957672                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3949.296183                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022370                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003623                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009755                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.964184                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999932                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          322                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    323                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l21.Writeback_hits::total                  102                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          325                       # number of demand (read+write) hits
system.l21.demand_hits::total                     326                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          325                       # number of overall hits
system.l21.overall_hits::total                    326                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           84                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           84                       # number of demand (read+write) misses
system.l21.demand_misses::total                   111                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           84                       # number of overall misses
system.l21.overall_misses::total                  111                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     31237129                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     45059101                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       76296230                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     31237129                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     45059101                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        76296230                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     31237129                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     45059101                       # number of overall miss cycles
system.l21.overall_miss_latency::total       76296230                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          406                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                434                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          409                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 437                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          409                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                437                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.206897                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.255760                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.205379                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.254005                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.205379                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.254005                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1156930.703704                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 536417.869048                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 687353.423423                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1156930.703704                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 536417.869048                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 687353.423423                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1156930.703704                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 536417.869048                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 687353.423423                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  50                       # number of writebacks
system.l21.writebacks::total                       50                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           84                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           84                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           84                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     29290279                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     38988901                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     68279180                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     29290279                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     38988901                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     68279180                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     29290279                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     38988901                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     68279180                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206897                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.255760                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.205379                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.254005                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.205379                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.254005                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1084825.148148                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 464153.583333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 615127.747748                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1084825.148148                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 464153.583333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 615127.747748                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1084825.148148                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 464153.583333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 615127.747748                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           324                       # number of replacements
system.l22.tagsinuse                      4095.705407                       # Cycle average of tags in use
system.l22.total_refs                          225268                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4420                       # Sample count of references to valid blocks.
system.l22.avg_refs                         50.965611                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.566332                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.140511                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   171.960028                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3890.038536                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002580                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005650                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.041982                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.949716                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999928                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          529                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    530                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             226                       # number of Writeback hits
system.l22.Writeback_hits::total                  226                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          532                       # number of demand (read+write) hits
system.l22.demand_hits::total                     533                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          532                       # number of overall hits
system.l22.overall_hits::total                    533                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          295                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  324                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          295                       # number of demand (read+write) misses
system.l22.demand_misses::total                   324                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          295                       # number of overall misses
system.l22.overall_misses::total                  324                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     27987635                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    152539087                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      180526722                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     27987635                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    152539087                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       180526722                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     27987635                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    152539087                       # number of overall miss cycles
system.l22.overall_miss_latency::total      180526722                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           30                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          824                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                854                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          226                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              226                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           30                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          827                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 857                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           30                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          827                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                857                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.358010                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.379391                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.356711                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.378063                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.356711                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.378063                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 965090.862069                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 517081.650847                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 557181.240741                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 965090.862069                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 517081.650847                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 557181.240741                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 965090.862069                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 517081.650847                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 557181.240741                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  79                       # number of writebacks
system.l22.writebacks::total                       79                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          295                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             324                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          295                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              324                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          295                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             324                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     25905435                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    131358087                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    157263522                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     25905435                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    131358087                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    157263522                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     25905435                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    131358087                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    157263522                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.358010                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.379391                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.356711                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.378063                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.356711                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.378063                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 893290.862069                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 445281.650847                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 485381.240741                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 893290.862069                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 445281.650847                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 485381.240741                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 893290.862069                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 445281.650847                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 485381.240741                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           520                       # number of replacements
system.l23.tagsinuse                      4090.662247                       # Cycle average of tags in use
system.l23.total_refs                          318382                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4612                       # Sample count of references to valid blocks.
system.l23.avg_refs                         69.033391                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          306.976897                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.598690                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   227.088283                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                    1                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3542.998378                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.074946                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003076                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.055441                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000244                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.864990                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.998697                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          514                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    514                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             509                       # number of Writeback hits
system.l23.Writeback_hits::total                  509                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          514                       # number of demand (read+write) hits
system.l23.demand_hits::total                     514                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          514                       # number of overall hits
system.l23.overall_hits::total                    514                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          456                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  469                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           46                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 46                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          502                       # number of demand (read+write) misses
system.l23.demand_misses::total                   515                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          502                       # number of overall misses
system.l23.overall_misses::total                  515                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      7754125                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    253571674                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      261325799                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data     19261456                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total     19261456                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      7754125                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    272833130                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       280587255                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      7754125                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    272833130                       # number of overall miss cycles
system.l23.overall_miss_latency::total      280587255                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          970                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                983                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          509                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              509                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           46                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               46                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         1016                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                1029                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         1016                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               1029                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.470103                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.477111                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.494094                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.500486                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.494094                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.500486                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 596471.153846                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 556078.232456                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 557197.865672                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 418727.304348                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 418727.304348                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 596471.153846                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 543492.290837                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 544829.621359                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 596471.153846                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 543492.290837                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 544829.621359                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 307                       # number of writebacks
system.l23.writebacks::total                      307                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          456                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             469                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           46                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            46                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          502                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              515                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          502                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             515                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      6820725                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    220815674                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    227636399                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data     15955905                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total     15955905                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      6820725                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    236771579                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    243592304                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      6820725                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    236771579                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    243592304                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.470103                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.477111                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.494094                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.500486                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.494094                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.500486                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 524671.153846                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 484244.899123                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 485365.456290                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 346867.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 346867.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 524671.153846                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 471656.531873                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 472994.765049                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 524671.153846                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 471656.531873                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 472994.765049                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           111                       # number of replacements
system.l24.tagsinuse                      4095.721922                       # Cycle average of tags in use
system.l24.total_refs                          193719                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l24.avg_refs                         46.079686                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           91.627274                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    14.837075                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    39.944692                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3949.312880                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.022370                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003622                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.009752                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.964188                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999932                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          322                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    323                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l24.Writeback_hits::total                  102                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          325                       # number of demand (read+write) hits
system.l24.demand_hits::total                     326                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          325                       # number of overall hits
system.l24.overall_hits::total                    326                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           84                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           84                       # number of demand (read+write) misses
system.l24.demand_misses::total                   111                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           84                       # number of overall misses
system.l24.overall_misses::total                  111                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33556802                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     47578951                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       81135753                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33556802                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     47578951                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        81135753                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33556802                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     47578951                       # number of overall miss cycles
system.l24.overall_miss_latency::total       81135753                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          406                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                434                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          409                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 437                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          409                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                437                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206897                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.255760                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.205379                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.254005                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.205379                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.254005                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1242844.518519                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 566416.083333                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 730952.729730                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1242844.518519                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 566416.083333                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 730952.729730                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1242844.518519                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 566416.083333                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 730952.729730                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  50                       # number of writebacks
system.l24.writebacks::total                       50                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           84                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           84                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           84                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     31618202                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     41545470                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     73163672                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     31618202                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     41545470                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     73163672                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     31618202                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     41545470                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     73163672                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206897                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.255760                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.205379                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.254005                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.205379                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.254005                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1171044.518519                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 494588.928571                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 659132.180180                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1171044.518519                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 494588.928571                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 659132.180180                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1171044.518519                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 494588.928571                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 659132.180180                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           511                       # number of replacements
system.l25.tagsinuse                      4090.645687                       # Cycle average of tags in use
system.l25.total_refs                          318375                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4604                       # Sample count of references to valid blocks.
system.l25.avg_refs                         69.151825                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          309.647316                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.600537                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   221.664467                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.inst                    1                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3545.733368                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.075597                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003076                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.054117                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.inst            0.000244                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.865658                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998693                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          510                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    510                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             507                       # number of Writeback hits
system.l25.Writeback_hits::total                  507                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            1                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.data          511                       # number of demand (read+write) hits
system.l25.demand_hits::total                     511                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          511                       # number of overall hits
system.l25.overall_hits::total                    511                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          447                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  460                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           48                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 48                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          495                       # number of demand (read+write) misses
system.l25.demand_misses::total                   508                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          495                       # number of overall misses
system.l25.overall_misses::total                  508                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      8208010                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    251236627                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      259444637                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     20881745                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     20881745                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      8208010                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    272118372                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       280326382                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      8208010                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    272118372                       # number of overall miss cycles
system.l25.overall_miss_latency::total      280326382                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          957                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                970                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          507                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              507                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           49                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         1006                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                1019                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         1006                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               1019                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.467085                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.474227                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.979592                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.979592                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.492048                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.498528                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.492048                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.498528                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 631385.384615                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 562050.619687                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 564010.080435                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 435036.354167                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 435036.354167                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 631385.384615                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 549734.084848                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 551823.586614                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 631385.384615                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 549734.084848                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 551823.586614                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 302                       # number of writebacks
system.l25.writebacks::total                      302                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          447                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             460                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           48                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            48                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          495                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              508                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          495                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             508                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      7274610                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    219136922                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    226411532                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     17434674                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     17434674                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      7274610                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    236571596                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    243846206                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      7274610                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    236571596                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    243846206                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.467085                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.474227                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.979592                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.979592                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.492048                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.498528                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.492048                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.498528                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 559585.384615                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 490239.199105                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 492198.982609                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 363222.375000                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 363222.375000                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 559585.384615                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 477922.416162                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 480012.216535                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 559585.384615                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 477922.416162                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 480012.216535                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            90                       # number of replacements
system.l26.tagsinuse                      4095.834175                       # Cycle average of tags in use
system.l26.total_refs                          181608                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l26.avg_refs                         43.384615                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          136.265463                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    10.764481                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    38.157326                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3910.646905                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.033268                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002628                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.009316                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.954748                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999960                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          295                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    295                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             100                       # number of Writeback hits
system.l26.Writeback_hits::total                  100                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          295                       # number of demand (read+write) hits
system.l26.demand_hits::total                     295                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          295                       # number of overall hits
system.l26.overall_hits::total                    295                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           11                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           78                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   89                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           11                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           78                       # number of demand (read+write) misses
system.l26.demand_misses::total                    89                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           11                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           78                       # number of overall misses
system.l26.overall_misses::total                   89                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      5997943                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     36595528                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       42593471                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      5997943                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     36595528                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        42593471                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      5997943                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     36595528                       # number of overall miss cycles
system.l26.overall_miss_latency::total       42593471                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           11                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          373                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                384                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          100                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              100                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           11                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          373                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 384                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           11                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          373                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                384                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.209115                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.231771                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.209115                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.231771                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.209115                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.231771                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 545267.545455                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 469173.435897                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 478578.325843                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 545267.545455                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 469173.435897                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 478578.325843                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 545267.545455                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 469173.435897                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 478578.325843                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  57                       # number of writebacks
system.l26.writebacks::total                       57                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           11                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           78                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              89                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           11                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           78                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               89                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           11                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           78                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              89                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5208143                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     30985550                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     36193693                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5208143                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     30985550                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     36193693                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5208143                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     30985550                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     36193693                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.209115                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.231771                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.209115                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.231771                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.209115                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.231771                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 473467.545455                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 397250.641026                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 406670.707865                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 473467.545455                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 397250.641026                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 406670.707865                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 473467.545455                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 397250.641026                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 406670.707865                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            90                       # number of replacements
system.l27.tagsinuse                      4095.834735                       # Cycle average of tags in use
system.l27.total_refs                          181609                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l27.avg_refs                         43.384854                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          136.265699                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    10.765658                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    38.211019                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3910.592359                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.033268                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002628                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.009329                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.954734                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999960                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          296                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    296                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             100                       # number of Writeback hits
system.l27.Writeback_hits::total                  100                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          296                       # number of demand (read+write) hits
system.l27.demand_hits::total                     296                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          296                       # number of overall hits
system.l27.overall_hits::total                    296                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           11                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           78                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   89                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           11                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           78                       # number of demand (read+write) misses
system.l27.demand_misses::total                    89                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           11                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           78                       # number of overall misses
system.l27.overall_misses::total                   89                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6397809                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     35028622                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       41426431                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6397809                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     35028622                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        41426431                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6397809                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     35028622                       # number of overall miss cycles
system.l27.overall_miss_latency::total       41426431                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           11                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          374                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                385                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          100                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              100                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           11                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          374                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 385                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           11                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          374                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                385                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.208556                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.231169                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.208556                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.231169                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.208556                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.231169                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       581619                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 449084.897436                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 465465.516854                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       581619                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 449084.897436                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 465465.516854                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       581619                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 449084.897436                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 465465.516854                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  57                       # number of writebacks
system.l27.writebacks::total                       57                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           11                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           78                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              89                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           11                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           78                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               89                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           11                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           78                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              89                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5608009                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     29423069                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     35031078                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5608009                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     29423069                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     35031078                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5608009                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     29423069                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     35031078                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.208556                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.231169                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.208556                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.231169                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.208556                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.231169                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       509819                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 377218.833333                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 393607.617978                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst       509819                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 377218.833333                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 393607.617978                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst       509819                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 377218.833333                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 393607.617978                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.169681                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133150                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.564103                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.169681                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038733                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125188                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125188                       # number of overall hits
system.cpu0.icache.overall_hits::total         125188                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     38887606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38887606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     38887606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38887606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     38887606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38887606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1023358.052632                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1023358.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1023358.052632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24835472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24835472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24835472                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 993418.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   576                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203603                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              142071.638221                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.212116                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.787884                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.715672                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.284328                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72615                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159502                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159502                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159502                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           81                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2017                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    412611724                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    412611724                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    452101157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    452101157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    452101157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    452101157                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 213125.890496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 213125.890496                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 224145.343084                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 224145.343084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 224145.343084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 224145.343084                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       107868                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       107868                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu0.dcache.writebacks::total              249                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          576                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     94268524                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     94268524                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     94460824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     94460824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     94460824                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     94460824                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164517.493892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164517.493892                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               489.931909                       # Cycle average of tags in use
system.cpu1.icache.total_refs               749563191                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1490185.270378                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.931909                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023929                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.785147                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       129248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         129248                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       129248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          129248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       129248                       # number of overall hits
system.cpu1.icache.overall_hits::total         129248                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.cpu1.icache.overall_misses::total           35                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     34804937                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     34804937                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     34804937                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     34804937                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     34804937                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     34804937                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       129283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       129283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       129283                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       129283                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       129283                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       129283                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000271                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000271                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 994426.771429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 994426.771429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 994426.771429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 994426.771429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 994426.771429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 994426.771429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     31530027                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31530027                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     31530027                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31530027                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     31530027                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31530027                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1126072.392857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1126072.392857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1126072.392857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1126072.392857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1126072.392857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1126072.392857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   409                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               113240500                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   665                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              170286.466165                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   140.523161                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   115.476839                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.548919                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.451081                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        87716                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          87716                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        72908                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         72908                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          177                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          176                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       160624                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          160624                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       160624                       # number of overall hits
system.cpu1.dcache.overall_hits::total         160624                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1290                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           16                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1306                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1306                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1306                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1306                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    238830923                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    238830923                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1267992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1267992                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    240098915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    240098915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    240098915                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    240098915                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        89006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        89006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        72924                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        72924                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       161930                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       161930                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       161930                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       161930                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014493                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000219                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000219                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008065                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008065                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008065                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008065                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 185140.250388                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 185140.250388                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 79249.500000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79249.500000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 183842.967075                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 183842.967075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 183842.967075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 183842.967075                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu1.dcache.writebacks::total              102                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          884                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          897                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          897                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          406                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          409                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          409                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     66735115                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     66735115                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     66927415                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     66927415                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     66927415                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     66927415                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002526                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002526                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164372.204433                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 164372.204433                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 163636.711491                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 163636.711491                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 163636.711491                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 163636.711491                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               565.514398                       # Cycle average of tags in use
system.cpu2.icache.total_refs               768704792                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   573                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1341544.139616                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.765659                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.748739                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.038086                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868187                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.906273                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       121460                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         121460                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       121460                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          121460                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       121460                       # number of overall hits
system.cpu2.icache.overall_hits::total         121460                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37694643                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37694643                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37694643                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37694643                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37694643                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37694643                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       121506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       121506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       121506                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       121506                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       121506                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       121506                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000379                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000379                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000379                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000379                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000379                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000379                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 819448.760870                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 819448.760870                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 819448.760870                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 819448.760870                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 819448.760870                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 819448.760870                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     28299268                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     28299268                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     28299268                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     28299268                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     28299268                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     28299268                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000247                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000247                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000247                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 943308.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 943308.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 943308.933333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 943308.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 943308.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 943308.933333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   827                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               289297638                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1083                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              267126.166205                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   110.343188                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   145.656812                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.431028                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.568972                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       310253                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         310253                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       169066                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        169066                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           86                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           84                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       479319                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          479319                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       479319                       # number of overall hits
system.cpu2.dcache.overall_hits::total         479319                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2911                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2911                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2926                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2926                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2926                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2926                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    727088182                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    727088182                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2486211                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2486211                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    729574393                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    729574393                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    729574393                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    729574393                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       313164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       313164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       169081                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       169081                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       482245                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       482245                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       482245                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       482245                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009295                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009295                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000089                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006067                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006067                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006067                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006067                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 249772.649261                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 249772.649261                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 165747.400000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 165747.400000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 249341.897813                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 249341.897813                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 249341.897813                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 249341.897813                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          226                       # number of writebacks
system.cpu2.dcache.writebacks::total              226                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         2087                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2087                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2099                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2099                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2099                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2099                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          824                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          827                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          827                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          827                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          827                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    191261396                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    191261396                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       198363                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       198363                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    191459759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    191459759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    191459759                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    191459759                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002631                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002631                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001715                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001715                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001715                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001715                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 232113.344660                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 232113.344660                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        66121                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        66121                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 231511.195889                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 231511.195889                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 231511.195889                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 231511.195889                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               502.597850                       # Cycle average of tags in use
system.cpu3.icache.total_refs               753303715                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1497621.699801                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.597850                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020189                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.805445                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       111871                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         111871                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       111871                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          111871                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       111871                       # number of overall hits
system.cpu3.icache.overall_hits::total         111871                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.cpu3.icache.overall_misses::total           14                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8199755                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8199755                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8199755                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8199755                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8199755                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8199755                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       111885                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       111885                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       111885                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       111885                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       111885                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       111885                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000125                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000125                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 585696.785714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 585696.785714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 585696.785714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 585696.785714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 585696.785714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 585696.785714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7862514                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7862514                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7862514                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7862514                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7862514                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7862514                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 604808.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 604808.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 604808.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 604808.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 604808.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 604808.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  1016                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               125519170                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1272                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              98678.592767                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   190.688810                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    65.311190                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.744878                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.255122                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84646                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84646                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        68203                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         68203                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          143                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          143                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          136                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       152849                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          152849                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       152849                       # number of overall hits
system.cpu3.dcache.overall_hits::total         152849                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2408                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2408                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          437                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          437                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2845                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2845                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2845                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2845                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    779023057                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    779023057                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    183392577                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    183392577                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    962415634                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    962415634                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    962415634                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    962415634                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        87054                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        87054                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        68640                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        68640                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       155694                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       155694                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       155694                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       155694                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.027661                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027661                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.006367                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006367                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.018273                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018273                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.018273                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.018273                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 323514.558555                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 323514.558555                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 419662.647597                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 419662.647597                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 338283.175395                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 338283.175395                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 338283.175395                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 338283.175395                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          509                       # number of writebacks
system.cpu3.dcache.writebacks::total              509                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1438                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1438                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          391                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          391                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1829                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1829                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1829                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1829                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          970                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          970                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           46                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1016                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1016                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1016                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1016                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    291705885                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    291705885                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     19643256                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     19643256                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    311349141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    311349141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    311349141                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    311349141                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.011143                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011143                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.006526                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006526                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.006526                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006526                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 300727.716495                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 300727.716495                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 427027.304348                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 427027.304348                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 306446.004921                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 306446.004921                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 306446.004921                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 306446.004921                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.927970                       # Cycle average of tags in use
system.cpu4.icache.total_refs               749563173                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1490185.234592                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.927970                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023923                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.785141                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       129230                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         129230                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       129230                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          129230                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       129230                       # number of overall hits
system.cpu4.icache.overall_hits::total         129230                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.cpu4.icache.overall_misses::total           36                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     37596052                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     37596052                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     37596052                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     37596052                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     37596052                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     37596052                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       129266                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       129266                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       129266                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       129266                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       129266                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       129266                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000278                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000278                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000278                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000278                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000278                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000278                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1044334.777778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1044334.777778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1044334.777778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1044334.777778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1044334.777778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1044334.777778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     33849568                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33849568                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     33849568                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33849568                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     33849568                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33849568                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1208913.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1208913.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   409                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               113240489                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   665                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              170286.449624                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   140.498708                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   115.501292                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.548823                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.451177                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        87711                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          87711                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        72902                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         72902                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          177                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          176                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       160613                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          160613                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       160613                       # number of overall hits
system.cpu4.dcache.overall_hits::total         160613                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1290                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1290                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1306                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1306                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1306                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1306                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    242474741                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    242474741                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1266992                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1266992                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    243741733                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    243741733                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    243741733                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    243741733                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        89001                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        89001                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72918                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72918                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       161919                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       161919                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       161919                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       161919                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014494                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014494                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000219                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000219                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008066                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008066                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008066                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008066                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 187964.915504                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 187964.915504                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        79187                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        79187                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 186632.261103                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 186632.261103                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 186632.261103                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 186632.261103                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu4.dcache.writebacks::total              102                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          884                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          897                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          897                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          897                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          897                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          406                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          409                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          409                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     69254859                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     69254859                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     69447159                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     69447159                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     69447159                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     69447159                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002526                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002526                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 170578.470443                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 170578.470443                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               502.599698                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753303677                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1497621.624254                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.599698                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.805448                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       111833                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         111833                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       111833                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          111833                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       111833                       # number of overall hits
system.cpu5.icache.overall_hits::total         111833                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.cpu5.icache.overall_misses::total           14                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8669623                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8669623                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8669623                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8669623                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8669623                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8669623                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       111847                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       111847                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       111847                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       111847                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       111847                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       111847                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000125                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000125                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 619258.785714                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 619258.785714                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 619258.785714                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 619258.785714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 619258.785714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 619258.785714                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      8316352                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      8316352                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      8316352                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      8316352                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      8316352                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      8316352                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 639719.384615                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 639719.384615                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 639719.384615                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 639719.384615                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 639719.384615                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 639719.384615                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1006                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125518797                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1262                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              99460.219493                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   190.187264                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    65.812736                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.742919                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.257081                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        84423                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          84423                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        68054                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         68054                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          142                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          136                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       152477                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          152477                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       152477                       # number of overall hits
system.cpu5.dcache.overall_hits::total         152477                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2387                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2387                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          438                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2825                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2825                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2825                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2825                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    770552214                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    770552214                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    191499090                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    191499090                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    962051304                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    962051304                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    962051304                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    962051304                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        86810                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        86810                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        68492                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        68492                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       155302                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       155302                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       155302                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       155302                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.027497                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.027497                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006395                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006395                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.018190                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018190                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.018190                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018190                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 322811.987432                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 322811.987432                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 437212.534247                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 437212.534247                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 340549.134159                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 340549.134159                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 340549.134159                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 340549.134159                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          507                       # number of writebacks
system.cpu5.dcache.writebacks::total              507                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1430                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1430                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          389                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          389                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1819                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1819                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1819                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1819                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          957                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          957                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           49                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1006                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1006                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    288977933                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    288977933                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     21344245                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     21344245                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    310322178                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    310322178                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    310322178                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    310322178                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011024                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011024                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000715                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000715                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006478                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006478                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006478                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006478                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 301962.312435                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 301962.312435                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 435596.836735                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 435596.836735                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 308471.349901                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 308471.349901                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 308471.349901                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 308471.349901                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               465.763770                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753005732                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1615892.128755                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    10.763770                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.017250                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.746416                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       129480                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         129480                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       129480                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          129480                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       129480                       # number of overall hits
system.cpu6.icache.overall_hits::total         129480                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           16                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           16                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           16                       # number of overall misses
system.cpu6.icache.overall_misses::total           16                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7460351                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7460351                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7460351                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7460351                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7460351                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7460351                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       129496                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       129496                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       129496                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       129496                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       129496                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       129496                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000124                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000124                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000124                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000124                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000124                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000124                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 466271.937500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 466271.937500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 466271.937500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 466271.937500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 466271.937500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 466271.937500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           11                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           11                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           11                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6089243                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6089243                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6089243                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6089243                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6089243                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6089243                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 553567.545455                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 553567.545455                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 553567.545455                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 553567.545455                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 553567.545455                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 553567.545455                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   373                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               109337998                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   629                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              173828.295707                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   130.618847                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   125.381153                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.510230                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.489770                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       101249                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         101249                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        74503                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         74503                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          187                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          180                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       175752                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          175752                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       175752                       # number of overall hits
system.cpu6.dcache.overall_hits::total         175752                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          963                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          963                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          963                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           963                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          963                       # number of overall misses
system.cpu6.dcache.overall_misses::total          963                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    146990958                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    146990958                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    146990958                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    146990958                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    146990958                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    146990958                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       102212                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       102212                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        74503                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        74503                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       176715                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       176715                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       176715                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       176715                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009422                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009422                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005449                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005449                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005449                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005449                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 152638.585670                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 152638.585670                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 152638.585670                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 152638.585670                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 152638.585670                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 152638.585670                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu6.dcache.writebacks::total              100                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          590                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          590                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          590                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          373                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          373                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          373                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          373                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          373                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     56481560                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     56481560                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     56481560                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     56481560                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     56481560                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     56481560                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002111                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002111                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 151425.093834                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 151425.093834                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 151425.093834                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 151425.093834                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 151425.093834                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 151425.093834                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               465.764948                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753005921                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1615892.534335                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    10.764948                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.017252                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.746418                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       129669                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         129669                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       129669                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          129669                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       129669                       # number of overall hits
system.cpu7.icache.overall_hits::total         129669                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.cpu7.icache.overall_misses::total           14                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7328588                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7328588                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7328588                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7328588                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7328588                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7328588                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       129683                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       129683                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       129683                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       129683                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       129683                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       129683                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000108                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000108                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000108                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000108                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000108                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000108                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 523470.571429                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 523470.571429                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 523470.571429                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 523470.571429                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 523470.571429                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 523470.571429                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           11                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           11                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           11                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6489109                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6489109                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6489109                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6489109                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6489109                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6489109                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       589919                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       589919                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       589919                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       589919                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       589919                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       589919                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   374                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               109338230                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   630                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              173552.746032                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   130.736296                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   125.263704                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.510689                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.489311                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       101378                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         101378                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        74606                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         74606                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          187                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          180                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       175984                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          175984                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       175984                       # number of overall hits
system.cpu7.dcache.overall_hits::total         175984                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          967                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          967                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          967                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           967                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          967                       # number of overall misses
system.cpu7.dcache.overall_misses::total          967                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    143540259                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    143540259                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    143540259                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    143540259                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    143540259                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    143540259                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       102345                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       102345                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        74606                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        74606                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       176951                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       176951                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       176951                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       176951                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009448                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009448                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005465                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005465                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005465                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005465                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 148438.737332                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 148438.737332                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 148438.737332                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 148438.737332                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 148438.737332                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 148438.737332                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu7.dcache.writebacks::total              100                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          593                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          593                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          593                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          374                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          374                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          374                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     54980570                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     54980570                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     54980570                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     54980570                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     54980570                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     54980570                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002114                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002114                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 147006.871658                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 147006.871658                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 147006.871658                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 147006.871658                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 147006.871658                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 147006.871658                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
