{'LinkFail': {'CDeps': [[[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['LatchByte'],
                         [],
                         ['Rgad']],
                        [[], [], ['Reset']]],
              'CLines': [[None,
                          None,
                          '156:C',
                          None,
                          '164:C',
                          None,
                          '166:C',
                          None,
                          '180:C',
                          None,
                          '183:C'],
                         [None, None, '156:C']],
              'Clocked': True,
              'DDeps': [['ShiftReg'], []],
              'DLines': ['184:D', '160:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f927890>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f518690>]},
 'Prsd': {'CDeps': [[[],
                     [],
                     ['Reset'],
                     [],
                     ['MdcEn_n'],
                     [],
                     ['ByteSelect'],
                     [],
                     ['LatchByte'],
                     [],
                     ['LatchByte']],
                    [[],
                     [],
                     ['Reset'],
                     [],
                     ['MdcEn_n'],
                     [],
                     ['ByteSelect'],
                     [],
                     ['LatchByte']],
                    [[], [], ['Reset']]],
          'CLines': [[None,
                      None,
                      '156:C',
                      None,
                      '164:C',
                      None,
                      '166:C',
                      None,
                      '180:C',
                      None,
                      '188:C'],
                     [None,
                      None,
                      '156:C',
                      None,
                      '164:C',
                      None,
                      '166:C',
                      None,
                      '180:C'],
                     [None, None, '156:C']],
          'Clocked': True,
          'DDeps': [['ShiftReg', 'Mdi'], ['ShiftReg', 'Mdi'], []],
          'DLines': ['189:D', '182:D', '159:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f927d10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f927510>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f518550>]},
 'ShiftReg': {'CDeps': [[[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect']],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect']],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['ByteSelect'],
                         []],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['ByteSelect'],
                         []],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['ByteSelect'],
                         []],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['ByteSelect'],
                         []],
                        [[], [], ['Reset']]],
              'CLines': [[None, None, '156:C', None, '164:C', None, '166:C'],
                         [None, None, '156:C', None, '164:C', None, '166:C'],
                         [None,
                          None,
                          '156:C',
                          None,
                          '164:C',
                          None,
                          '166:C',
                          None,
                          '169:C',
                          None],
                         [None,
                          None,
                          '156:C',
                          None,
                          '164:C',
                          None,
                          '166:C',
                          None,
                          '169:C',
                          None],
                         [None,
                          None,
                          '156:C',
                          None,
                          '164:C',
                          None,
                          '166:C',
                          None,
                          '169:C',
                          None],
                         [None,
                          None,
                          '156:C',
                          None,
                          '164:C',
                          None,
                          '166:C',
                          None,
                          '169:C',
                          None],
                         [None, None, '156:C']],
              'Clocked': True,
              'DDeps': [['ShiftReg', 'Mdi'],
                        ['ShiftReg', 'Mdi'],
                        ['Fiad', 'Rgad'],
                        ['WriteOp', 'WriteOp', 'Fiad'],
                        ['CtrlData'],
                        ['CtrlData'],
                        []],
              'DLines': ['179:D',
                         '179:D',
                         '171:D',
                         '170:D',
                         '173:D',
                         '172:D',
                         '158:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922f90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922f90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922550>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f518f90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922b90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922850>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f518350>]},
 'ShiftedBit': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['ShiftReg']],
                'DLines': ['197:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb89f927050>]}}
