$date
	Fri May 29 00:25:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ff_test $end
$var wire 1 ! Q $end
$var reg 1 " CK $end
$var reg 1 # D $end
$scope module f $end
$var wire 1 " CK $end
$var wire 1 # D $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
1"
1!
$end
#5
0#
#10
0"
#15
1#
#20
1"
#25
0#
#27
1#
#30
0"
#35
0#
#40
1"
#50
0"
