#include<stdio.h>
long long int do_twos_complement( unsigned long long int a ,int width){
    int msb = (a >> (width-1)) & 1;
    if(msb==1){
        int bit[width];int ans[width];
        unsigned long long int a1=a;
        int i=0;
        for(i=0;i<width;i++){
            bit[i]=0;
            ans[i]=0;
        }
        i=0;
        while(a1>0){
            bit[i]=a1%2;
            i++;
            a1/=2;
        }
        int flag=0;
        for(i=0;i<width;i++){
            if(bit[i]==1 && flag==0){
                ans[i]=1;
                flag=1;
            }
            else if(flag==0)
                ans[i]=bit[i];
            else
                ans[i]=1 ^ bit[i];
        }
        long long int fans=0;
        for(i=0;i<width;i++)
            fans+=ans[i]*(1<<i);
        fans = -fans;    
        return fans;
    }else{     
        return a;
    }
}

long long int G1;
long long int G2;
long long int G3;
long long int G4;
long long int GG1;
long long int GG2;
long long int ap_clk;
long long int ap_done;
long long int ap_idle;
long long int ap_ready;
long long int ap_return1;
long long int ap_return1_ap_vld;
long long int ap_rst;
long long int ap_start;
long long int i1;
long long int i2;
long long int i3;
long long int i4;
long long int i5;
long long int i6;
long long int o1;
long long int o1_ap_vld;
long long int o2;
long long int o2_ap_vld;
long long int o3;
long long int o3_ap_vld;
long long int o4;
long long int o4_ap_vld;
   long long int ap_CS_fsm_state1;
   long long int ap_CS_fsm_state2;
   long long int ap_CS_fsm_state3;
   long long int ap_CS_fsm_state4;
   long long int ap_CS_fsm_state5;
   long long int ap_CS_fsm_state6;
   long long int ap_CS_fsm_state7;
   long long int mul_ln33_1_fu_195_p1;
   long long int mul_ln33_1_fu_195_p1__temp;
   long long int mul_ln33_1_fu_195_p2;
   long long int mul_ln33_1_fu_195_p2__temp;
   long long int mul_ln33_1_reg_347;
   long long int mul_ln33_1_reg_347__temp;
   long long int mul_ln33_fu_191_p1;
   long long int mul_ln33_fu_191_p1__temp;
   long long int mul_ln33_fu_191_p2;
   long long int mul_ln33_fu_191_p2__temp;
   long long int mul_ln33_reg_342;
   long long int mul_ln33_reg_342__temp;
   long long int op13_fu_168_p2;
   long long int op13_fu_168_p2__temp;
   long long int op13_reg_316;
   long long int op13_reg_316__temp;
   long long int op14_fu_178_p2;
   long long int op14_fu_178_p2__temp;
   long long int op14_reg_324;
   long long int op14_reg_324__temp;
   long long int op17_fu_183_p1;
   long long int op17_fu_183_p1__temp;
   long long int op18_fu_187_p1;
   long long int op18_fu_187_p1__temp;
   long long int op19_fu_199_p2;
   long long int op19_fu_199_p2__temp;
   long long int op19_reg_352;
   long long int op19_reg_352__temp;
   long long int op1_fu_207_p0;
   long long int op1_fu_207_p0__temp;
   long long int op1_fu_207_p1;
   long long int op1_fu_207_p1__temp;
   long long int op20_fu_203_p2;
   long long int op20_fu_203_p2__temp;
   long long int op20_reg_358;
   long long int op20_reg_358__temp;
   long long int op21_fu_219_p1;
   long long int op21_fu_219_p1__temp;
   long long int op22_fu_223_p1;
   long long int op22_fu_223_p1__temp;
   long long int op2_fu_213_p0;
   long long int op2_fu_213_p0__temp;
   long long int op2_fu_213_p1;
   long long int op2_fu_213_p1__temp;
   long long int op5_fu_139_p0;
   long long int op5_fu_139_p0__temp;
   long long int op5_fu_139_p1;
   long long int op5_fu_139_p1__temp;
   long long int op6_fu_145_p0;
   long long int op6_fu_145_p0__temp;
   long long int op6_fu_145_p1;
   long long int op6_fu_145_p1__temp;
   long long int op7_fu_151_p0;
   long long int op7_fu_151_p0__temp;
   long long int op7_fu_151_p1;
   long long int op7_fu_151_p1__temp;
   long long int op8_fu_157_p0;
   long long int op8_fu_157_p0__temp;
   long long int op8_fu_157_p1;
   long long int op8_fu_157_p1__temp;
   long long int tmp1_fu_251_p1;
   long long int tmp1_fu_251_p1__temp;
   long long int tmp2_fu_232_p1;
   long long int tmp2_fu_232_p1__temp;
   long long int tmp2_fu_232_p2;
   long long int tmp2_fu_232_p2__temp;
   long long int tmp2_reg_389;
   long long int tmp2_reg_389__temp;
   long long int tmp3_fu_255_p1;
   long long int tmp3_fu_255_p1__temp;
   long long int tmp_fu_227_p1;
   long long int tmp_fu_227_p1__temp;
   long long int tmp_fu_227_p2;
   long long int tmp_fu_227_p2__temp;
   long long int tmp_reg_384;
   long long int tmp_reg_384__temp;
   long long int G1__temp;
   long long int G2__temp;
   long long int G3__temp;
   long long int G4__temp;
   long long int GG1__temp;
   long long int GG2__temp;
   long long int add_ln25_fu_163_p2;
   long long int add_ln25_fu_163_p2__temp;
   long long int add_ln27_fu_173_p2;
   long long int add_ln27_fu_173_p2__temp;
   long long int add_ln41_1_fu_241_p2;
   long long int add_ln41_1_fu_241_p2__temp;
   long long int add_ln41_fu_237_p2;
   long long int add_ln41_fu_237_p2__temp;
   long long int add_ln46_1_fu_269_p2;
   long long int add_ln46_1_fu_269_p2__temp;
   long long int add_ln46_fu_264_p2;
   long long int add_ln46_fu_264_p2__temp;
   long long int ap_CS_fsm;
   long long int ap_CS_fsm__temp;
   long long int ap_NS_fsm;
   long long int ap_NS_fsm__temp;
   long long int ap_clk__temp;
   long long int ap_done__temp;
   long long int ap_idle__temp;
   long long int ap_ready__temp;
   long long int ap_return1__temp;
   long long int ap_return1_ap_vld__temp;
   long long int ap_rst__temp;
   long long int ap_start__temp;
   long long int i1__temp;
   long long int i2__temp;
   long long int i3__temp;
   long long int i4__temp;
   long long int i5__temp;
   long long int i6__temp;
   long long int o1__temp;
   long long int o1_ap_vld__temp;
   long long int o2__temp;
   long long int o2_ap_vld__temp;
   long long int o3__temp;
   long long int o3_ap_vld__temp;
   long long int o4__temp;
   long long int o4_ap_vld__temp;
   long long int op17_fu_183_p2;
   long long int op17_fu_183_p2__temp;
   long long int op17_reg_332;
   long long int op17_reg_332__temp;
   long long int op18_fu_187_p2;
   long long int op18_fu_187_p2__temp;
   long long int op18_reg_337;
   long long int op18_reg_337__temp;
   long long int op1_fu_207_p2;
   long long int op1_fu_207_p2__temp;
   long long int op1_reg_364;
   long long int op1_reg_364__temp;
   long long int op21_fu_219_p2;
   long long int op21_fu_219_p2__temp;
   long long int op21_reg_374;
   long long int op21_reg_374__temp;
   long long int op22_fu_223_p2;
   long long int op22_fu_223_p2__temp;
   long long int op22_reg_379;
   long long int op22_reg_379__temp;
   long long int op27_fu_245_p2;
   long long int op27_fu_245_p2__temp;
   long long int op27_reg_394;
   long long int op27_reg_394__temp;
   long long int op28_fu_259_p2;
   long long int op28_fu_259_p2__temp;
   long long int op2_fu_213_p2;
   long long int op2_fu_213_p2__temp;
   long long int op2_reg_369;
   long long int op2_reg_369__temp;
   long long int op5_fu_139_p2;
   long long int op5_fu_139_p2__temp;
   long long int op5_reg_296;
   long long int op5_reg_296__temp;
   long long int op6_fu_145_p2;
   long long int op6_fu_145_p2__temp;
   long long int op6_reg_301;
   long long int op6_reg_301__temp;
   long long int op7_fu_151_p2;
   long long int op7_fu_151_p2__temp;
   long long int op7_reg_306;
   long long int op7_reg_306__temp;
   long long int op8_fu_157_p2;
   long long int op8_fu_157_p2__temp;
   long long int op8_reg_311;
   long long int op8_reg_311__temp;
   long long int tmp1_fu_251_p2;
   long long int tmp1_fu_251_p2__temp;
   long long int tmp1_reg_400;
   long long int tmp1_reg_400__temp;
   long long int tmp3_fu_255_p2;
   long long int tmp3_fu_255_p2__temp;
   long long int tmp3_reg_405;
   long long int tmp3_reg_405__temp;


long long int G2_read;
long long int G1_read;
long long int i4_read;
long long int i3_read;
long long int i6_read;
long long int i5_read;
long long int add_ln25;
long long int op13;
long long int add_ln27;
long long int op14;
long long int op5;
long long int op6;
long long int op7;
long long int op8;
long long int op17;
long long int op18;
long long int mul_ln33;
long long int mul_ln33_1;
long long int op19;
long long int op20;
long long int GG2_read;
long long int GG1_read;
long long int i2_read;
long long int i1_read;
long long int op2;
long long int op21;
long long int op22;
long long int tmp;
long long int tmp2;
long long int add_ln41;
long long int add_ln41_1;
long long int op27;
long long int tmp1;
long long int tmp3;
long long int add_ln41;
long long int add_ln41_1;
long long int add_ln46;
long long int add_ln46_1;
long long int add_ln46_2;
long long int op1;
long long int op28;
long long int o1_temp;
long long int o2_temp;
long long int o3_temp;
long long int o4_temp;
long long int ap_return1_temp;


void state1(){
	op8_reg_311 =   ( ( do_twos_complement(  ( G2 & 4294967295 )  , 32 )  * do_twos_complement(  ( i3 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
    op7_reg_306 =   ( ( do_twos_complement(  ( G1 & 4294967295 )  , 32 )  * do_twos_complement(  ( i4 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
    op6_reg_301 =   ( ( do_twos_complement(  ( G2 & 4294967295 )  , 32 )  * do_twos_complement(  ( i4 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
    op5_reg_296 =   ( ( do_twos_complement(  ( G1 & 4294967295 )  , 32 )  * do_twos_complement(  ( i3 & 4294967295 )  , 32 )  ) & 4294967295 ) ;

	G2_read = G2;
	G1_read = G1;
	i4_read = i4;
	i3_read = i3;
	op5 = G1_read * i3_read;
	op6 = G2_read * i4_read;
	op7 = G1_read * i4_read;
	op8 = G2_read * i3_read;
}

void state2(){
	op14_reg_324 =   ( (  ( ( op8_reg_311__temp  + ( i6__temp  & 4294967295 )  ) & 4294967295 )  + op7_reg_306__temp  ) & 4294967295 ) ;
    op13_reg_316 =   ( (  ( ( op6_reg_301__temp  + ( i5__temp  & 4294967295 )  ) & 4294967295 )  + op5_reg_296__temp  ) & 4294967295 ) ;

	i6_read = i6;
	i5_read = i5;
	add_ln25 = op6 + i5_read;
	op13 = add_ln25 + op5;
	add_ln27 = op8 + i6_read;
	op14 = add_ln27 + op7;
}

void state3(){
	op18_reg_337 =   ( ( do_twos_complement( op14_reg_324__temp  , 32 )  * do_twos_complement(  ( G2 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
   op17_reg_332 =   ( ( do_twos_complement( op13_reg_316__temp  , 32 )  * do_twos_complement(  ( G1 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
   mul_ln33_reg_342 =   ( ( do_twos_complement( op14_reg_324__temp  , 32 )  * do_twos_complement(  ( G1 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
   mul_ln33_1_reg_347 =   ( ( do_twos_complement( op13_reg_316__temp  , 32 )  * do_twos_complement(  ( G2 & 4294967295 )  , 32 )  ) & 4294967295 ) ;

	op17 = op13 * G1_read;
	op18 = op14 * G2_read;
	mul_ln33 = op14 * G1_read;
	mul_ln33_1 = op13 * G2_read;
}

void state4(){
	op20_reg_358 =   ( ( op17_reg_332__temp  + op18_reg_337__temp  ) & 4294967295 ) ;
    op19_reg_352 =   ( ( do_twos_complement( mul_ln33_1_reg_347__temp  , 32 )  * do_twos_complement( mul_ln33_reg_342__temp  , 32 )  ) & 4294967295 ) ;

	op19 = mul_ln33_1 * mul_ln33;
	op20 = op17 + op18;
}

void state5(){
	tmp_reg_384 =   ( ( do_twos_complement( op20_reg_358__temp  , 32 )  + do_twos_complement(  ( i1 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
   tmp2_reg_389 =   ( ( do_twos_complement( op19_reg_352__temp  , 32 )  + do_twos_complement(  ( i2 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
   op2_reg_369 =   ( ( do_twos_complement(  ( GG2 & 4294967295 )  , 32 )  * do_twos_complement(  ( i2 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
   op22_reg_379 =   ( ( do_twos_complement( op19_reg_352__temp  , 32 )  * do_twos_complement(  ( G2 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
   op21_reg_374 =   ( ( do_twos_complement( op20_reg_358__temp  , 32 )  * do_twos_complement(  ( G1 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
   op1_reg_364 =   ( ( do_twos_complement(  ( GG1 & 4294967295 )  , 32 )  * do_twos_complement(  ( i1 & 4294967295 )  , 32 )  ) & 4294967295 ) ;

	GG2_read = GG2;
	GG1_read = GG1;
	i2_read = i2;
	i1_read = i1;
	op1 = GG1_read * i1_read;
	op2 = GG2_read * i2_read;
	op21 = op20 * G1_read;
	op22 = op19 * G2_read;
	tmp = op20 + i1_read;
	tmp2 = op19 + i2_read;
}

void state6(){
	tmp3_reg_405 =   ( ( do_twos_complement( tmp2_reg_389__temp  , 32 )  * do_twos_complement(  ( G1 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
   tmp1_reg_400 =   ( ( do_twos_complement( tmp_reg_384__temp  , 32 )  * do_twos_complement(  ( G2 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
   op27_reg_394 =   ( (  ( ( op2_reg_369__temp  + op21_reg_374__temp  ) & 4294967295 )  +  ( ( op1_reg_364__temp  + op22_reg_379__temp  ) & 4294967295 )  ) & 4294967295 ) ;

	add_ln41 = op1 + op22;
	add_ln41_1 = op2 + op21;
	op27 = add_ln41_1 + add_ln41;
	tmp1 = tmp * G2_read;
	tmp3 = tmp2 * G1_read;
}

void state7(){
	ap_return1_ap_vld = 1;
	o1_ap_vld =  1;
	o2_ap_vld =  1;
	o3_ap_vld =  1;
	o4_ap_vld =  1;
               ap_return1 =  ( (  ( ( do_twos_complement( op14_reg_324 , 32 )  + do_twos_complement( op27_reg_394 , 32 )  ) & 4294967295 )  +  ( ( do_twos_complement( op13_reg_316 , 32 )  + do_twos_complement(  ( ( tmp3_reg_405 + tmp1_reg_400 ) & 4294967295 )  , 32 )  ) & 4294967295 )  ) & 4294967295 ) ;
               o1 =   ( op13_reg_316__temp  & 4294967295 ) ;
               o2 =   ( op14_reg_324__temp  & 4294967295 ) ;
               o3 =   ( op27_reg_394__temp  & 4294967295 ) ;
               o4 =   (  ( ( tmp3_reg_405__temp  + tmp1_reg_400__temp  ) & 4294967295 )  & 4294967295 ) ;

	o1_temp = op13;
	o2_temp = op14;
	o3_temp = op27;
	op28 = tmp3 + tmp1;
	o4_temp = op28;
	add_ln46 = op13 + op28;
	add_ln46_1 = op14 + op27;
	add_ln46_2 = add_ln46_1 + add_ln46;	
	ap_return1_temp = add_ln46_2;	
}

void hls_macc(unsigned long long int *G1__1,unsigned long long int *G2__1,unsigned long long int *G3__1,unsigned long long int *G4__1,unsigned long long int *GG1__1,unsigned long long int *GG2__1,unsigned long long int *ap_clk__1,unsigned long long int *ap_done__1,unsigned long long int *ap_idle__1,unsigned long long int *ap_ready__1,unsigned long long int *ap_return1__1,unsigned long long int *ap_return1_ap_vld__1,unsigned long long int *ap_rst__1,unsigned long long int *ap_start__1,unsigned long long int *i1__1,unsigned long long int *i2__1,unsigned long long int *i3__1,unsigned long long int *i4__1,unsigned long long int *i5__1,unsigned long long int *i6__1,unsigned long long int *o1__1,unsigned long long int *o1_ap_vld__1,unsigned long long int *o2__1,unsigned long long int *o2_ap_vld__1,unsigned long long int *o3__1,unsigned long long int *o3_ap_vld__1,unsigned long long int *o4__1,unsigned long long int *o4_ap_vld__1,int dummy){
G1=*G1__1;
G2=*G2__1;
G3=*G3__1;
G4=*G4__1;
GG1=*GG1__1;
GG2=*GG2__1;
ap_clk=*ap_clk__1;
ap_done=*ap_done__1;
ap_idle=*ap_idle__1;
ap_ready=*ap_ready__1;
ap_return1=*ap_return1__1;
ap_return1_ap_vld=*ap_return1_ap_vld__1;
ap_rst=*ap_rst__1;
ap_start=*ap_start__1;
i1=*i1__1;
i2=*i2__1;
i3=*i3__1;
i4=*i4__1;
i5=*i5__1;
i6=*i6__1;
o1=*o1__1;
o1_ap_vld=*o1_ap_vld__1;
o2=*o2__1;
o2_ap_vld=*o2_ap_vld__1;
o3=*o3__1;
o3_ap_vld=*o3_ap_vld__1;
o4=*o4__1;
o4_ap_vld=*o4_ap_vld__1;
   ap_CS_fsm_state1=0;
   ap_CS_fsm_state2=0;
   ap_CS_fsm_state3=0;
   ap_CS_fsm_state4=0;
   ap_CS_fsm_state5=0;
   ap_CS_fsm_state6=0;
   ap_CS_fsm_state7=0;
   mul_ln33_1_fu_195_p1=0;
   mul_ln33_1_fu_195_p1__temp=0;
   mul_ln33_1_fu_195_p2=0;
   mul_ln33_1_fu_195_p2__temp=0;
   mul_ln33_1_reg_347=0;
   mul_ln33_1_reg_347__temp=0;
   mul_ln33_fu_191_p1=0;
   mul_ln33_fu_191_p1__temp=0;
   mul_ln33_fu_191_p2=0;
   mul_ln33_fu_191_p2__temp=0;
   mul_ln33_reg_342=0;
   mul_ln33_reg_342__temp=0;
   op13_fu_168_p2=0;
   op13_fu_168_p2__temp=0;
   op13_reg_316=0;
   op13_reg_316__temp=0;
   op14_fu_178_p2=0;
   op14_fu_178_p2__temp=0;
   op14_reg_324=0;
   op14_reg_324__temp=0;
   op17_fu_183_p1=0;
   op17_fu_183_p1__temp=0;
   op18_fu_187_p1=0;
   op18_fu_187_p1__temp=0;
   op19_fu_199_p2=0;
   op19_fu_199_p2__temp=0;
   op19_reg_352=0;
   op19_reg_352__temp=0;
   op1_fu_207_p0=0;
   op1_fu_207_p0__temp=0;
   op1_fu_207_p1=0;
   op1_fu_207_p1__temp=0;
   op20_fu_203_p2=0;
   op20_fu_203_p2__temp=0;
   op20_reg_358=0;
   op20_reg_358__temp=0;
   op21_fu_219_p1=0;
   op21_fu_219_p1__temp=0;
   op22_fu_223_p1=0;
   op22_fu_223_p1__temp=0;
   op2_fu_213_p0=0;
   op2_fu_213_p0__temp=0;
   op2_fu_213_p1=0;
   op2_fu_213_p1__temp=0;
   op5_fu_139_p0=0;
   op5_fu_139_p0__temp=0;
   op5_fu_139_p1=0;
   op5_fu_139_p1__temp=0;
   op6_fu_145_p0=0;
   op6_fu_145_p0__temp=0;
   op6_fu_145_p1=0;
   op6_fu_145_p1__temp=0;
   op7_fu_151_p0=0;
   op7_fu_151_p0__temp=0;
   op7_fu_151_p1=0;
   op7_fu_151_p1__temp=0;
   op8_fu_157_p0=0;
   op8_fu_157_p0__temp=0;
   op8_fu_157_p1=0;
   op8_fu_157_p1__temp=0;
   tmp1_fu_251_p1=0;
   tmp1_fu_251_p1__temp=0;
   tmp2_fu_232_p1=0;
   tmp2_fu_232_p1__temp=0;
   tmp2_fu_232_p2=0;
   tmp2_fu_232_p2__temp=0;
   tmp2_reg_389=0;
   tmp2_reg_389__temp=0;
   tmp3_fu_255_p1=0;
   tmp3_fu_255_p1__temp=0;
   tmp_fu_227_p1=0;
   tmp_fu_227_p1__temp=0;
   tmp_fu_227_p2=0;
   tmp_fu_227_p2__temp=0;
   tmp_reg_384=0;
   tmp_reg_384__temp=0;
G1__temp=0;
G2__temp=0;
G3__temp=0;
G4__temp=0;
GG1__temp=0;
GG2__temp=0;
add_ln25_fu_163_p2=0;
add_ln25_fu_163_p2__temp=0;
add_ln27_fu_173_p2=0;
add_ln27_fu_173_p2__temp=0;
add_ln41_1_fu_241_p2=0;
add_ln41_1_fu_241_p2__temp=0;
add_ln41_fu_237_p2=0;
add_ln41_fu_237_p2__temp=0;
add_ln46_1_fu_269_p2=0;
add_ln46_1_fu_269_p2__temp=0;
add_ln46_fu_264_p2=0;
add_ln46_fu_264_p2__temp=0;
ap_CS_fsm=0;
ap_CS_fsm__temp=0;
ap_NS_fsm=0;
ap_NS_fsm__temp=0;
ap_clk__temp=0;
ap_done__temp=0;
ap_idle__temp=0;
ap_ready__temp=0;
ap_return1__temp=0;
ap_return1_ap_vld__temp=0;
ap_rst__temp=0;
ap_start__temp=0;
i1__temp=0;
i2__temp=0;
i3__temp=0;
i4__temp=0;
i5__temp=0;
i6__temp=0;
o1__temp=0;
o1_ap_vld__temp=0;
o2__temp=0;
o2_ap_vld__temp=0;
o3__temp=0;
o3_ap_vld__temp=0;
o4__temp=0;
o4_ap_vld__temp=0;
op17_fu_183_p2=0;
op17_fu_183_p2__temp=0;
op17_reg_332=0;
op17_reg_332__temp=0;
op18_fu_187_p2=0;
op18_fu_187_p2__temp=0;
op18_reg_337=0;
op18_reg_337__temp=0;
op1_fu_207_p2=0;
op1_fu_207_p2__temp=0;
op1_reg_364=0;
op1_reg_364__temp=0;
op21_fu_219_p2=0;
op21_fu_219_p2__temp=0;
op21_reg_374=0;
op21_reg_374__temp=0;
op22_fu_223_p2=0;
op22_fu_223_p2__temp=0;
op22_reg_379=0;
op22_reg_379__temp=0;
op27_fu_245_p2=0;
op27_fu_245_p2__temp=0;
op27_reg_394=0;
op27_reg_394__temp=0;
op28_fu_259_p2=0;
op28_fu_259_p2__temp=0;
op2_fu_213_p2=0;
op2_fu_213_p2__temp=0;
op2_reg_369=0;
op2_reg_369__temp=0;
op5_fu_139_p2=0;
op5_fu_139_p2__temp=0;
op5_reg_296=0;
op5_reg_296__temp=0;
op6_fu_145_p2=0;
op6_fu_145_p2__temp=0;
op6_reg_301=0;
op6_reg_301__temp=0;
op7_fu_151_p2=0;
op7_fu_151_p2__temp=0;
op7_reg_306=0;
op7_reg_306__temp=0;
op8_fu_157_p2=0;
op8_fu_157_p2__temp=0;
op8_reg_311=0;
op8_reg_311__temp=0;
tmp1_fu_251_p2=0;
tmp1_fu_251_p2__temp=0;
tmp1_reg_400=0;
tmp1_reg_400__temp=0;
tmp3_fu_255_p2=0;
tmp3_fu_255_p2__temp=0;
tmp3_reg_405=0;
tmp3_reg_405__temp=0;
    ap_done=0;
    ap_start=1;

   ap_ST_fsm_state1:

    ap_CS_fsm_state1 = 1;
    ap_CS_fsm_state2 = 0;
    ap_CS_fsm_state3 = 0;
    ap_CS_fsm_state4 = 0;
    ap_CS_fsm_state5 = 0;
    ap_CS_fsm_state6 = 0;
    ap_CS_fsm_state7 = 0;
   tmp_reg_384__temp = tmp_reg_384 ;
   op14_reg_324__temp = op14_reg_324 ;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op21_fu_219_p1__temp = op21_fu_219_p1 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op6_fu_145_p0__temp = op6_fu_145_p0 ;
   mul_ln33_fu_191_p1__temp = mul_ln33_fu_191_p1 ;
   op5_fu_139_p0__temp = op5_fu_139_p0 ;
   op6_fu_145_p1__temp = op6_fu_145_p1 ;
   op20_reg_358__temp = op20_reg_358 ;
   op22_fu_223_p1__temp = op22_fu_223_p1 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   mul_ln33_fu_191_p2__temp = mul_ln33_fu_191_p2 ;
   mul_ln33_1_reg_347__temp = mul_ln33_1_reg_347 ;
   op19_reg_352__temp = op19_reg_352 ;
   op8_fu_157_p0__temp = op8_fu_157_p0 ;
   op19_fu_199_p2__temp = op19_fu_199_p2 ;
   op2_fu_213_p1__temp = op2_fu_213_p1 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   op13_reg_316__temp = op13_reg_316 ;
   tmp2_reg_389__temp = tmp2_reg_389 ;
   op7_fu_151_p0__temp = op7_fu_151_p0 ;
   op5_fu_139_p1__temp = op5_fu_139_p1 ;
   mul_ln33_1_fu_195_p1__temp = mul_ln33_1_fu_195_p1 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op1_fu_207_p1__temp = op1_fu_207_p1 ;
   op17_fu_183_p1__temp = op17_fu_183_p1 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op7_fu_151_p1__temp = op7_fu_151_p1 ;
   op8_fu_157_p1__temp = op8_fu_157_p1 ;
   tmp3_fu_255_p1__temp = tmp3_fu_255_p1 ;
   tmp1_fu_251_p1__temp = tmp1_fu_251_p1 ;
   op18_fu_187_p1__temp = op18_fu_187_p1 ;
   op1_fu_207_p0__temp = op1_fu_207_p0 ;
   mul_ln33_reg_342__temp = mul_ln33_reg_342 ;
   op2_fu_213_p0__temp = op2_fu_213_p0 ;
   mul_ln33_1_fu_195_p2__temp = mul_ln33_1_fu_195_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   op27_reg_394__temp = op27_reg_394 ;
   GG1__temp = GG1 ;
   op6_reg_301__temp = op6_reg_301 ;
   add_ln41_fu_237_p2__temp = add_ln41_fu_237_p2 ;
   i5__temp = i5 ;
   op8_fu_157_p2__temp = op8_fu_157_p2 ;
   i6__temp = i6 ;
   ap_rst__temp = ap_rst ;
   op21_fu_219_p2__temp = op21_fu_219_p2 ;
   o4__temp = o4 ;
   add_ln46_1_fu_269_p2__temp = add_ln46_1_fu_269_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   G3__temp = G3 ;
   op17_reg_332__temp = op17_reg_332 ;
   op22_fu_223_p2__temp = op22_fu_223_p2 ;
   op27_fu_245_p2__temp = op27_fu_245_p2 ;
   add_ln27_fu_173_p2__temp = add_ln27_fu_173_p2 ;
   op18_fu_187_p2__temp = op18_fu_187_p2 ;
   op18_reg_337__temp = op18_reg_337 ;
   i2__temp = i2 ;
   ap_return1__temp = ap_return1 ;
   ap_start__temp = ap_start ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   tmp3_fu_255_p2__temp = tmp3_fu_255_p2 ;
   i3__temp = i3 ;
   o3_ap_vld__temp = o3_ap_vld ;
   op5_reg_296__temp = op5_reg_296 ;
   o3__temp = o3 ;
   op21_reg_374__temp = op21_reg_374 ;
   ap_done__temp = ap_done ;
   op1_fu_207_p2__temp = op1_fu_207_p2 ;
   op7_reg_306__temp = op7_reg_306 ;
   i4__temp = i4 ;
   i1__temp = i1 ;
   op1_reg_364__temp = op1_reg_364 ;
   ap_ready__temp = ap_ready ;
   G1__temp = G1 ;
   op22_reg_379__temp = op22_reg_379 ;
   G2__temp = G2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   GG2__temp = GG2 ;
   op7_fu_151_p2__temp = op7_fu_151_p2 ;
   add_ln25_fu_163_p2__temp = add_ln25_fu_163_p2 ;
   op5_fu_139_p2__temp = op5_fu_139_p2 ;
   op2_reg_369__temp = op2_reg_369 ;
   o1_ap_vld__temp = o1_ap_vld ;
   o1__temp = o1 ;
   op6_fu_145_p2__temp = op6_fu_145_p2 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   tmp1_fu_251_p2__temp = tmp1_fu_251_p2 ;
   op2_fu_213_p2__temp = op2_fu_213_p2 ;
   op8_reg_311__temp = op8_reg_311 ;
   tmp3_reg_405__temp = tmp3_reg_405 ;
   o2__temp = o2 ;
   o4_ap_vld__temp = o4_ap_vld ;
   op17_fu_183_p2__temp = op17_fu_183_p2 ;
   add_ln41_1_fu_241_p2__temp = add_ln41_1_fu_241_p2 ;
   G4__temp = G4 ;
   op28_fu_259_p2__temp = op28_fu_259_p2 ;
   ap_clk__temp = ap_clk ;
   ap_idle__temp = ap_idle ;
   tmp1_reg_400__temp = tmp1_reg_400 ;
   add_ln46_fu_264_p2__temp = add_ln46_fu_264_p2 ;

       if((ap_start == 0) && (1 == ap_CS_fsm_state1))
       {
           ap_idle =  1;
       }
   if(((1 == ap_CS_fsm_state1) && (ap_start == 1)) == 1){
       if((1 == ap_CS_fsm_state1) && (ap_start == 1))
       {
           state1();
       }
       goto ap_ST_fsm_state2;
   }

   ap_ST_fsm_state2:

    ap_CS_fsm_state1 = 0;
    ap_CS_fsm_state2 = 1;
    ap_CS_fsm_state3 = 0;
    ap_CS_fsm_state4 = 0;
    ap_CS_fsm_state5 = 0;
    ap_CS_fsm_state6 = 0;
    ap_CS_fsm_state7 = 0;
   tmp_reg_384__temp = tmp_reg_384 ;
   op14_reg_324__temp = op14_reg_324 ;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op21_fu_219_p1__temp = op21_fu_219_p1 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op6_fu_145_p0__temp = op6_fu_145_p0 ;
   mul_ln33_fu_191_p1__temp = mul_ln33_fu_191_p1 ;
   op5_fu_139_p0__temp = op5_fu_139_p0 ;
   op6_fu_145_p1__temp = op6_fu_145_p1 ;
   op20_reg_358__temp = op20_reg_358 ;
   op22_fu_223_p1__temp = op22_fu_223_p1 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   mul_ln33_fu_191_p2__temp = mul_ln33_fu_191_p2 ;
   mul_ln33_1_reg_347__temp = mul_ln33_1_reg_347 ;
   op19_reg_352__temp = op19_reg_352 ;
   op8_fu_157_p0__temp = op8_fu_157_p0 ;
   op19_fu_199_p2__temp = op19_fu_199_p2 ;
   op2_fu_213_p1__temp = op2_fu_213_p1 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   op13_reg_316__temp = op13_reg_316 ;
   tmp2_reg_389__temp = tmp2_reg_389 ;
   op7_fu_151_p0__temp = op7_fu_151_p0 ;
   op5_fu_139_p1__temp = op5_fu_139_p1 ;
   mul_ln33_1_fu_195_p1__temp = mul_ln33_1_fu_195_p1 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op1_fu_207_p1__temp = op1_fu_207_p1 ;
   op17_fu_183_p1__temp = op17_fu_183_p1 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op7_fu_151_p1__temp = op7_fu_151_p1 ;
   op8_fu_157_p1__temp = op8_fu_157_p1 ;
   tmp3_fu_255_p1__temp = tmp3_fu_255_p1 ;
   tmp1_fu_251_p1__temp = tmp1_fu_251_p1 ;
   op18_fu_187_p1__temp = op18_fu_187_p1 ;
   op1_fu_207_p0__temp = op1_fu_207_p0 ;
   mul_ln33_reg_342__temp = mul_ln33_reg_342 ;
   op2_fu_213_p0__temp = op2_fu_213_p0 ;
   mul_ln33_1_fu_195_p2__temp = mul_ln33_1_fu_195_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   op27_reg_394__temp = op27_reg_394 ;
   GG1__temp = GG1 ;
   op6_reg_301__temp = op6_reg_301 ;
   add_ln41_fu_237_p2__temp = add_ln41_fu_237_p2 ;
   i5__temp = i5 ;
   op8_fu_157_p2__temp = op8_fu_157_p2 ;
   i6__temp = i6 ;
   ap_rst__temp = ap_rst ;
   op21_fu_219_p2__temp = op21_fu_219_p2 ;
   o4__temp = o4 ;
   add_ln46_1_fu_269_p2__temp = add_ln46_1_fu_269_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   G3__temp = G3 ;
   op17_reg_332__temp = op17_reg_332 ;
   op22_fu_223_p2__temp = op22_fu_223_p2 ;
   op27_fu_245_p2__temp = op27_fu_245_p2 ;
   add_ln27_fu_173_p2__temp = add_ln27_fu_173_p2 ;
   op18_fu_187_p2__temp = op18_fu_187_p2 ;
   op18_reg_337__temp = op18_reg_337 ;
   i2__temp = i2 ;
   ap_return1__temp = ap_return1 ;
   ap_start__temp = ap_start ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   tmp3_fu_255_p2__temp = tmp3_fu_255_p2 ;
   i3__temp = i3 ;
   o3_ap_vld__temp = o3_ap_vld ;
   op5_reg_296__temp = op5_reg_296 ;
   o3__temp = o3 ;
   op21_reg_374__temp = op21_reg_374 ;
   ap_done__temp = ap_done ;
   op1_fu_207_p2__temp = op1_fu_207_p2 ;
   op7_reg_306__temp = op7_reg_306 ;
   i4__temp = i4 ;
   i1__temp = i1 ;
   op1_reg_364__temp = op1_reg_364 ;
   ap_ready__temp = ap_ready ;
   G1__temp = G1 ;
   op22_reg_379__temp = op22_reg_379 ;
   G2__temp = G2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   GG2__temp = GG2 ;
   op7_fu_151_p2__temp = op7_fu_151_p2 ;
   add_ln25_fu_163_p2__temp = add_ln25_fu_163_p2 ;
   op5_fu_139_p2__temp = op5_fu_139_p2 ;
   op2_reg_369__temp = op2_reg_369 ;
   o1_ap_vld__temp = o1_ap_vld ;
   o1__temp = o1 ;
   op6_fu_145_p2__temp = op6_fu_145_p2 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   tmp1_fu_251_p2__temp = tmp1_fu_251_p2 ;
   op2_fu_213_p2__temp = op2_fu_213_p2 ;
   op8_reg_311__temp = op8_reg_311 ;
   tmp3_reg_405__temp = tmp3_reg_405 ;
   o2__temp = o2 ;
   o4_ap_vld__temp = o4_ap_vld ;
   op17_fu_183_p2__temp = op17_fu_183_p2 ;
   add_ln41_1_fu_241_p2__temp = add_ln41_1_fu_241_p2 ;
   G4__temp = G4 ;
   op28_fu_259_p2__temp = op28_fu_259_p2 ;
   ap_clk__temp = ap_clk ;
   ap_idle__temp = ap_idle ;
   tmp1_reg_400__temp = tmp1_reg_400 ;
   add_ln46_fu_264_p2__temp = add_ln46_fu_264_p2 ;

       if(1 == ap_CS_fsm_state2)
       {
           state2();
       }
       goto ap_ST_fsm_state3;

   ap_ST_fsm_state3:

    ap_CS_fsm_state1 = 0;
    ap_CS_fsm_state2 = 0;
    ap_CS_fsm_state3 = 1;
    ap_CS_fsm_state4 = 0;
    ap_CS_fsm_state5 = 0;
    ap_CS_fsm_state6 = 0;
    ap_CS_fsm_state7 = 0;
   tmp_reg_384__temp = tmp_reg_384 ;
   op14_reg_324__temp = op14_reg_324 ;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op21_fu_219_p1__temp = op21_fu_219_p1 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op6_fu_145_p0__temp = op6_fu_145_p0 ;
   mul_ln33_fu_191_p1__temp = mul_ln33_fu_191_p1 ;
   op5_fu_139_p0__temp = op5_fu_139_p0 ;
   op6_fu_145_p1__temp = op6_fu_145_p1 ;
   op20_reg_358__temp = op20_reg_358 ;
   op22_fu_223_p1__temp = op22_fu_223_p1 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   mul_ln33_fu_191_p2__temp = mul_ln33_fu_191_p2 ;
   mul_ln33_1_reg_347__temp = mul_ln33_1_reg_347 ;
   op19_reg_352__temp = op19_reg_352 ;
   op8_fu_157_p0__temp = op8_fu_157_p0 ;
   op19_fu_199_p2__temp = op19_fu_199_p2 ;
   op2_fu_213_p1__temp = op2_fu_213_p1 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   op13_reg_316__temp = op13_reg_316 ;
   tmp2_reg_389__temp = tmp2_reg_389 ;
   op7_fu_151_p0__temp = op7_fu_151_p0 ;
   op5_fu_139_p1__temp = op5_fu_139_p1 ;
   mul_ln33_1_fu_195_p1__temp = mul_ln33_1_fu_195_p1 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op1_fu_207_p1__temp = op1_fu_207_p1 ;
   op17_fu_183_p1__temp = op17_fu_183_p1 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op7_fu_151_p1__temp = op7_fu_151_p1 ;
   op8_fu_157_p1__temp = op8_fu_157_p1 ;
   tmp3_fu_255_p1__temp = tmp3_fu_255_p1 ;
   tmp1_fu_251_p1__temp = tmp1_fu_251_p1 ;
   op18_fu_187_p1__temp = op18_fu_187_p1 ;
   op1_fu_207_p0__temp = op1_fu_207_p0 ;
   mul_ln33_reg_342__temp = mul_ln33_reg_342 ;
   op2_fu_213_p0__temp = op2_fu_213_p0 ;
   mul_ln33_1_fu_195_p2__temp = mul_ln33_1_fu_195_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   op27_reg_394__temp = op27_reg_394 ;
   GG1__temp = GG1 ;
   op6_reg_301__temp = op6_reg_301 ;
   add_ln41_fu_237_p2__temp = add_ln41_fu_237_p2 ;
   i5__temp = i5 ;
   op8_fu_157_p2__temp = op8_fu_157_p2 ;
   i6__temp = i6 ;
   ap_rst__temp = ap_rst ;
   op21_fu_219_p2__temp = op21_fu_219_p2 ;
   o4__temp = o4 ;
   add_ln46_1_fu_269_p2__temp = add_ln46_1_fu_269_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   G3__temp = G3 ;
   op17_reg_332__temp = op17_reg_332 ;
   op22_fu_223_p2__temp = op22_fu_223_p2 ;
   op27_fu_245_p2__temp = op27_fu_245_p2 ;
   add_ln27_fu_173_p2__temp = add_ln27_fu_173_p2 ;
   op18_fu_187_p2__temp = op18_fu_187_p2 ;
   op18_reg_337__temp = op18_reg_337 ;
   i2__temp = i2 ;
   ap_return1__temp = ap_return1 ;
   ap_start__temp = ap_start ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   tmp3_fu_255_p2__temp = tmp3_fu_255_p2 ;
   i3__temp = i3 ;
   o3_ap_vld__temp = o3_ap_vld ;
   op5_reg_296__temp = op5_reg_296 ;
   o3__temp = o3 ;
   op21_reg_374__temp = op21_reg_374 ;
   ap_done__temp = ap_done ;
   op1_fu_207_p2__temp = op1_fu_207_p2 ;
   op7_reg_306__temp = op7_reg_306 ;
   i4__temp = i4 ;
   i1__temp = i1 ;
   op1_reg_364__temp = op1_reg_364 ;
   ap_ready__temp = ap_ready ;
   G1__temp = G1 ;
   op22_reg_379__temp = op22_reg_379 ;
   G2__temp = G2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   GG2__temp = GG2 ;
   op7_fu_151_p2__temp = op7_fu_151_p2 ;
   add_ln25_fu_163_p2__temp = add_ln25_fu_163_p2 ;
   op5_fu_139_p2__temp = op5_fu_139_p2 ;
   op2_reg_369__temp = op2_reg_369 ;
   o1_ap_vld__temp = o1_ap_vld ;
   o1__temp = o1 ;
   op6_fu_145_p2__temp = op6_fu_145_p2 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   tmp1_fu_251_p2__temp = tmp1_fu_251_p2 ;
   op2_fu_213_p2__temp = op2_fu_213_p2 ;
   op8_reg_311__temp = op8_reg_311 ;
   tmp3_reg_405__temp = tmp3_reg_405 ;
   o2__temp = o2 ;
   o4_ap_vld__temp = o4_ap_vld ;
   op17_fu_183_p2__temp = op17_fu_183_p2 ;
   add_ln41_1_fu_241_p2__temp = add_ln41_1_fu_241_p2 ;
   G4__temp = G4 ;
   op28_fu_259_p2__temp = op28_fu_259_p2 ;
   ap_clk__temp = ap_clk ;
   ap_idle__temp = ap_idle ;
   tmp1_reg_400__temp = tmp1_reg_400 ;
   add_ln46_fu_264_p2__temp = add_ln46_fu_264_p2 ;

       if(1 == ap_CS_fsm_state3)
       {
           state3();
       }
       goto ap_ST_fsm_state4;

   ap_ST_fsm_state4:

    ap_CS_fsm_state1 = 0;
    ap_CS_fsm_state2 = 0;
    ap_CS_fsm_state3 = 0;
    ap_CS_fsm_state4 = 1;
    ap_CS_fsm_state5 = 0;
    ap_CS_fsm_state6 = 0;
    ap_CS_fsm_state7 = 0;
   tmp_reg_384__temp = tmp_reg_384 ;
   op14_reg_324__temp = op14_reg_324 ;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op21_fu_219_p1__temp = op21_fu_219_p1 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op6_fu_145_p0__temp = op6_fu_145_p0 ;
   mul_ln33_fu_191_p1__temp = mul_ln33_fu_191_p1 ;
   op5_fu_139_p0__temp = op5_fu_139_p0 ;
   op6_fu_145_p1__temp = op6_fu_145_p1 ;
   op20_reg_358__temp = op20_reg_358 ;
   op22_fu_223_p1__temp = op22_fu_223_p1 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   mul_ln33_fu_191_p2__temp = mul_ln33_fu_191_p2 ;
   mul_ln33_1_reg_347__temp = mul_ln33_1_reg_347 ;
   op19_reg_352__temp = op19_reg_352 ;
   op8_fu_157_p0__temp = op8_fu_157_p0 ;
   op19_fu_199_p2__temp = op19_fu_199_p2 ;
   op2_fu_213_p1__temp = op2_fu_213_p1 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   op13_reg_316__temp = op13_reg_316 ;
   tmp2_reg_389__temp = tmp2_reg_389 ;
   op7_fu_151_p0__temp = op7_fu_151_p0 ;
   op5_fu_139_p1__temp = op5_fu_139_p1 ;
   mul_ln33_1_fu_195_p1__temp = mul_ln33_1_fu_195_p1 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op1_fu_207_p1__temp = op1_fu_207_p1 ;
   op17_fu_183_p1__temp = op17_fu_183_p1 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op7_fu_151_p1__temp = op7_fu_151_p1 ;
   op8_fu_157_p1__temp = op8_fu_157_p1 ;
   tmp3_fu_255_p1__temp = tmp3_fu_255_p1 ;
   tmp1_fu_251_p1__temp = tmp1_fu_251_p1 ;
   op18_fu_187_p1__temp = op18_fu_187_p1 ;
   op1_fu_207_p0__temp = op1_fu_207_p0 ;
   mul_ln33_reg_342__temp = mul_ln33_reg_342 ;
   op2_fu_213_p0__temp = op2_fu_213_p0 ;
   mul_ln33_1_fu_195_p2__temp = mul_ln33_1_fu_195_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   op27_reg_394__temp = op27_reg_394 ;
   GG1__temp = GG1 ;
   op6_reg_301__temp = op6_reg_301 ;
   add_ln41_fu_237_p2__temp = add_ln41_fu_237_p2 ;
   i5__temp = i5 ;
   op8_fu_157_p2__temp = op8_fu_157_p2 ;
   i6__temp = i6 ;
   ap_rst__temp = ap_rst ;
   op21_fu_219_p2__temp = op21_fu_219_p2 ;
   o4__temp = o4 ;
   add_ln46_1_fu_269_p2__temp = add_ln46_1_fu_269_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   G3__temp = G3 ;
   op17_reg_332__temp = op17_reg_332 ;
   op22_fu_223_p2__temp = op22_fu_223_p2 ;
   op27_fu_245_p2__temp = op27_fu_245_p2 ;
   add_ln27_fu_173_p2__temp = add_ln27_fu_173_p2 ;
   op18_fu_187_p2__temp = op18_fu_187_p2 ;
   op18_reg_337__temp = op18_reg_337 ;
   i2__temp = i2 ;
   ap_return1__temp = ap_return1 ;
   ap_start__temp = ap_start ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   tmp3_fu_255_p2__temp = tmp3_fu_255_p2 ;
   i3__temp = i3 ;
   o3_ap_vld__temp = o3_ap_vld ;
   op5_reg_296__temp = op5_reg_296 ;
   o3__temp = o3 ;
   op21_reg_374__temp = op21_reg_374 ;
   ap_done__temp = ap_done ;
   op1_fu_207_p2__temp = op1_fu_207_p2 ;
   op7_reg_306__temp = op7_reg_306 ;
   i4__temp = i4 ;
   i1__temp = i1 ;
   op1_reg_364__temp = op1_reg_364 ;
   ap_ready__temp = ap_ready ;
   G1__temp = G1 ;
   op22_reg_379__temp = op22_reg_379 ;
   G2__temp = G2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   GG2__temp = GG2 ;
   op7_fu_151_p2__temp = op7_fu_151_p2 ;
   add_ln25_fu_163_p2__temp = add_ln25_fu_163_p2 ;
   op5_fu_139_p2__temp = op5_fu_139_p2 ;
   op2_reg_369__temp = op2_reg_369 ;
   o1_ap_vld__temp = o1_ap_vld ;
   o1__temp = o1 ;
   op6_fu_145_p2__temp = op6_fu_145_p2 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   tmp1_fu_251_p2__temp = tmp1_fu_251_p2 ;
   op2_fu_213_p2__temp = op2_fu_213_p2 ;
   op8_reg_311__temp = op8_reg_311 ;
   tmp3_reg_405__temp = tmp3_reg_405 ;
   o2__temp = o2 ;
   o4_ap_vld__temp = o4_ap_vld ;
   op17_fu_183_p2__temp = op17_fu_183_p2 ;
   add_ln41_1_fu_241_p2__temp = add_ln41_1_fu_241_p2 ;
   G4__temp = G4 ;
   op28_fu_259_p2__temp = op28_fu_259_p2 ;
   ap_clk__temp = ap_clk ;
   ap_idle__temp = ap_idle ;
   tmp1_reg_400__temp = tmp1_reg_400 ;
   add_ln46_fu_264_p2__temp = add_ln46_fu_264_p2 ;

       if(1 == ap_CS_fsm_state4)
       {
           state4();
       }
       goto ap_ST_fsm_state5;

   ap_ST_fsm_state5:

    ap_CS_fsm_state1 = 0;
    ap_CS_fsm_state2 = 0;
    ap_CS_fsm_state3 = 0;
    ap_CS_fsm_state4 = 0;
    ap_CS_fsm_state5 = 1;
    ap_CS_fsm_state6 = 0;
    ap_CS_fsm_state7 = 0;
   tmp_reg_384__temp = tmp_reg_384 ;
   op14_reg_324__temp = op14_reg_324 ;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op21_fu_219_p1__temp = op21_fu_219_p1 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op6_fu_145_p0__temp = op6_fu_145_p0 ;
   mul_ln33_fu_191_p1__temp = mul_ln33_fu_191_p1 ;
   op5_fu_139_p0__temp = op5_fu_139_p0 ;
   op6_fu_145_p1__temp = op6_fu_145_p1 ;
   op20_reg_358__temp = op20_reg_358 ;
   op22_fu_223_p1__temp = op22_fu_223_p1 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   mul_ln33_fu_191_p2__temp = mul_ln33_fu_191_p2 ;
   mul_ln33_1_reg_347__temp = mul_ln33_1_reg_347 ;
   op19_reg_352__temp = op19_reg_352 ;
   op8_fu_157_p0__temp = op8_fu_157_p0 ;
   op19_fu_199_p2__temp = op19_fu_199_p2 ;
   op2_fu_213_p1__temp = op2_fu_213_p1 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   op13_reg_316__temp = op13_reg_316 ;
   tmp2_reg_389__temp = tmp2_reg_389 ;
   op7_fu_151_p0__temp = op7_fu_151_p0 ;
   op5_fu_139_p1__temp = op5_fu_139_p1 ;
   mul_ln33_1_fu_195_p1__temp = mul_ln33_1_fu_195_p1 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op1_fu_207_p1__temp = op1_fu_207_p1 ;
   op17_fu_183_p1__temp = op17_fu_183_p1 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op7_fu_151_p1__temp = op7_fu_151_p1 ;
   op8_fu_157_p1__temp = op8_fu_157_p1 ;
   tmp3_fu_255_p1__temp = tmp3_fu_255_p1 ;
   tmp1_fu_251_p1__temp = tmp1_fu_251_p1 ;
   op18_fu_187_p1__temp = op18_fu_187_p1 ;
   op1_fu_207_p0__temp = op1_fu_207_p0 ;
   mul_ln33_reg_342__temp = mul_ln33_reg_342 ;
   op2_fu_213_p0__temp = op2_fu_213_p0 ;
   mul_ln33_1_fu_195_p2__temp = mul_ln33_1_fu_195_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   op27_reg_394__temp = op27_reg_394 ;
   GG1__temp = GG1 ;
   op6_reg_301__temp = op6_reg_301 ;
   add_ln41_fu_237_p2__temp = add_ln41_fu_237_p2 ;
   i5__temp = i5 ;
   op8_fu_157_p2__temp = op8_fu_157_p2 ;
   i6__temp = i6 ;
   ap_rst__temp = ap_rst ;
   op21_fu_219_p2__temp = op21_fu_219_p2 ;
   o4__temp = o4 ;
   add_ln46_1_fu_269_p2__temp = add_ln46_1_fu_269_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   G3__temp = G3 ;
   op17_reg_332__temp = op17_reg_332 ;
   op22_fu_223_p2__temp = op22_fu_223_p2 ;
   op27_fu_245_p2__temp = op27_fu_245_p2 ;
   add_ln27_fu_173_p2__temp = add_ln27_fu_173_p2 ;
   op18_fu_187_p2__temp = op18_fu_187_p2 ;
   op18_reg_337__temp = op18_reg_337 ;
   i2__temp = i2 ;
   ap_return1__temp = ap_return1 ;
   ap_start__temp = ap_start ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   tmp3_fu_255_p2__temp = tmp3_fu_255_p2 ;
   i3__temp = i3 ;
   o3_ap_vld__temp = o3_ap_vld ;
   op5_reg_296__temp = op5_reg_296 ;
   o3__temp = o3 ;
   op21_reg_374__temp = op21_reg_374 ;
   ap_done__temp = ap_done ;
   op1_fu_207_p2__temp = op1_fu_207_p2 ;
   op7_reg_306__temp = op7_reg_306 ;
   i4__temp = i4 ;
   i1__temp = i1 ;
   op1_reg_364__temp = op1_reg_364 ;
   ap_ready__temp = ap_ready ;
   G1__temp = G1 ;
   op22_reg_379__temp = op22_reg_379 ;
   G2__temp = G2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   GG2__temp = GG2 ;
   op7_fu_151_p2__temp = op7_fu_151_p2 ;
   add_ln25_fu_163_p2__temp = add_ln25_fu_163_p2 ;
   op5_fu_139_p2__temp = op5_fu_139_p2 ;
   op2_reg_369__temp = op2_reg_369 ;
   o1_ap_vld__temp = o1_ap_vld ;
   o1__temp = o1 ;
   op6_fu_145_p2__temp = op6_fu_145_p2 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   tmp1_fu_251_p2__temp = tmp1_fu_251_p2 ;
   op2_fu_213_p2__temp = op2_fu_213_p2 ;
   op8_reg_311__temp = op8_reg_311 ;
   tmp3_reg_405__temp = tmp3_reg_405 ;
   o2__temp = o2 ;
   o4_ap_vld__temp = o4_ap_vld ;
   op17_fu_183_p2__temp = op17_fu_183_p2 ;
   add_ln41_1_fu_241_p2__temp = add_ln41_1_fu_241_p2 ;
   G4__temp = G4 ;
   op28_fu_259_p2__temp = op28_fu_259_p2 ;
   ap_clk__temp = ap_clk ;
   ap_idle__temp = ap_idle ;
   tmp1_reg_400__temp = tmp1_reg_400 ;
   add_ln46_fu_264_p2__temp = add_ln46_fu_264_p2 ;

       if(1 == ap_CS_fsm_state5)
       {
           state5();
       }
       goto ap_ST_fsm_state6;

   ap_ST_fsm_state6:

    ap_CS_fsm_state1 = 0;
    ap_CS_fsm_state2 = 0;
    ap_CS_fsm_state3 = 0;
    ap_CS_fsm_state4 = 0;
    ap_CS_fsm_state5 = 0;
    ap_CS_fsm_state6 = 1;
    ap_CS_fsm_state7 = 0;
   tmp_reg_384__temp = tmp_reg_384 ;
   op14_reg_324__temp = op14_reg_324 ;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op21_fu_219_p1__temp = op21_fu_219_p1 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op6_fu_145_p0__temp = op6_fu_145_p0 ;
   mul_ln33_fu_191_p1__temp = mul_ln33_fu_191_p1 ;
   op5_fu_139_p0__temp = op5_fu_139_p0 ;
   op6_fu_145_p1__temp = op6_fu_145_p1 ;
   op20_reg_358__temp = op20_reg_358 ;
   op22_fu_223_p1__temp = op22_fu_223_p1 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   mul_ln33_fu_191_p2__temp = mul_ln33_fu_191_p2 ;
   mul_ln33_1_reg_347__temp = mul_ln33_1_reg_347 ;
   op19_reg_352__temp = op19_reg_352 ;
   op8_fu_157_p0__temp = op8_fu_157_p0 ;
   op19_fu_199_p2__temp = op19_fu_199_p2 ;
   op2_fu_213_p1__temp = op2_fu_213_p1 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   op13_reg_316__temp = op13_reg_316 ;
   tmp2_reg_389__temp = tmp2_reg_389 ;
   op7_fu_151_p0__temp = op7_fu_151_p0 ;
   op5_fu_139_p1__temp = op5_fu_139_p1 ;
   mul_ln33_1_fu_195_p1__temp = mul_ln33_1_fu_195_p1 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op1_fu_207_p1__temp = op1_fu_207_p1 ;
   op17_fu_183_p1__temp = op17_fu_183_p1 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op7_fu_151_p1__temp = op7_fu_151_p1 ;
   op8_fu_157_p1__temp = op8_fu_157_p1 ;
   tmp3_fu_255_p1__temp = tmp3_fu_255_p1 ;
   tmp1_fu_251_p1__temp = tmp1_fu_251_p1 ;
   op18_fu_187_p1__temp = op18_fu_187_p1 ;
   op1_fu_207_p0__temp = op1_fu_207_p0 ;
   mul_ln33_reg_342__temp = mul_ln33_reg_342 ;
   op2_fu_213_p0__temp = op2_fu_213_p0 ;
   mul_ln33_1_fu_195_p2__temp = mul_ln33_1_fu_195_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   op27_reg_394__temp = op27_reg_394 ;
   GG1__temp = GG1 ;
   op6_reg_301__temp = op6_reg_301 ;
   add_ln41_fu_237_p2__temp = add_ln41_fu_237_p2 ;
   i5__temp = i5 ;
   op8_fu_157_p2__temp = op8_fu_157_p2 ;
   i6__temp = i6 ;
   ap_rst__temp = ap_rst ;
   op21_fu_219_p2__temp = op21_fu_219_p2 ;
   o4__temp = o4 ;
   add_ln46_1_fu_269_p2__temp = add_ln46_1_fu_269_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   G3__temp = G3 ;
   op17_reg_332__temp = op17_reg_332 ;
   op22_fu_223_p2__temp = op22_fu_223_p2 ;
   op27_fu_245_p2__temp = op27_fu_245_p2 ;
   add_ln27_fu_173_p2__temp = add_ln27_fu_173_p2 ;
   op18_fu_187_p2__temp = op18_fu_187_p2 ;
   op18_reg_337__temp = op18_reg_337 ;
   i2__temp = i2 ;
   ap_return1__temp = ap_return1 ;
   ap_start__temp = ap_start ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   tmp3_fu_255_p2__temp = tmp3_fu_255_p2 ;
   i3__temp = i3 ;
   o3_ap_vld__temp = o3_ap_vld ;
   op5_reg_296__temp = op5_reg_296 ;
   o3__temp = o3 ;
   op21_reg_374__temp = op21_reg_374 ;
   ap_done__temp = ap_done ;
   op1_fu_207_p2__temp = op1_fu_207_p2 ;
   op7_reg_306__temp = op7_reg_306 ;
   i4__temp = i4 ;
   i1__temp = i1 ;
   op1_reg_364__temp = op1_reg_364 ;
   ap_ready__temp = ap_ready ;
   G1__temp = G1 ;
   op22_reg_379__temp = op22_reg_379 ;
   G2__temp = G2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   GG2__temp = GG2 ;
   op7_fu_151_p2__temp = op7_fu_151_p2 ;
   add_ln25_fu_163_p2__temp = add_ln25_fu_163_p2 ;
   op5_fu_139_p2__temp = op5_fu_139_p2 ;
   op2_reg_369__temp = op2_reg_369 ;
   o1_ap_vld__temp = o1_ap_vld ;
   o1__temp = o1 ;
   op6_fu_145_p2__temp = op6_fu_145_p2 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   tmp1_fu_251_p2__temp = tmp1_fu_251_p2 ;
   op2_fu_213_p2__temp = op2_fu_213_p2 ;
   op8_reg_311__temp = op8_reg_311 ;
   tmp3_reg_405__temp = tmp3_reg_405 ;
   o2__temp = o2 ;
   o4_ap_vld__temp = o4_ap_vld ;
   op17_fu_183_p2__temp = op17_fu_183_p2 ;
   add_ln41_1_fu_241_p2__temp = add_ln41_1_fu_241_p2 ;
   G4__temp = G4 ;
   op28_fu_259_p2__temp = op28_fu_259_p2 ;
   ap_clk__temp = ap_clk ;
   ap_idle__temp = ap_idle ;
   tmp1_reg_400__temp = tmp1_reg_400 ;
   add_ln46_fu_264_p2__temp = add_ln46_fu_264_p2 ;

       if(1 == ap_CS_fsm_state6)
       {
           state6();
       }
       goto ap_ST_fsm_state7;

   ap_ST_fsm_state7:

    ap_CS_fsm_state1 = 0;
    ap_CS_fsm_state2 = 0;
    ap_CS_fsm_state3 = 0;
    ap_CS_fsm_state4 = 0;
    ap_CS_fsm_state5 = 0;
    ap_CS_fsm_state6 = 0;
    ap_CS_fsm_state7 = 1;
   tmp_reg_384__temp = tmp_reg_384 ;
   op14_reg_324__temp = op14_reg_324 ;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op21_fu_219_p1__temp = op21_fu_219_p1 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op6_fu_145_p0__temp = op6_fu_145_p0 ;
   mul_ln33_fu_191_p1__temp = mul_ln33_fu_191_p1 ;
   op5_fu_139_p0__temp = op5_fu_139_p0 ;
   op6_fu_145_p1__temp = op6_fu_145_p1 ;
   op20_reg_358__temp = op20_reg_358 ;
   op22_fu_223_p1__temp = op22_fu_223_p1 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   mul_ln33_fu_191_p2__temp = mul_ln33_fu_191_p2 ;
   mul_ln33_1_reg_347__temp = mul_ln33_1_reg_347 ;
   op19_reg_352__temp = op19_reg_352 ;
   op8_fu_157_p0__temp = op8_fu_157_p0 ;
   op19_fu_199_p2__temp = op19_fu_199_p2 ;
   op2_fu_213_p1__temp = op2_fu_213_p1 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   op13_reg_316__temp = op13_reg_316 ;
   tmp2_reg_389__temp = tmp2_reg_389 ;
   op7_fu_151_p0__temp = op7_fu_151_p0 ;
   op5_fu_139_p1__temp = op5_fu_139_p1 ;
   mul_ln33_1_fu_195_p1__temp = mul_ln33_1_fu_195_p1 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op1_fu_207_p1__temp = op1_fu_207_p1 ;
   op17_fu_183_p1__temp = op17_fu_183_p1 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op7_fu_151_p1__temp = op7_fu_151_p1 ;
   op8_fu_157_p1__temp = op8_fu_157_p1 ;
   tmp3_fu_255_p1__temp = tmp3_fu_255_p1 ;
   tmp1_fu_251_p1__temp = tmp1_fu_251_p1 ;
   op18_fu_187_p1__temp = op18_fu_187_p1 ;
   op1_fu_207_p0__temp = op1_fu_207_p0 ;
   mul_ln33_reg_342__temp = mul_ln33_reg_342 ;
   op2_fu_213_p0__temp = op2_fu_213_p0 ;
   mul_ln33_1_fu_195_p2__temp = mul_ln33_1_fu_195_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   op27_reg_394__temp = op27_reg_394 ;
   GG1__temp = GG1 ;
   op6_reg_301__temp = op6_reg_301 ;
   add_ln41_fu_237_p2__temp = add_ln41_fu_237_p2 ;
   i5__temp = i5 ;
   op8_fu_157_p2__temp = op8_fu_157_p2 ;
   i6__temp = i6 ;
   ap_rst__temp = ap_rst ;
   op21_fu_219_p2__temp = op21_fu_219_p2 ;
   o4__temp = o4 ;
   add_ln46_1_fu_269_p2__temp = add_ln46_1_fu_269_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   G3__temp = G3 ;
   op17_reg_332__temp = op17_reg_332 ;
   op22_fu_223_p2__temp = op22_fu_223_p2 ;
   op27_fu_245_p2__temp = op27_fu_245_p2 ;
   add_ln27_fu_173_p2__temp = add_ln27_fu_173_p2 ;
   op18_fu_187_p2__temp = op18_fu_187_p2 ;
   op18_reg_337__temp = op18_reg_337 ;
   i2__temp = i2 ;
   ap_return1__temp = ap_return1 ;
   ap_start__temp = ap_start ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   tmp3_fu_255_p2__temp = tmp3_fu_255_p2 ;
   i3__temp = i3 ;
   o3_ap_vld__temp = o3_ap_vld ;
   op5_reg_296__temp = op5_reg_296 ;
   o3__temp = o3 ;
   op21_reg_374__temp = op21_reg_374 ;
   ap_done__temp = ap_done ;
   op1_fu_207_p2__temp = op1_fu_207_p2 ;
   op7_reg_306__temp = op7_reg_306 ;
   i4__temp = i4 ;
   i1__temp = i1 ;
   op1_reg_364__temp = op1_reg_364 ;
   ap_ready__temp = ap_ready ;
   G1__temp = G1 ;
   op22_reg_379__temp = op22_reg_379 ;
   G2__temp = G2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   GG2__temp = GG2 ;
   op7_fu_151_p2__temp = op7_fu_151_p2 ;
   add_ln25_fu_163_p2__temp = add_ln25_fu_163_p2 ;
   op5_fu_139_p2__temp = op5_fu_139_p2 ;
   op2_reg_369__temp = op2_reg_369 ;
   o1_ap_vld__temp = o1_ap_vld ;
   o1__temp = o1 ;
   op6_fu_145_p2__temp = op6_fu_145_p2 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   tmp1_fu_251_p2__temp = tmp1_fu_251_p2 ;
   op2_fu_213_p2__temp = op2_fu_213_p2 ;
   op8_reg_311__temp = op8_reg_311 ;
   tmp3_reg_405__temp = tmp3_reg_405 ;
   o2__temp = o2 ;
   o4_ap_vld__temp = o4_ap_vld ;
   op17_fu_183_p2__temp = op17_fu_183_p2 ;
   add_ln41_1_fu_241_p2__temp = add_ln41_1_fu_241_p2 ;
   G4__temp = G4 ;
   op28_fu_259_p2__temp = op28_fu_259_p2 ;
   ap_clk__temp = ap_clk ;
   ap_idle__temp = ap_idle ;
   tmp1_reg_400__temp = tmp1_reg_400 ;
   add_ln46_fu_264_p2__temp = add_ln46_fu_264_p2 ;

       if(1 == ap_CS_fsm_state7)
       {
           ap_done =  1;
            if(ap_done==1){
            }
       }
       if(1 == ap_CS_fsm_state7)
       {
           ap_ready =  1;
       }
       if(1 == ap_CS_fsm_state7)
       {
           state7();
       }
       if(ap_done==1){
           goto end;
       }
       goto ap_ST_fsm_state1;
   end:
    *G1__1=G1;
    *G2__1=G2;
    *G3__1=G3;
    *G4__1=G4;
    *GG1__1=GG1;
    *GG2__1=GG2;
    *ap_clk__1=ap_clk;
    *ap_done__1=ap_done;
    *ap_idle__1=ap_idle;
    *ap_ready__1=ap_ready;
    *ap_return1__1=ap_return1;
    *ap_return1_ap_vld__1=ap_return1_ap_vld;
    *ap_rst__1=ap_rst;
    *ap_start__1=ap_start;
    *i1__1=i1;
    *i2__1=i2;
    *i3__1=i3;
    *i4__1=i4;
    *i5__1=i5;
    *i6__1=i6;
    *o1__1=o1;
    *o1_ap_vld__1=o1_ap_vld;
    *o2__1=o2;
    *o2_ap_vld__1=o2_ap_vld;
    *o3__1=o3;
    *o3_ap_vld__1=o3_ap_vld;
    *o4__1=o4;
    *o4_ap_vld__1=o4_ap_vld;
	if((o1 == o1_temp) && (o2 == o2_temp) && (o3 == o3_temp) && (o4 == o4_temp)){
		printf("T\n");
		printf("%llu %llu %llu %llu\n",o1,o2,o3,o4);
		printf("%llu %llu %llu %llu\n",o1_temp,o2_temp,o3_temp,o4_temp);	
	}else{
		printf("F\n");
		printf("%llu %llu %llu %llu\n",o1,o2,o3,o4);
		printf("%llu %llu %llu %llu\n",o1_temp,o2_temp,o3_temp,o4_temp);			
	}
       return;
}

int main(){
	
	for(int i=0; i<100; i++){
		unsigned long long int G1__1;
		unsigned long long int G2__1;
		unsigned long long int G3__1;
		unsigned long long int G4__1;
		unsigned long long int GG1__1;
		unsigned long long int GG2__1;
		unsigned long long int ap_clk__1 = 1;
		unsigned long long int ap_done__1 = 0;
		unsigned long long int ap_idle__1 = 0;
		unsigned long long int ap_ready__1 = 1;
		unsigned long long int ap_return1__1 = 0;
		unsigned long long int ap_return1_ap_vld__1 = 0;
		unsigned long long int ap_rst__1 = 0;
		unsigned long long int ap_start__1 = 1;
		unsigned long long int i1__1;
		unsigned long long int i2__1;
		unsigned long long int i3__1;
		unsigned long long int i4__1;
		unsigned long long int i5__1;
		unsigned long long int i6__1;
		unsigned long long int o1__1 = 0;
		unsigned long long int o1_ap_vld__1 = 0;
		unsigned long long int o2__1 = 0;
		unsigned long long int o2_ap_vld__1 = 0;
		unsigned long long int o3__1 = 0;
		unsigned long long int o3_ap_vld__1 = 0;
		unsigned long long int o4__1 = 0;
		unsigned long long int o4_ap_vld__1 = 0;
		int dummy = 1;
		scanf("%llu %llu %llu %llu %llu %llu %llu %llu %llu %llu %llu %llu",&G1__1,&G2__1,&G3__1,&G4__1,&GG1__1,&GG2__1,&i1__1,&i2__1,&i3__1,&i4__1,&i5__1,&i6__1);
		
		G1 = G1__1;
		G2 = G2__1;
		GG1 = GG1__1;
		GG2 = GG2__1;
		i1 = i1__1;
		i2 = i2__1;
		i3 = i3__1;
		i4 = i4__1;
		i5 = i5__1;
		i6 = i6__1;

				hls_macc(&G1__1,&G2__1,&G3__1,&G4__1,&GG1__1,&GG2__1,&ap_clk__1,&ap_done__1,&ap_idle__1,&ap_ready__1,&ap_return1__1,&ap_return1_ap_vld__1,&ap_rst__1,&ap_start__1,&i1__1,&i2__1,&i3__1,&i4__1,&i5__1,&i6__1,&o1__1,&o1_ap_vld__1,&o2__1,&o2_ap_vld__1,&o3__1,&o3_ap_vld__1,&o4__1,&o4_ap_vld__1, dummy);
}
return 0;
}
