$date
	Sat Oct 22 22:57:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#196560
b10 !
1"
#196562
b10 &
b10 %
1$
#196563
0"
#196566
b1 &
1#
b1 %
#196570
b0 &
b0 %
0#
0$
#1270881
b1001 !
1"
#1270882
b1001 &
b1001 %
1$
#1270883
0"
#1270886
b11100 &
b11100 %
#1270890
b1110 &
b1110 %
#1270894
b111 &
b111 %
#1270898
b10110 &
b10110 %
#1270902
b1011 &
b1011 %
#1270906
b100010 &
b100010 %
#1270910
b10001 &
b10001 %
#1270914
b110100 &
b110100 %
#1270918
b11010 &
b11010 %
#1270922
b1101 &
b1101 %
#1270926
b101000 &
b101000 %
#1270930
b10100 &
b10100 %
#1270934
b1010 &
b1010 %
#1270938
b101 &
b101 %
#1270942
b10000 &
b10000 %
#1270946
b1000 &
b1000 %
#1270950
b100 &
b100 %
#1270954
b10 &
b10 %
#1270958
b1 &
1#
b1 %
#1270962
b0 &
b0 %
0#
0$
#2249292
b10101 !
1"
#2249294
b10101 &
b10101 %
1$
#2249295
0"
#2249298
b1000000 &
b1000000 %
#2249302
b100000 &
b100000 %
#2249306
b10000 &
b10000 %
#2249310
b1000 &
b1000 %
#2249314
b100 &
b100 %
#2249318
b10 &
b10 %
#2249322
b1 &
b1 %
1#
#2249326
b0 &
0#
b0 %
0$
#4500012
