

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Tue Sep 24 20:57:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.690 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10263|    10263|  34.176 us|  34.176 us|  10263|  10263|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop8_loop9_loop10  |    10261|    10261|        24|          2|          1|  5120|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      338|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     8|     1090|     1030|    -|
|Memory               |        8|     -|       32|       65|    0|
|Multiplexer          |        -|     -|        -|      366|    -|
|Register             |        -|     -|     1001|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     8|     2123|     1959|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U2589    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U2591    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2590  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2592   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2593   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   8| 1090| 1030|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v21_U    |node2_v21_RAM_AUTO_1R1W  |        0|  32|  65|    0|    80|   32|     1|         2560|
    |v22_U    |node2_v22_RAM_AUTO_1R1W  |        2|   0|   0|    0|   640|   32|     1|        20480|
    |v22_1_U  |node2_v22_RAM_AUTO_1R1W  |        2|   0|   0|    0|   640|   32|     1|        20480|
    |v22_2_U  |node2_v22_RAM_AUTO_1R1W  |        2|   0|   0|    0|   640|   32|     1|        20480|
    |v22_3_U  |node2_v22_RAM_AUTO_1R1W  |        2|   0|   0|    0|   640|   32|     1|        20480|
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                         |        8|  32|  65|    0|  2640|  160|     5|        84480|
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln69_1_fu_315_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln69_fu_330_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln70_1_fu_420_p2                |         +|   0|  0|  18|          11|           1|
    |add_ln70_fu_376_p2                  |         +|   0|  0|  14|           7|           1|
    |add_ln71_fu_414_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln83_1_fu_529_p2                |         +|   0|  0|  18|          10|          10|
    |add_ln83_fu_496_p2                  |         +|   0|  0|  18|          10|          10|
    |add_ln89_1_fu_518_p2                |         +|   0|  0|  16|           7|           7|
    |add_ln89_fu_472_p2                  |         +|   0|  0|  16|           7|           7|
    |and_ln69_fu_362_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage1_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_condition_458                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_795                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_798                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op114_read_state2      |       and|   0|  0|   2|           1|           1|
    |cmp38_fu_404_p2                     |      icmp|   0|  0|  12|           4|           1|
    |cmp62_fu_502_p2                     |      icmp|   0|  0|  14|           7|           1|
    |cmp87_3_fu_507_p2                   |      icmp|   0|  0|  13|           6|           2|
    |icmp_ln69_fu_309_p2                 |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln70_fu_336_p2                 |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln71_fu_356_p2                 |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln76_fu_543_p2                 |      icmp|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |or_ln70_fu_382_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln69_1_fu_368_p3             |    select|   0|  0|   4|           1|           4|
    |select_ln69_fu_342_p3               |    select|   0|  0|   7|           1|           1|
    |select_ln70_1_fu_396_p3             |    select|   0|  0|   7|           1|           7|
    |select_ln70_2_fu_426_p3             |    select|   0|  0|  11|           1|           1|
    |select_ln70_fu_388_p3               |    select|   0|  0|   4|           1|           1|
    |v34_fu_624_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln69_fu_350_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 338|         142|         102|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_v24_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v25_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v26_load               |   9|          2|    4|          8|
    |grp_fu_258_p0                           |  14|          3|   32|         96|
    |grp_fu_258_p1                           |  14|          3|   32|         96|
    |grp_fu_270_p0                           |  14|          3|   32|         96|
    |grp_fu_270_p1                           |  14|          3|   32|         96|
    |grp_fu_274_p0                           |  14|          3|   32|         96|
    |grp_fu_274_p1                           |  14|          3|   32|         96|
    |indvar_flatten19_fu_104                 |   9|          2|   13|         26|
    |indvar_flatten_fu_96                    |   9|          2|   11|         22|
    |v1852_blk_n                             |   9|          2|    1|          2|
    |v186_0_blk_n                            |   9|          2|    1|          2|
    |v186_1_blk_n                            |   9|          2|    1|          2|
    |v186_2_blk_n                            |   9|          2|    1|          2|
    |v186_3_blk_n                            |   9|          2|    1|          2|
    |v187_0_blk_n                            |   9|          2|    1|          2|
    |v187_1_blk_n                            |   9|          2|    1|          2|
    |v187_2_blk_n                            |   9|          2|    1|          2|
    |v187_3_blk_n                            |   9|          2|    1|          2|
    |v21_address0                            |  14|          3|    7|         21|
    |v22_1_address0                          |  14|          3|   10|         30|
    |v22_2_address0                          |  14|          3|   10|         30|
    |v22_3_address0                          |  14|          3|   10|         30|
    |v22_address0                            |  14|          3|   10|         30|
    |v24_fu_100                              |   9|          2|    4|          8|
    |v25_fu_92                               |   9|          2|    7|         14|
    |v26_fu_88                               |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 366|         80|  330|        900|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmp38_reg_719                      |   1|   0|    1|          0|
    |cmp62_reg_728                      |   1|   0|    1|          0|
    |cmp87_3_reg_733                    |   1|   0|    1|          0|
    |empty_22_fu_112                    |  32|   0|   32|          0|
    |empty_23_fu_116                    |  32|   0|   32|          0|
    |empty_24_fu_120                    |  32|   0|   32|          0|
    |empty_25_reg_723                   |   6|   0|    6|          0|
    |empty_fu_108                       |  32|   0|   32|          0|
    |icmp_ln69_reg_694                  |   1|   0|    1|          0|
    |icmp_ln76_reg_762                  |   1|   0|    1|          0|
    |indvar_flatten19_fu_104            |  13|   0|   13|          0|
    |indvar_flatten_fu_96               |  11|   0|   11|          0|
    |select_ln69_1_reg_698              |   4|   0|    4|          0|
    |select_ln70_1_reg_711              |   7|   0|    7|          0|
    |select_ln70_reg_704                |   4|   0|    4|          0|
    |tmp2_reg_836                       |  32|   0|   32|          0|
    |tmp3_reg_841                       |  32|   0|   32|          0|
    |tmp4_reg_831                       |  32|   0|   32|          0|
    |v21_addr_reg_737                   |   7|   0|    7|          0|
    |v22_1_addr_reg_747                 |  10|   0|   10|          0|
    |v22_2_addr_reg_752                 |  10|   0|   10|          0|
    |v22_3_addr_reg_757                 |  10|   0|   10|          0|
    |v22_addr_reg_742                   |  10|   0|   10|          0|
    |v24_fu_100                         |   4|   0|    4|          0|
    |v25_fu_92                          |   7|   0|    7|          0|
    |v26_fu_88                          |   4|   0|    4|          0|
    |v33_1_reg_771                      |  32|   0|   32|          0|
    |v33_2_reg_776                      |  32|   0|   32|          0|
    |v33_3_reg_781                      |  32|   0|   32|          0|
    |v33_reg_766                        |  32|   0|   32|          0|
    |v34_reg_806                        |  32|   0|   32|          0|
    |v35_1_reg_811                      |  32|   0|   32|          0|
    |v35_2_reg_826                      |  32|   0|   32|          0|
    |v35_3_reg_816                      |  32|   0|   32|          0|
    |v35_reg_821                        |  32|   0|   32|          0|
    |v36_reg_846                        |  32|   0|   32|          0|
    |cmp62_reg_728                      |  64|  32|    1|          0|
    |cmp87_3_reg_733                    |  64|  32|    1|          0|
    |tmp2_reg_836                       |  64|  32|   32|          0|
    |v21_addr_reg_737                   |  64|  32|    7|          0|
    |v35_reg_821                        |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1001| 160|  754|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v186_0_dout            |   in|   32|     ap_fifo|        v186_0|       pointer|
|v186_0_num_data_valid  |   in|   11|     ap_fifo|        v186_0|       pointer|
|v186_0_fifo_cap        |   in|   11|     ap_fifo|        v186_0|       pointer|
|v186_0_empty_n         |   in|    1|     ap_fifo|        v186_0|       pointer|
|v186_0_read            |  out|    1|     ap_fifo|        v186_0|       pointer|
|v186_1_dout            |   in|   32|     ap_fifo|        v186_1|       pointer|
|v186_1_num_data_valid  |   in|   11|     ap_fifo|        v186_1|       pointer|
|v186_1_fifo_cap        |   in|   11|     ap_fifo|        v186_1|       pointer|
|v186_1_empty_n         |   in|    1|     ap_fifo|        v186_1|       pointer|
|v186_1_read            |  out|    1|     ap_fifo|        v186_1|       pointer|
|v186_2_dout            |   in|   32|     ap_fifo|        v186_2|       pointer|
|v186_2_num_data_valid  |   in|   11|     ap_fifo|        v186_2|       pointer|
|v186_2_fifo_cap        |   in|   11|     ap_fifo|        v186_2|       pointer|
|v186_2_empty_n         |   in|    1|     ap_fifo|        v186_2|       pointer|
|v186_2_read            |  out|    1|     ap_fifo|        v186_2|       pointer|
|v186_3_dout            |   in|   32|     ap_fifo|        v186_3|       pointer|
|v186_3_num_data_valid  |   in|   11|     ap_fifo|        v186_3|       pointer|
|v186_3_fifo_cap        |   in|   11|     ap_fifo|        v186_3|       pointer|
|v186_3_empty_n         |   in|    1|     ap_fifo|        v186_3|       pointer|
|v186_3_read            |  out|    1|     ap_fifo|        v186_3|       pointer|
|v187_0_dout            |   in|   32|     ap_fifo|        v187_0|       pointer|
|v187_0_num_data_valid  |   in|   10|     ap_fifo|        v187_0|       pointer|
|v187_0_fifo_cap        |   in|   10|     ap_fifo|        v187_0|       pointer|
|v187_0_empty_n         |   in|    1|     ap_fifo|        v187_0|       pointer|
|v187_0_read            |  out|    1|     ap_fifo|        v187_0|       pointer|
|v187_2_dout            |   in|   32|     ap_fifo|        v187_2|       pointer|
|v187_2_num_data_valid  |   in|   10|     ap_fifo|        v187_2|       pointer|
|v187_2_fifo_cap        |   in|   10|     ap_fifo|        v187_2|       pointer|
|v187_2_empty_n         |   in|    1|     ap_fifo|        v187_2|       pointer|
|v187_2_read            |  out|    1|     ap_fifo|        v187_2|       pointer|
|v1852_din              |  out|   32|     ap_fifo|         v1852|       pointer|
|v1852_num_data_valid   |   in|    8|     ap_fifo|         v1852|       pointer|
|v1852_fifo_cap         |   in|    8|     ap_fifo|         v1852|       pointer|
|v1852_full_n           |   in|    1|     ap_fifo|         v1852|       pointer|
|v1852_write            |  out|    1|     ap_fifo|         v1852|       pointer|
|v187_1_dout            |   in|   32|     ap_fifo|        v187_1|       pointer|
|v187_1_num_data_valid  |   in|   10|     ap_fifo|        v187_1|       pointer|
|v187_1_fifo_cap        |   in|   10|     ap_fifo|        v187_1|       pointer|
|v187_1_empty_n         |   in|    1|     ap_fifo|        v187_1|       pointer|
|v187_1_read            |  out|    1|     ap_fifo|        v187_1|       pointer|
|v187_3_dout            |   in|   32|     ap_fifo|        v187_3|       pointer|
|v187_3_num_data_valid  |   in|   10|     ap_fifo|        v187_3|       pointer|
|v187_3_fifo_cap        |   in|   10|     ap_fifo|        v187_3|       pointer|
|v187_3_empty_n         |   in|    1|     ap_fifo|        v187_3|       pointer|
|v187_3_read            |  out|    1|     ap_fifo|        v187_3|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

