

================================================================
== Vitis HLS Report for 'sort_top'
================================================================
* Date:           Mon Apr 17 18:05:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.366 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  17000257|  17000257|  0.170 sec|  0.170 sec|  17000258|  17000258|  dataflow|
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                  |                               |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |             Instance             |             Module            |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +----------------------------------+-------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |radix_sort_unified_bucket_1_1_U0  |radix_sort_unified_bucket_1_1  |  17000257|  17000257|  0.170 sec|  0.170 sec|  17000257|  17000257|       no|
        |radix_sort_unified_bucket_1_2_U0  |radix_sort_unified_bucket_1_2  |  17000257|  17000257|  0.170 sec|  0.170 sec|  17000257|  17000257|       no|
        |merge_sort_1_U0                   |merge_sort_1                   |   2000002|   2000002|  20.000 ms|  20.000 ms|   2000002|   2000002|       no|
        +----------------------------------+-------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       32|     -|     1364|     3052|    0|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       64|     0|     1366|     3084|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+------+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+------+-----+
    |merge_sort_1_U0                   |merge_sort_1                   |        0|   0|  174|   409|    0|
    |radix_sort_unified_bucket_1_1_U0  |radix_sort_unified_bucket_1_1  |       16|   0|  595|  1308|    0|
    |radix_sort_unified_bucket_1_2_U0  |radix_sort_unified_bucket_1_2  |       16|   0|  595|  1335|    0|
    +----------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                             |                               |       32|   0| 1364|  3052|    0|
    +----------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |half_sorted0_U  |half_sorted0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  500000|   32|     1|     16000000|
    |half_sorted1_U  |half_sorted0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  500000|   32|     1|     16000000|
    +----------------+----------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total           |                            |       32|  0|   0|    0| 1000000|   64|     2|     32000000|
    +----------------+----------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                      |       and|   0|  0|   2|           1|           1|
    |merge_sort_1_U0_ap_start                           |       and|   0|  0|   2|           1|           1|
    |radix_sort_unified_bucket_1_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |radix_sort_unified_bucket_1_2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_radix_sort_unified_bucket_1_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_radix_sort_unified_bucket_1_2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                              |          |   0|  0|  14|           7|           7|
    +---------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_radix_sort_unified_bucket_1_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_radix_sort_unified_bucket_1_2_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  |  18|          4|    2|          4|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_radix_sort_unified_bucket_1_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_radix_sort_unified_bucket_1_2_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  |  2|   0|    2|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      sort_top|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      sort_top|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      sort_top|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      sort_top|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      sort_top|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      sort_top|  return value|
|input_r_address0   |  out|   20|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d0         |  out|   32|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|       input_r|         array|
|input_r_we0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_address1   |  out|   20|   ap_memory|       input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d1         |  out|   32|   ap_memory|       input_r|         array|
|input_r_q1         |   in|   32|   ap_memory|       input_r|         array|
|input_r_we1        |  out|    1|   ap_memory|       input_r|         array|
|output_r_address0  |  out|   20|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|      output_r|         array|
|output_r_q0        |   in|   32|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_address1  |  out|   20|   ap_memory|      output_r|         array|
|output_r_ce1       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d1        |  out|   32|   ap_memory|      output_r|         array|
|output_r_q1        |   in|   32|   ap_memory|      output_r|         array|
|output_r_we1       |  out|    1|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 7 [1/1] (1.24ns)   --->   "%half_sorted0 = alloca i64 1" [sort_seperate_bucket/sort_top.c:10]   --->   Operation 7 'alloca' 'half_sorted0' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 8 [1/1] (1.24ns)   --->   "%half_sorted1 = alloca i64 1" [sort_seperate_bucket/sort_top.c:11]   --->   Operation 8 'alloca' 'half_sorted1' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln15 = call void @radix_sort_unified_bucket.1.1, i32 %input_r, i32 %half_sorted0" [sort_seperate_bucket/sort_top.c:15]   --->   Operation 9 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln15 = call void @radix_sort_unified_bucket.1.1, i32 %input_r, i32 %half_sorted0" [sort_seperate_bucket/sort_top.c:15]   --->   Operation 10 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln16 = call void @radix_sort_unified_bucket.1.2, i32 %input_r, i32 %half_sorted1" [sort_seperate_bucket/sort_top.c:16]   --->   Operation 11 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln16 = call void @radix_sort_unified_bucket.1.2, i32 %input_r, i32 %half_sorted1" [sort_seperate_bucket/sort_top.c:16]   --->   Operation 12 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln18 = call void @merge_sort.1, i32 %half_sorted0, i32 %half_sorted1, i32 %output_r" [sort_seperate_bucket/sort_top.c:18]   --->   Operation 13 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %input_r, void @p_str"   --->   Operation 14 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln13 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [sort_seperate_bucket/sort_top.c:13]   --->   Operation 15 'specdataflowpipeline' 'specdataflowpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [sort_seperate_bucket/sort_top.c:8]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln18 = call void @merge_sort.1, i32 %half_sorted0, i32 %half_sorted1, i32 %output_r" [sort_seperate_bucket/sort_top.c:18]   --->   Operation 21 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 22 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
half_sorted0              (alloca              ) [ 0011111]
half_sorted1              (alloca              ) [ 0011111]
call_ln15                 (call                ) [ 0000000]
call_ln16                 (call                ) [ 0000000]
specshared_ln0            (specshared          ) [ 0000000]
specdataflowpipeline_ln13 (specdataflowpipeline) [ 0000000]
spectopmodule_ln8         (spectopmodule       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
call_ln18                 (call                ) [ 0000000]
ret_ln19                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_unified_bucket.1.1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_unified_bucket.1.2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge_sort.1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="half_sorted0_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="half_sorted0/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="half_sorted1_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="half_sorted1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_radix_sort_unified_bucket_1_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_radix_sort_unified_bucket_1_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_merge_sort_1_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="3" bw="32" slack="0"/>
<pin id="62" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="34" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="57" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 6 }
 - Input state : 
	Port: sort_top : input_r | {1 2 3 4 }
  - Chain level:
	State 1
		call_ln15 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          | grp_radix_sort_unified_bucket_1_1_fu_42 |    16   |  3.096  |   802   |   755   |    0    |
|   call   | grp_radix_sort_unified_bucket_1_2_fu_50 |    16   |  3.096  |   758   |   782   |    0    |
|          |          grp_merge_sort_1_fu_57         |    0    |  1.161  |   209   |   310   |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                         |    32   |  7.353  |   1769  |   1847  |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|half_sorted0|   16   |    0   |    0   |    0   |
|half_sorted1|   16   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   32   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   32   |    7   |  1769  |  1847  |    0   |
|   Memory  |   32   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   64   |    7   |  1769  |  1847  |    0   |
+-----------+--------+--------+--------+--------+--------+
