|DE2_115_TOP
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
ENETCLK_25 => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
SMA_CLKOUT <= <GND>
LEDG[0] <= LEDG[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDG[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LEDR[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDR[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDR[17].DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
HEX0[0] <= HEX0[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0].DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6].DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6[0].DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6[1].DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6[2].DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6[3].DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6[4].DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6[5].DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6[6].DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7[0].DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7[1].DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7[2].DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7[3].DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7[4].DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7[5].DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_BLON <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN <= <GND>
LCD_ON <= <GND>
LCD_RS <= <GND>
LCD_RW <= <GND>
UART_CTS <= <GND>
UART_RTS => ~NO_FANOUT~
UART_RXD => ~NO_FANOUT~
UART_TXD <= <GND>
PS2_CLK <> <UNC>
PS2_DAT <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT2 <> <UNC>
SD_CLK <= <GND>
SD_CMD <> <UNC>
SD_DAT[0] <> SD_DAT[0]
SD_DAT[1] <> SD_DAT[1]
SD_DAT[2] <> SD_DAT[2]
SD_DAT[3] <> SD_DAT[3]
SD_WP_N => ~NO_FANOUT~
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_BLANK_N <= <GND>
VGA_CLK <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_HS <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_SYNC_N <= <GND>
VGA_VS <= <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_BCLK <> AUD_BCLK
AUD_DACDAT <= <GND>
AUD_DACLRCK <> AUD_DACLRCK
AUD_XCK <= <GND>
EEP_I2C_SCLK <= <GND>
EEP_I2C_SDAT <> <UNC>
I2C_SCLK <= <GND>
I2C_SDAT <> I2C_SDAT
ENET0_GTX_CLK <= <GND>
ENET0_INT_N => ~NO_FANOUT~
ENET0_MDC <= <GND>
ENET0_MDIO <> <UNC>
ENET0_RST_N <= <GND>
ENET0_RX_CLK => ~NO_FANOUT~
ENET0_RX_COL => ~NO_FANOUT~
ENET0_RX_CRS => ~NO_FANOUT~
ENET0_RX_DATA[0] => ~NO_FANOUT~
ENET0_RX_DATA[1] => ~NO_FANOUT~
ENET0_RX_DATA[2] => ~NO_FANOUT~
ENET0_RX_DATA[3] => ~NO_FANOUT~
ENET0_RX_DV => ~NO_FANOUT~
ENET0_RX_ER => ~NO_FANOUT~
ENET0_TX_CLK => ~NO_FANOUT~
ENET0_TX_DATA[0] <= <GND>
ENET0_TX_DATA[1] <= <GND>
ENET0_TX_DATA[2] <= <GND>
ENET0_TX_DATA[3] <= <GND>
ENET0_TX_EN <= <GND>
ENET0_TX_ER <= <GND>
ENET0_LINK100 => ~NO_FANOUT~
ENET1_GTX_CLK <= <GND>
ENET1_INT_N => ~NO_FANOUT~
ENET1_MDC <= <GND>
ENET1_MDIO <> <UNC>
ENET1_RST_N <= <GND>
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_COL => ~NO_FANOUT~
ENET1_RX_CRS => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_RX_ER => ~NO_FANOUT~
ENET1_TX_CLK => ~NO_FANOUT~
ENET1_TX_DATA[0] <= <GND>
ENET1_TX_DATA[1] <= <GND>
ENET1_TX_DATA[2] <= <GND>
ENET1_TX_DATA[3] <= <GND>
ENET1_TX_EN <= <GND>
ENET1_TX_ER <= <GND>
ENET1_LINK100 => ~NO_FANOUT~
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N <= <GND>
TD_VS => ~NO_FANOUT~
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_WR_N <= <GND>
OTG_RD_N <= <GND>
OTG_INT[0] => ~NO_FANOUT~
OTG_INT[1] => ~NO_FANOUT~
OTG_RST_N <= <GND>
OTG_DREQ[0] => ~NO_FANOUT~
OTG_DREQ[1] => ~NO_FANOUT~
OTG_DACK_N[0] <= <GND>
OTG_DACK_N[1] <= <GND>
OTG_FSPEED <> <UNC>
OTG_LSPEED <> <UNC>
IRDA_RXD => ~NO_FANOUT~
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_DQ[16] <> DRAM_DQ[16]
DRAM_DQ[17] <> DRAM_DQ[17]
DRAM_DQ[18] <> DRAM_DQ[18]
DRAM_DQ[19] <> DRAM_DQ[19]
DRAM_DQ[20] <> DRAM_DQ[20]
DRAM_DQ[21] <> DRAM_DQ[21]
DRAM_DQ[22] <> DRAM_DQ[22]
DRAM_DQ[23] <> DRAM_DQ[23]
DRAM_DQ[24] <> DRAM_DQ[24]
DRAM_DQ[25] <> DRAM_DQ[25]
DRAM_DQ[26] <> DRAM_DQ[26]
DRAM_DQ[27] <> DRAM_DQ[27]
DRAM_DQ[28] <> DRAM_DQ[28]
DRAM_DQ[29] <> DRAM_DQ[29]
DRAM_DQ[30] <> DRAM_DQ[30]
DRAM_DQ[31] <> DRAM_DQ[31]
DRAM_DQM[0] <= <GND>
DRAM_DQM[1] <= <GND>
DRAM_DQM[2] <= <GND>
DRAM_DQM[3] <= <GND>
DRAM_RAS_N <= <GND>
DRAM_WE_N <= <GND>
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_ADDR[18] <= <GND>
SRAM_ADDR[19] <= <GND>
SRAM_CE_N <= <GND>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_LB_N <= <GND>
SRAM_OE_N <= <GND>
SRAM_UB_N <= <GND>
SRAM_WE_N <= <GND>
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_ADDR[22] <= <GND>
FL_CE_N <= <GND>
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_OE_N <= <GND>
FL_RST_N <= <GND>
FL_RY => ~NO_FANOUT~
FL_WE_N <= <GND>
FL_WP_N <= <GND>
GPIO[0] <> GPIO[0]
GPIO[1] <> GPIO[1]
GPIO[2] <> GPIO[2]
GPIO[3] <> GPIO[3]
GPIO[4] <> GPIO[4]
GPIO[5] <> GPIO[5]
GPIO[6] <> GPIO[6]
GPIO[7] <> GPIO[7]
GPIO[8] <> GPIO[8]
GPIO[9] <> GPIO[9]
GPIO[10] <> GPIO[10]
GPIO[11] <> GPIO[11]
GPIO[12] <> GPIO[12]
GPIO[13] <> GPIO[13]
GPIO[14] <> GPIO[14]
GPIO[15] <> GPIO[15]
GPIO[16] <> GPIO[16]
GPIO[17] <> GPIO[17]
GPIO[18] <> GPIO[18]
GPIO[19] <> GPIO[19]
GPIO[20] <> GPIO[20]
GPIO[21] <> GPIO[21]
GPIO[22] <> GPIO[22]
GPIO[23] <> GPIO[23]
GPIO[24] <> GPIO[24]
GPIO[25] <> GPIO[25]
GPIO[26] <> GPIO[26]
GPIO[27] <> GPIO[27]
GPIO[28] <> GPIO[28]
GPIO[29] <> GPIO[29]
GPIO[30] <> GPIO[30]
GPIO[31] <> GPIO[31]
GPIO[32] <> GPIO[32]
GPIO[33] <> GPIO[33]
GPIO[34] <> GPIO[34]
GPIO[35] <> GPIO[35]
HSMC_CLKIN_P1 => ~NO_FANOUT~
HSMC_CLKIN_P2 => ~NO_FANOUT~
HSMC_CLKIN0 => ~NO_FANOUT~
HSMC_CLKOUT_P1 <= <GND>
HSMC_CLKOUT_P2 <= <GND>
HSMC_CLKOUT0 <= <GND>
HSMC_D[0] <> <UNC>
HSMC_D[1] <> <UNC>
HSMC_D[2] <> <UNC>
HSMC_D[3] <> <UNC>
HSMC_RX_D_P[0] => ~NO_FANOUT~
HSMC_RX_D_P[1] => ~NO_FANOUT~
HSMC_RX_D_P[2] => ~NO_FANOUT~
HSMC_RX_D_P[3] => ~NO_FANOUT~
HSMC_RX_D_P[4] => ~NO_FANOUT~
HSMC_RX_D_P[5] => ~NO_FANOUT~
HSMC_RX_D_P[6] => ~NO_FANOUT~
HSMC_RX_D_P[7] => ~NO_FANOUT~
HSMC_RX_D_P[8] => ~NO_FANOUT~
HSMC_RX_D_P[9] => ~NO_FANOUT~
HSMC_RX_D_P[10] => ~NO_FANOUT~
HSMC_RX_D_P[11] => ~NO_FANOUT~
HSMC_RX_D_P[12] => ~NO_FANOUT~
HSMC_RX_D_P[13] => ~NO_FANOUT~
HSMC_RX_D_P[14] => ~NO_FANOUT~
HSMC_RX_D_P[15] => ~NO_FANOUT~
HSMC_RX_D_P[16] => ~NO_FANOUT~
HSMC_TX_D_P[0] <= <GND>
HSMC_TX_D_P[1] <= <GND>
HSMC_TX_D_P[2] <= <GND>
HSMC_TX_D_P[3] <= <GND>
HSMC_TX_D_P[4] <= <GND>
HSMC_TX_D_P[5] <= <GND>
HSMC_TX_D_P[6] <= <GND>
HSMC_TX_D_P[7] <= <GND>
HSMC_TX_D_P[8] <= <GND>
HSMC_TX_D_P[9] <= <GND>
HSMC_TX_D_P[10] <= <GND>
HSMC_TX_D_P[11] <= <GND>
HSMC_TX_D_P[12] <= <GND>
HSMC_TX_D_P[13] <= <GND>
HSMC_TX_D_P[14] <= <GND>
HSMC_TX_D_P[15] <= <GND>
HSMC_TX_D_P[16] <= <GND>
JRXD <= JTXD.DB_MAX_OUTPUT_PORT_TYPE
JTXD => JRXD.DATAIN
JTRST_n => ~NO_FANOUT~
JTCK => JTCK.IN1
TMS => TMS.IN1
TDI => TDI.IN5
TDO <= JtagForDebug:jtagForDebug_inst.oTDO


|DE2_115_TOP|Lab_Top:Lab_inst
CLOCK => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => OFFSET[0].IN2
SW[5] => OFFSET[1].IN2
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => AB[0].IN1
SW[11] => AB[1].IN1
SW[12] => AB[2].IN1
SW[13] => AB[3].IN1
SW[14] => AB[4].IN1
SW[15] => AB[5].IN1
SW[16] => AB[6].IN1
SW[17] => AB[7].IN1
KEY[0] => RESET.IN2
KEY[1] => CLK.IN1
KEY[2] => WR_CACHE.IN2
KEY[3] => ~NO_FANOUT~
LEDR[0] <= ram_tag:TAG_inst.q
LEDR[1] <= ram_tag:TAG_inst.q
LEDR[2] <= ram_tag:TAG_inst.q
LEDR[3] <= ram_valid:VALID_inst.VALID
LEDR[4] <= Decode:Decode_inst.DOUT
LEDR[5] <= Decode:Decode_inst.DOUT
LEDR[6] <= Decode:Decode_inst.DOUT
LEDR[7] <= WR3.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= WR3.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= WR3.DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= AR[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= AR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= field_BLOCK[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= field_BLOCK[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= field_BLOCK[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= field_TAG[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= field_TAG[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= field_TAG[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= ram_valid:VALID_inst.V_LED
LEDG[1] <= ram_valid:VALID_inst.V_LED
LEDG[2] <= ram_valid:VALID_inst.V_LED
LEDG[3] <= ram_valid:VALID_inst.V_LED
LEDG[4] <= ram_valid:VALID_inst.V_LED
LEDG[5] <= ram_valid:VALID_inst.V_LED
LEDG[6] <= ram_valid:VALID_inst.V_LED
LEDG[7] <= ram_valid:VALID_inst.V_LED
LEDG[8] <= HIT.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= <VCC>
HEX7[1] <= <VCC>
HEX7[2] <= <VCC>
HEX7[3] <= <VCC>
HEX7[4] <= <VCC>
HEX6[0] <= MUX:MUX_inst.MUX_OUT
HEX6[1] <= MUX:MUX_inst.MUX_OUT
HEX6[2] <= MUX:MUX_inst.MUX_OUT
HEX6[3] <= MUX:MUX_inst.MUX_OUT
HEX6[4] <= <GND>
HEX5[0] <= <VCC>
HEX5[1] <= <VCC>
HEX5[2] <= <VCC>
HEX5[3] <= <VCC>
HEX5[4] <= <VCC>
HEX4[0] <= MM_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= MM_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= MM_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= MM_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= <GND>
HEX3[0] <= CACHE_WORD3[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= CACHE_WORD3[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= CACHE_WORD3[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= CACHE_WORD3[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= <GND>
HEX2[0] <= CACHE_WORD2[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= CACHE_WORD2[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= CACHE_WORD2[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= CACHE_WORD2[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= <GND>
HEX1[0] <= CACHE_WORD1[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= CACHE_WORD1[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= CACHE_WORD1[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= CACHE_WORD1[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= <GND>
HEX0[0] <= CACHE_WORD0[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= CACHE_WORD0[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= CACHE_WORD0[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= CACHE_WORD0[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= <GND>


|DE2_115_TOP|Lab_Top:Lab_inst|R:AR_inst
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
ce => Q[0]~reg0.ENA
ce => Q[7]~reg0.ENA
ce => Q[6]~reg0.ENA
ce => Q[5]~reg0.ENA
ce => Q[4]~reg0.ENA
ce => Q[3]~reg0.ENA
ce => Q[2]~reg0.ENA
ce => Q[1]~reg0.ENA
RESET => Q[0]~reg0.ACLR
RESET => Q[1]~reg0.ACLR
RESET => Q[2]~reg0.ACLR
RESET => Q[3]~reg0.ACLR
RESET => Q[4]~reg0.ACLR
RESET => Q[5]~reg0.ACLR
RESET => Q[6]~reg0.ACLR
RESET => Q[7]~reg0.ACLR


|DE2_115_TOP|Lab_Top:Lab_inst|ram_mm:ram_mm_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_mm:ram_mm_inst|altsyncram:altsyncram_component
wren_a => altsyncram_87n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_87n1:auto_generated.data_a[0]
data_a[1] => altsyncram_87n1:auto_generated.data_a[1]
data_a[2] => altsyncram_87n1:auto_generated.data_a[2]
data_a[3] => altsyncram_87n1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_87n1:auto_generated.address_a[0]
address_a[1] => altsyncram_87n1:auto_generated.address_a[1]
address_a[2] => altsyncram_87n1:auto_generated.address_a[2]
address_a[3] => altsyncram_87n1:auto_generated.address_a[3]
address_a[4] => altsyncram_87n1:auto_generated.address_a[4]
address_a[5] => altsyncram_87n1:auto_generated.address_a[5]
address_a[6] => altsyncram_87n1:auto_generated.address_a[6]
address_a[7] => altsyncram_87n1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_87n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_87n1:auto_generated.q_a[0]
q_a[1] <= altsyncram_87n1:auto_generated.q_a[1]
q_a[2] <= altsyncram_87n1:auto_generated.q_a[2]
q_a[3] <= altsyncram_87n1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_TOP|Lab_Top:Lab_inst|ram_mm:ram_mm_inst|altsyncram:altsyncram_component|altsyncram_87n1:auto_generated
address_a[0] => altsyncram_8jd2:altsyncram1.address_a[0]
address_a[1] => altsyncram_8jd2:altsyncram1.address_a[1]
address_a[2] => altsyncram_8jd2:altsyncram1.address_a[2]
address_a[3] => altsyncram_8jd2:altsyncram1.address_a[3]
address_a[4] => altsyncram_8jd2:altsyncram1.address_a[4]
address_a[5] => altsyncram_8jd2:altsyncram1.address_a[5]
address_a[6] => altsyncram_8jd2:altsyncram1.address_a[6]
address_a[7] => altsyncram_8jd2:altsyncram1.address_a[7]
clock0 => altsyncram_8jd2:altsyncram1.clock0
data_a[0] => altsyncram_8jd2:altsyncram1.data_a[0]
data_a[1] => altsyncram_8jd2:altsyncram1.data_a[1]
data_a[2] => altsyncram_8jd2:altsyncram1.data_a[2]
data_a[3] => altsyncram_8jd2:altsyncram1.data_a[3]
q_a[0] <= altsyncram_8jd2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_8jd2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_8jd2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_8jd2:altsyncram1.q_a[3]
wren_a => altsyncram_8jd2:altsyncram1.wren_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_mm:ram_mm_inst|altsyncram:altsyncram_component|altsyncram_87n1:auto_generated|altsyncram_8jd2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_mm:ram_mm_inst|altsyncram:altsyncram_component|altsyncram_87n1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_mm:ram_mm_inst|altsyncram:altsyncram_component|altsyncram_87n1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|Decode:Decode_inst
Enable => DOUT.OUTPUTSELECT
Enable => DOUT.OUTPUTSELECT
Enable => DOUT.OUTPUTSELECT
Enable => DOUT.OUTPUTSELECT
DIN[0] => Decoder0.IN1
DIN[1] => Decoder0.IN0
DOUT[0] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_tag:TAG_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_tag:TAG_inst|altsyncram:altsyncram_component
wren_a => altsyncram_uuh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uuh1:auto_generated.data_a[0]
data_a[1] => altsyncram_uuh1:auto_generated.data_a[1]
data_a[2] => altsyncram_uuh1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uuh1:auto_generated.address_a[0]
address_a[1] => altsyncram_uuh1:auto_generated.address_a[1]
address_a[2] => altsyncram_uuh1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uuh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uuh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uuh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uuh1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_TOP|Lab_Top:Lab_inst|ram_tag:TAG_inst|altsyncram:altsyncram_component|altsyncram_uuh1:auto_generated
address_a[0] => altsyncram_h482:altsyncram1.address_a[0]
address_a[1] => altsyncram_h482:altsyncram1.address_a[1]
address_a[2] => altsyncram_h482:altsyncram1.address_a[2]
clock0 => altsyncram_h482:altsyncram1.clock0
data_a[0] => altsyncram_h482:altsyncram1.data_a[0]
data_a[1] => altsyncram_h482:altsyncram1.data_a[1]
data_a[2] => altsyncram_h482:altsyncram1.data_a[2]
q_a[0] <= altsyncram_h482:altsyncram1.q_a[0]
q_a[1] <= altsyncram_h482:altsyncram1.q_a[1]
q_a[2] <= altsyncram_h482:altsyncram1.q_a[2]
wren_a => altsyncram_h482:altsyncram1.wren_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_tag:TAG_inst|altsyncram:altsyncram_component|altsyncram_uuh1:auto_generated|altsyncram_h482:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_tag:TAG_inst|altsyncram:altsyncram_component|altsyncram_uuh1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ram_rom_pause_reg.CLK
raw_tck => ram_rom_load_read_data.CLK
raw_tck => ram_rom_incr_read_addr.CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_pause_reg.ACLR
ir_in[3] => ram_rom_load_read_data.PRESET
ir_in[3] => ram_rom_incr_read_addr.ACLR
ir_in[3] => ir_loaded_address_reg[2].ENA
ir_in[3] => ir_loaded_address_reg[1].ENA
ir_in[3] => ir_loaded_address_reg[0].ENA
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_tag:TAG_inst|altsyncram:altsyncram_component|altsyncram_uuh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_valid:VALID_inst
RESET => RESET.IN8
WR => wr.OUTPUTSELECT
WR => wr.OUTPUTSELECT
WR => wr.OUTPUTSELECT
WR => wr.OUTPUTSELECT
WR => wr.OUTPUTSELECT
WR => wr.OUTPUTSELECT
WR => wr.OUTPUTSELECT
WR => wr.OUTPUTSELECT
ADDR[0] => ShiftLeft0.IN35
ADDR[0] => Mux0.IN2
ADDR[1] => ShiftLeft0.IN34
ADDR[1] => Mux0.IN1
ADDR[2] => ShiftLeft0.IN33
ADDR[2] => Mux0.IN0
VALID <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
V_LED[0] <= R:r[0].v.Q
V_LED[1] <= R:r[1].v.Q
V_LED[2] <= R:r[2].v.Q
V_LED[3] <= R:r[3].v.Q
V_LED[4] <= R:r[4].v.Q
V_LED[5] <= R:r[5].v.Q
V_LED[6] <= R:r[6].v.Q
V_LED[7] <= R:r[7].v.Q


|DE2_115_TOP|Lab_Top:Lab_inst|ram_valid:VALID_inst|R:r[0].v
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
ce => Q[0]~reg0.ENA
ce => Q[3]~reg0.ENA
ce => Q[2]~reg0.ENA
ce => Q[1]~reg0.ENA
RESET => Q[0]~reg0.ACLR
RESET => Q[1]~reg0.ACLR
RESET => Q[2]~reg0.ACLR
RESET => Q[3]~reg0.ACLR


|DE2_115_TOP|Lab_Top:Lab_inst|ram_valid:VALID_inst|R:r[1].v
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
ce => Q[0]~reg0.ENA
ce => Q[3]~reg0.ENA
ce => Q[2]~reg0.ENA
ce => Q[1]~reg0.ENA
RESET => Q[0]~reg0.ACLR
RESET => Q[1]~reg0.ACLR
RESET => Q[2]~reg0.ACLR
RESET => Q[3]~reg0.ACLR


|DE2_115_TOP|Lab_Top:Lab_inst|ram_valid:VALID_inst|R:r[2].v
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
ce => Q[0]~reg0.ENA
ce => Q[3]~reg0.ENA
ce => Q[2]~reg0.ENA
ce => Q[1]~reg0.ENA
RESET => Q[0]~reg0.ACLR
RESET => Q[1]~reg0.ACLR
RESET => Q[2]~reg0.ACLR
RESET => Q[3]~reg0.ACLR


|DE2_115_TOP|Lab_Top:Lab_inst|ram_valid:VALID_inst|R:r[3].v
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
ce => Q[0]~reg0.ENA
ce => Q[3]~reg0.ENA
ce => Q[2]~reg0.ENA
ce => Q[1]~reg0.ENA
RESET => Q[0]~reg0.ACLR
RESET => Q[1]~reg0.ACLR
RESET => Q[2]~reg0.ACLR
RESET => Q[3]~reg0.ACLR


|DE2_115_TOP|Lab_Top:Lab_inst|ram_valid:VALID_inst|R:r[4].v
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
ce => Q[0]~reg0.ENA
ce => Q[3]~reg0.ENA
ce => Q[2]~reg0.ENA
ce => Q[1]~reg0.ENA
RESET => Q[0]~reg0.ACLR
RESET => Q[1]~reg0.ACLR
RESET => Q[2]~reg0.ACLR
RESET => Q[3]~reg0.ACLR


|DE2_115_TOP|Lab_Top:Lab_inst|ram_valid:VALID_inst|R:r[5].v
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
ce => Q[0]~reg0.ENA
ce => Q[3]~reg0.ENA
ce => Q[2]~reg0.ENA
ce => Q[1]~reg0.ENA
RESET => Q[0]~reg0.ACLR
RESET => Q[1]~reg0.ACLR
RESET => Q[2]~reg0.ACLR
RESET => Q[3]~reg0.ACLR


|DE2_115_TOP|Lab_Top:Lab_inst|ram_valid:VALID_inst|R:r[6].v
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
ce => Q[0]~reg0.ENA
ce => Q[3]~reg0.ENA
ce => Q[2]~reg0.ENA
ce => Q[1]~reg0.ENA
RESET => Q[0]~reg0.ACLR
RESET => Q[1]~reg0.ACLR
RESET => Q[2]~reg0.ACLR
RESET => Q[3]~reg0.ACLR


|DE2_115_TOP|Lab_Top:Lab_inst|ram_valid:VALID_inst|R:r[7].v
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
ce => Q[0]~reg0.ENA
ce => Q[3]~reg0.ENA
ce => Q[2]~reg0.ENA
ce => Q[1]~reg0.ENA
RESET => Q[0]~reg0.ACLR
RESET => Q[1]~reg0.ACLR
RESET => Q[2]~reg0.ACLR
RESET => Q[3]~reg0.ACLR


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA0|altsyncram:altsyncram_component
wren_a => altsyncram_t1i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t1i1:auto_generated.data_a[0]
data_a[1] => altsyncram_t1i1:auto_generated.data_a[1]
data_a[2] => altsyncram_t1i1:auto_generated.data_a[2]
data_a[3] => altsyncram_t1i1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t1i1:auto_generated.address_a[0]
address_a[1] => altsyncram_t1i1:auto_generated.address_a[1]
address_a[2] => altsyncram_t1i1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t1i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t1i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t1i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t1i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t1i1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA0|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated
address_a[0] => altsyncram_j482:altsyncram1.address_a[0]
address_a[1] => altsyncram_j482:altsyncram1.address_a[1]
address_a[2] => altsyncram_j482:altsyncram1.address_a[2]
clock0 => altsyncram_j482:altsyncram1.clock0
data_a[0] => altsyncram_j482:altsyncram1.data_a[0]
data_a[1] => altsyncram_j482:altsyncram1.data_a[1]
data_a[2] => altsyncram_j482:altsyncram1.data_a[2]
data_a[3] => altsyncram_j482:altsyncram1.data_a[3]
q_a[0] <= altsyncram_j482:altsyncram1.q_a[0]
q_a[1] <= altsyncram_j482:altsyncram1.q_a[1]
q_a[2] <= altsyncram_j482:altsyncram1.q_a[2]
q_a[3] <= altsyncram_j482:altsyncram1.q_a[3]
wren_a => altsyncram_j482:altsyncram1.wren_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA0|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA0|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ir_loaded_address_reg[2].ENA
ir_in[3] => ir_loaded_address_reg[1].ENA
ir_in[3] => ir_loaded_address_reg[0].ENA
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA0|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA1|altsyncram:altsyncram_component
wren_a => altsyncram_t1i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t1i1:auto_generated.data_a[0]
data_a[1] => altsyncram_t1i1:auto_generated.data_a[1]
data_a[2] => altsyncram_t1i1:auto_generated.data_a[2]
data_a[3] => altsyncram_t1i1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t1i1:auto_generated.address_a[0]
address_a[1] => altsyncram_t1i1:auto_generated.address_a[1]
address_a[2] => altsyncram_t1i1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t1i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t1i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t1i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t1i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t1i1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA1|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated
address_a[0] => altsyncram_j482:altsyncram1.address_a[0]
address_a[1] => altsyncram_j482:altsyncram1.address_a[1]
address_a[2] => altsyncram_j482:altsyncram1.address_a[2]
clock0 => altsyncram_j482:altsyncram1.clock0
data_a[0] => altsyncram_j482:altsyncram1.data_a[0]
data_a[1] => altsyncram_j482:altsyncram1.data_a[1]
data_a[2] => altsyncram_j482:altsyncram1.data_a[2]
data_a[3] => altsyncram_j482:altsyncram1.data_a[3]
q_a[0] <= altsyncram_j482:altsyncram1.q_a[0]
q_a[1] <= altsyncram_j482:altsyncram1.q_a[1]
q_a[2] <= altsyncram_j482:altsyncram1.q_a[2]
q_a[3] <= altsyncram_j482:altsyncram1.q_a[3]
wren_a => altsyncram_j482:altsyncram1.wren_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA1|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA1|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ir_loaded_address_reg[2].ENA
ir_in[3] => ir_loaded_address_reg[1].ENA
ir_in[3] => ir_loaded_address_reg[0].ENA
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA1|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA2|altsyncram:altsyncram_component
wren_a => altsyncram_t1i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t1i1:auto_generated.data_a[0]
data_a[1] => altsyncram_t1i1:auto_generated.data_a[1]
data_a[2] => altsyncram_t1i1:auto_generated.data_a[2]
data_a[3] => altsyncram_t1i1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t1i1:auto_generated.address_a[0]
address_a[1] => altsyncram_t1i1:auto_generated.address_a[1]
address_a[2] => altsyncram_t1i1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t1i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t1i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t1i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t1i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t1i1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA2|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated
address_a[0] => altsyncram_j482:altsyncram1.address_a[0]
address_a[1] => altsyncram_j482:altsyncram1.address_a[1]
address_a[2] => altsyncram_j482:altsyncram1.address_a[2]
clock0 => altsyncram_j482:altsyncram1.clock0
data_a[0] => altsyncram_j482:altsyncram1.data_a[0]
data_a[1] => altsyncram_j482:altsyncram1.data_a[1]
data_a[2] => altsyncram_j482:altsyncram1.data_a[2]
data_a[3] => altsyncram_j482:altsyncram1.data_a[3]
q_a[0] <= altsyncram_j482:altsyncram1.q_a[0]
q_a[1] <= altsyncram_j482:altsyncram1.q_a[1]
q_a[2] <= altsyncram_j482:altsyncram1.q_a[2]
q_a[3] <= altsyncram_j482:altsyncram1.q_a[3]
wren_a => altsyncram_j482:altsyncram1.wren_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA2|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA2|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ir_loaded_address_reg[2].ENA
ir_in[3] => ir_loaded_address_reg[1].ENA
ir_in[3] => ir_loaded_address_reg[0].ENA
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA2|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA3|altsyncram:altsyncram_component
wren_a => altsyncram_t1i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t1i1:auto_generated.data_a[0]
data_a[1] => altsyncram_t1i1:auto_generated.data_a[1]
data_a[2] => altsyncram_t1i1:auto_generated.data_a[2]
data_a[3] => altsyncram_t1i1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t1i1:auto_generated.address_a[0]
address_a[1] => altsyncram_t1i1:auto_generated.address_a[1]
address_a[2] => altsyncram_t1i1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t1i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t1i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t1i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t1i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t1i1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA3|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated
address_a[0] => altsyncram_j482:altsyncram1.address_a[0]
address_a[1] => altsyncram_j482:altsyncram1.address_a[1]
address_a[2] => altsyncram_j482:altsyncram1.address_a[2]
clock0 => altsyncram_j482:altsyncram1.clock0
data_a[0] => altsyncram_j482:altsyncram1.data_a[0]
data_a[1] => altsyncram_j482:altsyncram1.data_a[1]
data_a[2] => altsyncram_j482:altsyncram1.data_a[2]
data_a[3] => altsyncram_j482:altsyncram1.data_a[3]
q_a[0] <= altsyncram_j482:altsyncram1.q_a[0]
q_a[1] <= altsyncram_j482:altsyncram1.q_a[1]
q_a[2] <= altsyncram_j482:altsyncram1.q_a[2]
q_a[3] <= altsyncram_j482:altsyncram1.q_a[3]
wren_a => altsyncram_j482:altsyncram1.wren_a


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA3|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA3|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ir_loaded_address_reg[2].ENA
ir_in[3] => ir_loaded_address_reg[1].ENA
ir_in[3] => ir_loaded_address_reg[0].ENA
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|ram_cache:DATA3|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|Lab_Top:Lab_inst|MUX:MUX_inst
A[0] => Mux3.IN0
A[1] => Mux2.IN0
A[2] => Mux1.IN0
A[3] => Mux0.IN0
B[0] => Mux3.IN1
B[1] => Mux2.IN1
B[2] => Mux1.IN1
B[3] => Mux0.IN1
C[0] => Mux3.IN2
C[1] => Mux2.IN2
C[2] => Mux1.IN2
C[3] => Mux0.IN2
D[0] => Mux3.IN3
D[1] => Mux2.IN3
D[2] => Mux1.IN3
D[3] => Mux0.IN3
SEL[0] => Mux0.IN5
SEL[0] => Mux1.IN5
SEL[0] => Mux2.IN5
SEL[0] => Mux3.IN5
SEL[1] => Mux0.IN4
SEL[1] => Mux1.IN4
SEL[1] => Mux2.IN4
SEL[1] => Mux3.IN4
MUX_OUT[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN4
iDIG[1] => Decoder0.IN3
iDIG[2] => Decoder0.IN2
iDIG[3] => Decoder0.IN1
iDIG[4] => Decoder0.IN0


|DE2_115_TOP|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN4
iDIG[1] => Decoder0.IN3
iDIG[2] => Decoder0.IN2
iDIG[3] => Decoder0.IN1
iDIG[4] => Decoder0.IN0


|DE2_115_TOP|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN4
iDIG[1] => Decoder0.IN3
iDIG[2] => Decoder0.IN2
iDIG[3] => Decoder0.IN1
iDIG[4] => Decoder0.IN0


|DE2_115_TOP|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN4
iDIG[1] => Decoder0.IN3
iDIG[2] => Decoder0.IN2
iDIG[3] => Decoder0.IN1
iDIG[4] => Decoder0.IN0


|DE2_115_TOP|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN4
iDIG[1] => Decoder0.IN3
iDIG[2] => Decoder0.IN2
iDIG[3] => Decoder0.IN1
iDIG[4] => Decoder0.IN0


|DE2_115_TOP|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN4
iDIG[1] => Decoder0.IN3
iDIG[2] => Decoder0.IN2
iDIG[3] => Decoder0.IN1
iDIG[4] => Decoder0.IN0


|DE2_115_TOP|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN4
iDIG[1] => Decoder0.IN3
iDIG[2] => Decoder0.IN2
iDIG[3] => Decoder0.IN1
iDIG[4] => Decoder0.IN0


|DE2_115_TOP|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN4
iDIG[1] => Decoder0.IN3
iDIG[2] => Decoder0.IN2
iDIG[3] => Decoder0.IN1
iDIG[4] => Decoder0.IN0


|DE2_115_TOP|GlobalCLK:globalTCK_inst
ena => ena.IN1
inclk => sub_wire3[0].IN1
outclk <= GlobalCLK_altclkctrl_7ji:GlobalCLK_altclkctrl_7ji_component.outclk


|DE2_115_TOP|GlobalCLK:globalTCK_inst|GlobalCLK_altclkctrl_7ji:GlobalCLK_altclkctrl_7ji_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|DE2_115_TOP|JtagForDebug:jtagForDebug_inst
iTCK => ~NO_FANOUT~
iTMS => ~NO_FANOUT~
iTDI => ~NO_FANOUT~
oTDO <= <GND>
iBSR_ScanOut[0] => ~NO_FANOUT~
iBSR_ScanOut[1] => ~NO_FANOUT~
iBSR_ScanOut[2] => ~NO_FANOUT~
iBSR_ScanOut[3] => ~NO_FANOUT~
iBSR_ScanOut[4] => ~NO_FANOUT~
iBSR_ScanOut[5] => ~NO_FANOUT~
iBSR_ScanOut[6] => ~NO_FANOUT~
iBSR_ScanOut[7] => ~NO_FANOUT~
iBSR_ScanOut[8] => ~NO_FANOUT~
iBSR_ScanOut[9] => ~NO_FANOUT~
iBSR_ScanOut[10] => ~NO_FANOUT~
oBSR_Select[0] <= <GND>
oBSR_Select[1] <= <GND>
oBSR_Select[2] <= <GND>
oBSR_Select[3] <= <GND>
oBSR_Select[4] <= <GND>
oBSR_Select[5] <= <GND>
oBSR_Select[6] <= <GND>
oBSR_Select[7] <= <GND>
oBSR_Select[8] <= <GND>
oBSR_Select[9] <= <GND>
oBSR_Select[10] <= <GND>
oShiftDR <= <GND>
oCaptureDR <= <GND>
oUpdateDR <= <GND>
oMode <= <GND>
oJTAG_Reset <= <GND>


|DE2_115_TOP|BSC:bsc_SW
DataIn[0] => BSC_Capture_Register.DATAB
DataIn[0] => DataOut.DATAA
DataIn[1] => BSC_Capture_Register.DATAB
DataIn[1] => DataOut.DATAA
DataIn[2] => BSC_Capture_Register.DATAB
DataIn[2] => DataOut.DATAA
DataIn[3] => BSC_Capture_Register.DATAB
DataIn[3] => DataOut.DATAA
DataIn[4] => BSC_Capture_Register.DATAB
DataIn[4] => DataOut.DATAA
DataIn[5] => BSC_Capture_Register.DATAB
DataIn[5] => DataOut.DATAA
DataIn[6] => BSC_Capture_Register.DATAB
DataIn[6] => DataOut.DATAA
DataIn[7] => BSC_Capture_Register.DATAB
DataIn[7] => DataOut.DATAA
DataIn[8] => BSC_Capture_Register.DATAB
DataIn[8] => DataOut.DATAA
DataIn[9] => BSC_Capture_Register.DATAB
DataIn[9] => DataOut.DATAA
DataIn[10] => BSC_Capture_Register.DATAB
DataIn[10] => DataOut.DATAA
DataIn[11] => BSC_Capture_Register.DATAB
DataIn[11] => DataOut.DATAA
DataIn[12] => BSC_Capture_Register.DATAB
DataIn[12] => DataOut.DATAA
DataIn[13] => BSC_Capture_Register.DATAB
DataIn[13] => DataOut.DATAA
DataIn[14] => BSC_Capture_Register.DATAB
DataIn[14] => DataOut.DATAA
DataIn[15] => BSC_Capture_Register.DATAB
DataIn[15] => DataOut.DATAA
DataIn[16] => BSC_Capture_Register.DATAB
DataIn[16] => DataOut.DATAA
DataIn[17] => BSC_Capture_Register.DATAB
DataIn[17] => DataOut.DATAA
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
ScanIn => BSC_Capture_Register.DATAB
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
UpdateDR => BSC_Update_Register[0].ENA
UpdateDR => BSC_Update_Register[1].ENA
UpdateDR => BSC_Update_Register[2].ENA
UpdateDR => BSC_Update_Register[3].ENA
UpdateDR => BSC_Update_Register[4].ENA
UpdateDR => BSC_Update_Register[5].ENA
UpdateDR => BSC_Update_Register[6].ENA
UpdateDR => BSC_Update_Register[7].ENA
UpdateDR => BSC_Update_Register[8].ENA
UpdateDR => BSC_Update_Register[9].ENA
UpdateDR => BSC_Update_Register[10].ENA
UpdateDR => BSC_Update_Register[11].ENA
UpdateDR => BSC_Update_Register[12].ENA
UpdateDR => BSC_Update_Register[13].ENA
UpdateDR => BSC_Update_Register[14].ENA
UpdateDR => BSC_Update_Register[15].ENA
UpdateDR => BSC_Update_Register[16].ENA
UpdateDR => BSC_Update_Register[17].ENA
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
TCK => BSC_Capture_Register[0].CLK
TCK => BSC_Capture_Register[1].CLK
TCK => BSC_Capture_Register[2].CLK
TCK => BSC_Capture_Register[3].CLK
TCK => BSC_Capture_Register[4].CLK
TCK => BSC_Capture_Register[5].CLK
TCK => BSC_Capture_Register[6].CLK
TCK => BSC_Capture_Register[7].CLK
TCK => BSC_Capture_Register[8].CLK
TCK => BSC_Capture_Register[9].CLK
TCK => BSC_Capture_Register[10].CLK
TCK => BSC_Capture_Register[11].CLK
TCK => BSC_Capture_Register[12].CLK
TCK => BSC_Capture_Register[13].CLK
TCK => BSC_Capture_Register[14].CLK
TCK => BSC_Capture_Register[15].CLK
TCK => BSC_Capture_Register[16].CLK
TCK => BSC_Capture_Register[17].CLK
TCK => BSC_Update_Register[0].CLK
TCK => BSC_Update_Register[1].CLK
TCK => BSC_Update_Register[2].CLK
TCK => BSC_Update_Register[3].CLK
TCK => BSC_Update_Register[4].CLK
TCK => BSC_Update_Register[5].CLK
TCK => BSC_Update_Register[6].CLK
TCK => BSC_Update_Register[7].CLK
TCK => BSC_Update_Register[8].CLK
TCK => BSC_Update_Register[9].CLK
TCK => BSC_Update_Register[10].CLK
TCK => BSC_Update_Register[11].CLK
TCK => BSC_Update_Register[12].CLK
TCK => BSC_Update_Register[13].CLK
TCK => BSC_Update_Register[14].CLK
TCK => BSC_Update_Register[15].CLK
TCK => BSC_Update_Register[16].CLK
TCK => BSC_Update_Register[17].CLK
ScanOut <= BSC_Capture_Register[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|BSC:bsc_KEY
DataIn[0] => BSC_Capture_Register.DATAB
DataIn[0] => DataOut.DATAA
DataIn[1] => BSC_Capture_Register.DATAB
DataIn[1] => DataOut.DATAA
DataIn[2] => BSC_Capture_Register.DATAB
DataIn[2] => DataOut.DATAA
DataIn[3] => BSC_Capture_Register.DATAB
DataIn[3] => DataOut.DATAA
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
ScanIn => BSC_Capture_Register.DATAB
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
UpdateDR => BSC_Update_Register[0].ENA
UpdateDR => BSC_Update_Register[1].ENA
UpdateDR => BSC_Update_Register[2].ENA
UpdateDR => BSC_Update_Register[3].ENA
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
TCK => BSC_Capture_Register[0].CLK
TCK => BSC_Capture_Register[1].CLK
TCK => BSC_Capture_Register[2].CLK
TCK => BSC_Capture_Register[3].CLK
TCK => BSC_Update_Register[0].CLK
TCK => BSC_Update_Register[1].CLK
TCK => BSC_Update_Register[2].CLK
TCK => BSC_Update_Register[3].CLK
ScanOut <= BSC_Capture_Register[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|BSC:bsc_LED
DataIn[0] => BSC_Capture_Register.DATAB
DataIn[0] => DataOut.DATAA
DataIn[1] => BSC_Capture_Register.DATAB
DataIn[1] => DataOut.DATAA
DataIn[2] => BSC_Capture_Register.DATAB
DataIn[2] => DataOut.DATAA
DataIn[3] => BSC_Capture_Register.DATAB
DataIn[3] => DataOut.DATAA
DataIn[4] => BSC_Capture_Register.DATAB
DataIn[4] => DataOut.DATAA
DataIn[5] => BSC_Capture_Register.DATAB
DataIn[5] => DataOut.DATAA
DataIn[6] => BSC_Capture_Register.DATAB
DataIn[6] => DataOut.DATAA
DataIn[7] => BSC_Capture_Register.DATAB
DataIn[7] => DataOut.DATAA
DataIn[8] => BSC_Capture_Register.DATAB
DataIn[8] => DataOut.DATAA
DataIn[9] => BSC_Capture_Register.DATAB
DataIn[9] => DataOut.DATAA
DataIn[10] => BSC_Capture_Register.DATAB
DataIn[10] => DataOut.DATAA
DataIn[11] => BSC_Capture_Register.DATAB
DataIn[11] => DataOut.DATAA
DataIn[12] => BSC_Capture_Register.DATAB
DataIn[12] => DataOut.DATAA
DataIn[13] => BSC_Capture_Register.DATAB
DataIn[13] => DataOut.DATAA
DataIn[14] => BSC_Capture_Register.DATAB
DataIn[14] => DataOut.DATAA
DataIn[15] => BSC_Capture_Register.DATAB
DataIn[15] => DataOut.DATAA
DataIn[16] => BSC_Capture_Register.DATAB
DataIn[16] => DataOut.DATAA
DataIn[17] => BSC_Capture_Register.DATAB
DataIn[17] => DataOut.DATAA
DataIn[18] => BSC_Capture_Register.DATAB
DataIn[18] => DataOut.DATAA
DataIn[19] => BSC_Capture_Register.DATAB
DataIn[19] => DataOut.DATAA
DataIn[20] => BSC_Capture_Register.DATAB
DataIn[20] => DataOut.DATAA
DataIn[21] => BSC_Capture_Register.DATAB
DataIn[21] => DataOut.DATAA
DataIn[22] => BSC_Capture_Register.DATAB
DataIn[22] => DataOut.DATAA
DataIn[23] => BSC_Capture_Register.DATAB
DataIn[23] => DataOut.DATAA
DataIn[24] => BSC_Capture_Register.DATAB
DataIn[24] => DataOut.DATAA
DataIn[25] => BSC_Capture_Register.DATAB
DataIn[25] => DataOut.DATAA
DataIn[26] => BSC_Capture_Register.DATAB
DataIn[26] => DataOut.DATAA
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
ScanIn => BSC_Capture_Register.DATAB
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
UpdateDR => BSC_Update_Register[0].ENA
UpdateDR => BSC_Update_Register[1].ENA
UpdateDR => BSC_Update_Register[2].ENA
UpdateDR => BSC_Update_Register[3].ENA
UpdateDR => BSC_Update_Register[4].ENA
UpdateDR => BSC_Update_Register[5].ENA
UpdateDR => BSC_Update_Register[6].ENA
UpdateDR => BSC_Update_Register[7].ENA
UpdateDR => BSC_Update_Register[8].ENA
UpdateDR => BSC_Update_Register[9].ENA
UpdateDR => BSC_Update_Register[10].ENA
UpdateDR => BSC_Update_Register[11].ENA
UpdateDR => BSC_Update_Register[12].ENA
UpdateDR => BSC_Update_Register[13].ENA
UpdateDR => BSC_Update_Register[14].ENA
UpdateDR => BSC_Update_Register[15].ENA
UpdateDR => BSC_Update_Register[16].ENA
UpdateDR => BSC_Update_Register[17].ENA
UpdateDR => BSC_Update_Register[18].ENA
UpdateDR => BSC_Update_Register[19].ENA
UpdateDR => BSC_Update_Register[20].ENA
UpdateDR => BSC_Update_Register[21].ENA
UpdateDR => BSC_Update_Register[22].ENA
UpdateDR => BSC_Update_Register[23].ENA
UpdateDR => BSC_Update_Register[24].ENA
UpdateDR => BSC_Update_Register[25].ENA
UpdateDR => BSC_Update_Register[26].ENA
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
TCK => BSC_Capture_Register[0].CLK
TCK => BSC_Capture_Register[1].CLK
TCK => BSC_Capture_Register[2].CLK
TCK => BSC_Capture_Register[3].CLK
TCK => BSC_Capture_Register[4].CLK
TCK => BSC_Capture_Register[5].CLK
TCK => BSC_Capture_Register[6].CLK
TCK => BSC_Capture_Register[7].CLK
TCK => BSC_Capture_Register[8].CLK
TCK => BSC_Capture_Register[9].CLK
TCK => BSC_Capture_Register[10].CLK
TCK => BSC_Capture_Register[11].CLK
TCK => BSC_Capture_Register[12].CLK
TCK => BSC_Capture_Register[13].CLK
TCK => BSC_Capture_Register[14].CLK
TCK => BSC_Capture_Register[15].CLK
TCK => BSC_Capture_Register[16].CLK
TCK => BSC_Capture_Register[17].CLK
TCK => BSC_Capture_Register[18].CLK
TCK => BSC_Capture_Register[19].CLK
TCK => BSC_Capture_Register[20].CLK
TCK => BSC_Capture_Register[21].CLK
TCK => BSC_Capture_Register[22].CLK
TCK => BSC_Capture_Register[23].CLK
TCK => BSC_Capture_Register[24].CLK
TCK => BSC_Capture_Register[25].CLK
TCK => BSC_Capture_Register[26].CLK
TCK => BSC_Update_Register[0].CLK
TCK => BSC_Update_Register[1].CLK
TCK => BSC_Update_Register[2].CLK
TCK => BSC_Update_Register[3].CLK
TCK => BSC_Update_Register[4].CLK
TCK => BSC_Update_Register[5].CLK
TCK => BSC_Update_Register[6].CLK
TCK => BSC_Update_Register[7].CLK
TCK => BSC_Update_Register[8].CLK
TCK => BSC_Update_Register[9].CLK
TCK => BSC_Update_Register[10].CLK
TCK => BSC_Update_Register[11].CLK
TCK => BSC_Update_Register[12].CLK
TCK => BSC_Update_Register[13].CLK
TCK => BSC_Update_Register[14].CLK
TCK => BSC_Update_Register[15].CLK
TCK => BSC_Update_Register[16].CLK
TCK => BSC_Update_Register[17].CLK
TCK => BSC_Update_Register[18].CLK
TCK => BSC_Update_Register[19].CLK
TCK => BSC_Update_Register[20].CLK
TCK => BSC_Update_Register[21].CLK
TCK => BSC_Update_Register[22].CLK
TCK => BSC_Update_Register[23].CLK
TCK => BSC_Update_Register[24].CLK
TCK => BSC_Update_Register[25].CLK
TCK => BSC_Update_Register[26].CLK
ScanOut <= BSC_Capture_Register[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_TOP|BSC:bsc_HEX
DataIn[0] => BSC_Capture_Register.DATAB
DataIn[0] => DataOut.DATAA
DataIn[1] => BSC_Capture_Register.DATAB
DataIn[1] => DataOut.DATAA
DataIn[2] => BSC_Capture_Register.DATAB
DataIn[2] => DataOut.DATAA
DataIn[3] => BSC_Capture_Register.DATAB
DataIn[3] => DataOut.DATAA
DataIn[4] => BSC_Capture_Register.DATAB
DataIn[4] => DataOut.DATAA
DataIn[5] => BSC_Capture_Register.DATAB
DataIn[5] => DataOut.DATAA
DataIn[6] => BSC_Capture_Register.DATAB
DataIn[6] => DataOut.DATAA
DataIn[7] => BSC_Capture_Register.DATAB
DataIn[7] => DataOut.DATAA
DataIn[8] => BSC_Capture_Register.DATAB
DataIn[8] => DataOut.DATAA
DataIn[9] => BSC_Capture_Register.DATAB
DataIn[9] => DataOut.DATAA
DataIn[10] => BSC_Capture_Register.DATAB
DataIn[10] => DataOut.DATAA
DataIn[11] => BSC_Capture_Register.DATAB
DataIn[11] => DataOut.DATAA
DataIn[12] => BSC_Capture_Register.DATAB
DataIn[12] => DataOut.DATAA
DataIn[13] => BSC_Capture_Register.DATAB
DataIn[13] => DataOut.DATAA
DataIn[14] => BSC_Capture_Register.DATAB
DataIn[14] => DataOut.DATAA
DataIn[15] => BSC_Capture_Register.DATAB
DataIn[15] => DataOut.DATAA
DataIn[16] => BSC_Capture_Register.DATAB
DataIn[16] => DataOut.DATAA
DataIn[17] => BSC_Capture_Register.DATAB
DataIn[17] => DataOut.DATAA
DataIn[18] => BSC_Capture_Register.DATAB
DataIn[18] => DataOut.DATAA
DataIn[19] => BSC_Capture_Register.DATAB
DataIn[19] => DataOut.DATAA
DataIn[20] => BSC_Capture_Register.DATAB
DataIn[20] => DataOut.DATAA
DataIn[21] => BSC_Capture_Register.DATAB
DataIn[21] => DataOut.DATAA
DataIn[22] => BSC_Capture_Register.DATAB
DataIn[22] => DataOut.DATAA
DataIn[23] => BSC_Capture_Register.DATAB
DataIn[23] => DataOut.DATAA
DataIn[24] => BSC_Capture_Register.DATAB
DataIn[24] => DataOut.DATAA
DataIn[25] => BSC_Capture_Register.DATAB
DataIn[25] => DataOut.DATAA
DataIn[26] => BSC_Capture_Register.DATAB
DataIn[26] => DataOut.DATAA
DataIn[27] => BSC_Capture_Register.DATAB
DataIn[27] => DataOut.DATAA
DataIn[28] => BSC_Capture_Register.DATAB
DataIn[28] => DataOut.DATAA
DataIn[29] => BSC_Capture_Register.DATAB
DataIn[29] => DataOut.DATAA
DataIn[30] => BSC_Capture_Register.DATAB
DataIn[30] => DataOut.DATAA
DataIn[31] => BSC_Capture_Register.DATAB
DataIn[31] => DataOut.DATAA
DataIn[32] => BSC_Capture_Register.DATAB
DataIn[32] => DataOut.DATAA
DataIn[33] => BSC_Capture_Register.DATAB
DataIn[33] => DataOut.DATAA
DataIn[34] => BSC_Capture_Register.DATAB
DataIn[34] => DataOut.DATAA
DataIn[35] => BSC_Capture_Register.DATAB
DataIn[35] => DataOut.DATAA
DataIn[36] => BSC_Capture_Register.DATAB
DataIn[36] => DataOut.DATAA
DataIn[37] => BSC_Capture_Register.DATAB
DataIn[37] => DataOut.DATAA
DataIn[38] => BSC_Capture_Register.DATAB
DataIn[38] => DataOut.DATAA
DataIn[39] => BSC_Capture_Register.DATAB
DataIn[39] => DataOut.DATAA
DataIn[40] => BSC_Capture_Register.DATAB
DataIn[40] => DataOut.DATAA
DataIn[41] => BSC_Capture_Register.DATAB
DataIn[41] => DataOut.DATAA
DataIn[42] => BSC_Capture_Register.DATAB
DataIn[42] => DataOut.DATAA
DataIn[43] => BSC_Capture_Register.DATAB
DataIn[43] => DataOut.DATAA
DataIn[44] => BSC_Capture_Register.DATAB
DataIn[44] => DataOut.DATAA
DataIn[45] => BSC_Capture_Register.DATAB
DataIn[45] => DataOut.DATAA
DataIn[46] => BSC_Capture_Register.DATAB
DataIn[46] => DataOut.DATAA
DataIn[47] => BSC_Capture_Register.DATAB
DataIn[47] => DataOut.DATAA
DataIn[48] => BSC_Capture_Register.DATAB
DataIn[48] => DataOut.DATAA
DataIn[49] => BSC_Capture_Register.DATAB
DataIn[49] => DataOut.DATAA
DataIn[50] => BSC_Capture_Register.DATAB
DataIn[50] => DataOut.DATAA
DataIn[51] => BSC_Capture_Register.DATAB
DataIn[51] => DataOut.DATAA
DataIn[52] => BSC_Capture_Register.DATAB
DataIn[52] => DataOut.DATAA
DataIn[53] => BSC_Capture_Register.DATAB
DataIn[53] => DataOut.DATAA
DataIn[54] => BSC_Capture_Register.DATAB
DataIn[54] => DataOut.DATAA
DataIn[55] => BSC_Capture_Register.DATAB
DataIn[55] => DataOut.DATAA
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[32] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[33] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[34] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[35] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[36] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[37] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[38] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[39] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[40] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[41] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[42] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[43] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[44] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[45] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[46] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[47] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[48] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[49] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[50] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[51] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[52] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[53] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[54] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[55] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
ScanIn => BSC_Capture_Register.DATAB
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
ShiftDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
CaptureDR => BSC_Capture_Register.OUTPUTSELECT
UpdateDR => BSC_Update_Register[0].ENA
UpdateDR => BSC_Update_Register[1].ENA
UpdateDR => BSC_Update_Register[2].ENA
UpdateDR => BSC_Update_Register[3].ENA
UpdateDR => BSC_Update_Register[4].ENA
UpdateDR => BSC_Update_Register[5].ENA
UpdateDR => BSC_Update_Register[6].ENA
UpdateDR => BSC_Update_Register[7].ENA
UpdateDR => BSC_Update_Register[8].ENA
UpdateDR => BSC_Update_Register[9].ENA
UpdateDR => BSC_Update_Register[10].ENA
UpdateDR => BSC_Update_Register[11].ENA
UpdateDR => BSC_Update_Register[12].ENA
UpdateDR => BSC_Update_Register[13].ENA
UpdateDR => BSC_Update_Register[14].ENA
UpdateDR => BSC_Update_Register[15].ENA
UpdateDR => BSC_Update_Register[16].ENA
UpdateDR => BSC_Update_Register[17].ENA
UpdateDR => BSC_Update_Register[18].ENA
UpdateDR => BSC_Update_Register[19].ENA
UpdateDR => BSC_Update_Register[20].ENA
UpdateDR => BSC_Update_Register[21].ENA
UpdateDR => BSC_Update_Register[22].ENA
UpdateDR => BSC_Update_Register[23].ENA
UpdateDR => BSC_Update_Register[24].ENA
UpdateDR => BSC_Update_Register[25].ENA
UpdateDR => BSC_Update_Register[26].ENA
UpdateDR => BSC_Update_Register[27].ENA
UpdateDR => BSC_Update_Register[28].ENA
UpdateDR => BSC_Update_Register[29].ENA
UpdateDR => BSC_Update_Register[30].ENA
UpdateDR => BSC_Update_Register[31].ENA
UpdateDR => BSC_Update_Register[32].ENA
UpdateDR => BSC_Update_Register[33].ENA
UpdateDR => BSC_Update_Register[34].ENA
UpdateDR => BSC_Update_Register[35].ENA
UpdateDR => BSC_Update_Register[36].ENA
UpdateDR => BSC_Update_Register[37].ENA
UpdateDR => BSC_Update_Register[38].ENA
UpdateDR => BSC_Update_Register[39].ENA
UpdateDR => BSC_Update_Register[40].ENA
UpdateDR => BSC_Update_Register[41].ENA
UpdateDR => BSC_Update_Register[42].ENA
UpdateDR => BSC_Update_Register[43].ENA
UpdateDR => BSC_Update_Register[44].ENA
UpdateDR => BSC_Update_Register[45].ENA
UpdateDR => BSC_Update_Register[46].ENA
UpdateDR => BSC_Update_Register[47].ENA
UpdateDR => BSC_Update_Register[48].ENA
UpdateDR => BSC_Update_Register[49].ENA
UpdateDR => BSC_Update_Register[50].ENA
UpdateDR => BSC_Update_Register[51].ENA
UpdateDR => BSC_Update_Register[52].ENA
UpdateDR => BSC_Update_Register[53].ENA
UpdateDR => BSC_Update_Register[54].ENA
UpdateDR => BSC_Update_Register[55].ENA
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
Mode => DataOut.OUTPUTSELECT
TCK => BSC_Capture_Register[0].CLK
TCK => BSC_Capture_Register[1].CLK
TCK => BSC_Capture_Register[2].CLK
TCK => BSC_Capture_Register[3].CLK
TCK => BSC_Capture_Register[4].CLK
TCK => BSC_Capture_Register[5].CLK
TCK => BSC_Capture_Register[6].CLK
TCK => BSC_Capture_Register[7].CLK
TCK => BSC_Capture_Register[8].CLK
TCK => BSC_Capture_Register[9].CLK
TCK => BSC_Capture_Register[10].CLK
TCK => BSC_Capture_Register[11].CLK
TCK => BSC_Capture_Register[12].CLK
TCK => BSC_Capture_Register[13].CLK
TCK => BSC_Capture_Register[14].CLK
TCK => BSC_Capture_Register[15].CLK
TCK => BSC_Capture_Register[16].CLK
TCK => BSC_Capture_Register[17].CLK
TCK => BSC_Capture_Register[18].CLK
TCK => BSC_Capture_Register[19].CLK
TCK => BSC_Capture_Register[20].CLK
TCK => BSC_Capture_Register[21].CLK
TCK => BSC_Capture_Register[22].CLK
TCK => BSC_Capture_Register[23].CLK
TCK => BSC_Capture_Register[24].CLK
TCK => BSC_Capture_Register[25].CLK
TCK => BSC_Capture_Register[26].CLK
TCK => BSC_Capture_Register[27].CLK
TCK => BSC_Capture_Register[28].CLK
TCK => BSC_Capture_Register[29].CLK
TCK => BSC_Capture_Register[30].CLK
TCK => BSC_Capture_Register[31].CLK
TCK => BSC_Capture_Register[32].CLK
TCK => BSC_Capture_Register[33].CLK
TCK => BSC_Capture_Register[34].CLK
TCK => BSC_Capture_Register[35].CLK
TCK => BSC_Capture_Register[36].CLK
TCK => BSC_Capture_Register[37].CLK
TCK => BSC_Capture_Register[38].CLK
TCK => BSC_Capture_Register[39].CLK
TCK => BSC_Capture_Register[40].CLK
TCK => BSC_Capture_Register[41].CLK
TCK => BSC_Capture_Register[42].CLK
TCK => BSC_Capture_Register[43].CLK
TCK => BSC_Capture_Register[44].CLK
TCK => BSC_Capture_Register[45].CLK
TCK => BSC_Capture_Register[46].CLK
TCK => BSC_Capture_Register[47].CLK
TCK => BSC_Capture_Register[48].CLK
TCK => BSC_Capture_Register[49].CLK
TCK => BSC_Capture_Register[50].CLK
TCK => BSC_Capture_Register[51].CLK
TCK => BSC_Capture_Register[52].CLK
TCK => BSC_Capture_Register[53].CLK
TCK => BSC_Capture_Register[54].CLK
TCK => BSC_Capture_Register[55].CLK
TCK => BSC_Update_Register[0].CLK
TCK => BSC_Update_Register[1].CLK
TCK => BSC_Update_Register[2].CLK
TCK => BSC_Update_Register[3].CLK
TCK => BSC_Update_Register[4].CLK
TCK => BSC_Update_Register[5].CLK
TCK => BSC_Update_Register[6].CLK
TCK => BSC_Update_Register[7].CLK
TCK => BSC_Update_Register[8].CLK
TCK => BSC_Update_Register[9].CLK
TCK => BSC_Update_Register[10].CLK
TCK => BSC_Update_Register[11].CLK
TCK => BSC_Update_Register[12].CLK
TCK => BSC_Update_Register[13].CLK
TCK => BSC_Update_Register[14].CLK
TCK => BSC_Update_Register[15].CLK
TCK => BSC_Update_Register[16].CLK
TCK => BSC_Update_Register[17].CLK
TCK => BSC_Update_Register[18].CLK
TCK => BSC_Update_Register[19].CLK
TCK => BSC_Update_Register[20].CLK
TCK => BSC_Update_Register[21].CLK
TCK => BSC_Update_Register[22].CLK
TCK => BSC_Update_Register[23].CLK
TCK => BSC_Update_Register[24].CLK
TCK => BSC_Update_Register[25].CLK
TCK => BSC_Update_Register[26].CLK
TCK => BSC_Update_Register[27].CLK
TCK => BSC_Update_Register[28].CLK
TCK => BSC_Update_Register[29].CLK
TCK => BSC_Update_Register[30].CLK
TCK => BSC_Update_Register[31].CLK
TCK => BSC_Update_Register[32].CLK
TCK => BSC_Update_Register[33].CLK
TCK => BSC_Update_Register[34].CLK
TCK => BSC_Update_Register[35].CLK
TCK => BSC_Update_Register[36].CLK
TCK => BSC_Update_Register[37].CLK
TCK => BSC_Update_Register[38].CLK
TCK => BSC_Update_Register[39].CLK
TCK => BSC_Update_Register[40].CLK
TCK => BSC_Update_Register[41].CLK
TCK => BSC_Update_Register[42].CLK
TCK => BSC_Update_Register[43].CLK
TCK => BSC_Update_Register[44].CLK
TCK => BSC_Update_Register[45].CLK
TCK => BSC_Update_Register[46].CLK
TCK => BSC_Update_Register[47].CLK
TCK => BSC_Update_Register[48].CLK
TCK => BSC_Update_Register[49].CLK
TCK => BSC_Update_Register[50].CLK
TCK => BSC_Update_Register[51].CLK
TCK => BSC_Update_Register[52].CLK
TCK => BSC_Update_Register[53].CLK
TCK => BSC_Update_Register[54].CLK
TCK => BSC_Update_Register[55].CLK
ScanOut <= BSC_Capture_Register[0].DB_MAX_OUTPUT_PORT_TYPE


