
map -a "ECP5U" -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial   "OneBitSDR_impl1.ngd" -o "OneBitSDR_impl1_map.ncd" -pr "OneBitSDR_impl1.prf" -mp "OneBitSDR_impl1.mrp" -lpf "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/OneBitSDR_impl1.lpf" -lpf "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/OneBitSDR.lpf"             
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: OneBitSDR_impl1.ngd
   Picdevice="LFE5U-85F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-85FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.

Running general design DRC...

Removing unused logic...

Optimizing...

3181 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:   2719 out of 84255 (3%)
      PFU registers:         2719 out of 83640 (3%)
      PIO registers:            0 out of   615 (0%)
   Number of SLICEs:      2894 out of 41820 (7%)
      SLICEs as Logic/ROM:   2894 out of 41820 (7%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:       1574 out of 41820 (4%)
   Number of LUT4s:        4125 out of 83640 (5%)
      Number used as logic LUTs:        977
      Number used as distributed RAM:     0
      Number used as ripple logic:      3148
      Number used as shift registers:     0
   Number of PIO sites used: 22 out of 205 (11%)
      Number of PIO sites used for single ended IOs: 20
      Number of PIO sites used for differential IOs: 2 (represented by 1 PIO comps in NCD)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          2
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  4 out of 312 (1 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  4
     Net uart_rx_inst/UartClk[2]: 28 loads, 28 rising, 0 falling (Driver: uart_rx_inst/UartClk_503_541__i2 )
     Net clk_80mhz: 1589 loads, 1589 rising, 0 falling (Driver: PLL_inst/PLLInst_0 )
     Net cic_sine_clk: 55 loads, 55 rising, 0 falling (Driver: cic_sine_inst/data_clk_67 )
     Net clk_25mhz_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk_25mhz )
   Number of Clock Enables:  62
     Net uart_rx_inst/UartClk_2_enable_36: 9 loads, 9 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_27: 4 loads, 4 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_8: 2 loads, 2 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_9: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_10: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_11: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_12: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_13: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_14: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_15: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_29: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_33: 1 loads, 1 LSLICEs
     Net clk_80mhz_enable_1447: 2 loads, 2 LSLICEs
     Net clk_80mhz_enable_1497: 25 loads, 25 LSLICEs
     Net clk_80mhz_enable_1445: 1 loads, 1 LSLICEs
     Net clk_80mhz_enable_1444: 1 loads, 1 LSLICEs
     Net clk_80mhz_enable_1507: 5 loads, 5 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_1508: 30 loads, 30 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_99: 12 loads, 12 LSLICEs
     Net cic_sine_inst/valid_comb: 11 loads, 11 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_38: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_186: 26 loads, 26 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_149: 25 loads, 25 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_744: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_236: 26 loads, 26 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_286: 26 loads, 26 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_336: 25 loads, 25 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_386: 26 loads, 26 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_436: 25 loads, 25 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_486: 26 loads, 26 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_536: 26 loads, 26 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_586: 25 loads, 25 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_636: 26 loads, 26 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_686: 26 loads, 26 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_736: 25 loads, 25 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_737: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_738: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_739: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_740: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_741: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_742: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_743: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_745: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_746: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_747: 1 loads, 1 LSLICEs
     Net pwm_inst/clk_80mhz_enable_1443: 6 loads, 6 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_794: 48 loads, 48 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_834: 50 loads, 50 LSLICEs
     Net cic_cosine_inst/valid_comb: 16 loads, 16 LSLICEs
     Net cic_cosine_inst/count_11__N_1450: 24 loads, 24 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_884: 41 loads, 41 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_934: 26 loads, 26 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_984: 49 loads, 49 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_1034: 37 loads, 37 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_1084: 29 loads, 29 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_1134: 50 loads, 50 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_1184: 33 loads, 33 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_1234: 32 loads, 32 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_1284: 50 loads, 50 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_1334: 29 loads, 29 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_1384: 36 loads, 36 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_1434: 50 loads, 50 LSLICEs
   Number of LSRs:  10
     Net uart_rx_inst/n11936: 9 loads, 9 LSLICEs
     Net uart_rx_inst/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net uart_rx_inst/r_Rx_DV: 1 loads, 1 LSLICEs
     Net uart_rx_inst/n16234: 1 loads, 1 LSLICEs
     Net cic_sine_inst/clk_80mhz_enable_99: 2 loads, 2 LSLICEs
     Net cic_sine_inst/n11935: 5 loads, 5 LSLICEs
     Net cic_sine_inst/decimation_clk_N_1823: 1 loads, 1 LSLICEs
     Net cic_cosine_inst/clk_80mhz_enable_794: 1 loads, 1 LSLICEs
     Net cic_cosine_inst/n11961: 5 loads, 5 LSLICEs
     Net cic_cosine_inst/count_11__N_1450: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net mix_cosinewave_11: 97 loads
     Net mix_sinewave_11: 97 loads
     Net SinCos_inst/rom_addr0_r_10: 86 loads
     Net SinCos_inst/rom_addr0_r_8: 86 loads
     Net SinCos_inst/rom_addr0_r_9: 86 loads
     Net SinCos_inst/rom_addr0_r_7: 83 loads
     Net n17134: 76 loads
     Net n17278: 65 loads
     Net cic_cosine_inst/clk_80mhz_enable_794: 63 loads
     Net n17132: 63 loads
 

   Number of warnings:  0
   Number of errors:    0


. MULT18X18D  AMDemodulator_inst/mult_result_q_res2_mult_2:

Multiplier
	Operation A		Signed
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Signed
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  AMDemodulator_inst/mult_result_i_e3:

Multiplier
	Operation A		Signed
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK3	CE3	RST3
		Pipeline	    	   	    

	Operation B		Signed
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK3	CE3	RST3
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK3	CE3	RST3	A Data In
		B		CLK3	CE3	RST3	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK3	CE3	RST3
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 3 secs  
Total REAL Time: 4 secs  
Peak Memory Usage: 486 MB

Dumping design to file OneBitSDR_impl1_map.ncd.

ncd2vdb "OneBitSDR_impl1_map.ncd" ".vdbs/OneBitSDR_impl1_map.vdb"

Loading device for application ncd2vdb from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.

mpartrce -p "OneBitSDR_impl1.p2t" -f "OneBitSDR_impl1.p3t" -tf "OneBitSDR_impl1.pt" "OneBitSDR_impl1_map.ncd" "OneBitSDR_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "OneBitSDR_impl1_map.ncd"
Wed Aug  7 15:51:35 2024

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 OneBitSDR_impl1_map.ncd OneBitSDR_impl1.dir/5_1.ncd OneBitSDR_impl1.prf
Preference file: OneBitSDR_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file OneBitSDR_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      22/365           6% used
                     22/205          10% bonded

   SLICE           2894/41820         6% used

   PLL                1/4            25% used
   MULT18             2/156           1% used


Number of Signals: 7869
Number of Connections: 16855

Pin Constraint Summary:
   21 out of 21 pins locked (100% locked).


The following 10 signals are selected to use the primary clock routing resources:
    clk_80mhz (driver: PLL_inst/PLLInst_0, clk/ce/sr load #: 1589/0/0)
    cic_sine_clk (driver: cic_sine_inst/SLICE_1641, clk/ce/sr load #: 55/0/0)
    uart_rx_inst/UartClk[2] (driver: uart_rx_inst/SLICE_2469, clk/ce/sr load #: 28/0/0)
    cic_cosine_inst/clk_80mhz_enable_834 (driver: cic_cosine_inst/SLICE_1621, clk/ce/sr load #: 0/50/0)
    cic_cosine_inst/clk_80mhz_enable_1134 (driver: cic_cosine_inst/SLICE_1624, clk/ce/sr load #: 0/50/0)
    cic_cosine_inst/clk_80mhz_enable_1284 (driver: cic_cosine_inst/SLICE_1625, clk/ce/sr load #: 0/50/0)
    cic_cosine_inst/clk_80mhz_enable_1434 (driver: cic_cosine_inst/SLICE_1627, clk/ce/sr load #: 0/50/0)
    cic_cosine_inst/clk_80mhz_enable_794 (driver: cic_cosine_inst/SLICE_1621, clk/ce/sr load #: 0/48/1)
    cic_cosine_inst/clk_80mhz_enable_984 (driver: cic_cosine_inst/SLICE_1622, clk/ce/sr load #: 0/49/0)
    cic_cosine_inst/clk_80mhz_enable_884 (driver: cic_cosine_inst/SLICE_1621, clk/ce/sr load #: 0/41/0)


No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..............
Finished Placer Phase 0.  REAL time: 35 secs 


Starting Placer Phase 1.
.....................
Placer score = 1774051.
Finished Placer Phase 1.  REAL time: 51 secs 

Starting Placer Phase 2.
.
Placer score =  1503793
Finished Placer Phase 2.  REAL time: 53 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 1 out of 4 (25%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1048
  PRIMARY "cic_sine_clk" from Q0 on comp "cic_sine_inst/SLICE_1641" on site "R59C67A", CLK/CE/SR load = 46
  PRIMARY "cic_cosine_inst/clk_80mhz_enable_834" from Q0 on comp "cic_cosine_inst/SLICE_1621" on site "R16C42B", CLK/CE/SR load = 50
  PRIMARY "cic_cosine_inst/clk_80mhz_enable_1134" from Q0 on comp "cic_cosine_inst/SLICE_1624" on site "R25C62A", CLK/CE/SR load = 50
  PRIMARY "cic_cosine_inst/clk_80mhz_enable_1284" from Q1 on comp "cic_cosine_inst/SLICE_1625" on site "R14C56A", CLK/CE/SR load = 50
  PRIMARY "cic_cosine_inst/clk_80mhz_enable_1434" from Q0 on comp "cic_cosine_inst/SLICE_1627" on site "R90C38D", CLK/CE/SR load = 50
  PRIMARY "cic_cosine_inst/clk_80mhz_enable_794" from F0 on comp "cic_cosine_inst/SLICE_1621" on site "R16C42B", CLK/CE/SR load = 49
  PRIMARY "cic_cosine_inst/clk_80mhz_enable_984" from Q1 on comp "cic_cosine_inst/SLICE_1622" on site "R24C52B", CLK/CE/SR load = 49
  PRIMARY "cic_cosine_inst/clk_80mhz_enable_884" from Q1 on comp "cic_cosine_inst/SLICE_1621" on site "R16C42B", CLK/CE/SR load = 41

  PRIMARY  : 9 out of 16 (56%)

Quadrant TR Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 43

  PRIMARY  : 1 out of 16 (6%)

Quadrant BL Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 380
  PRIMARY "cic_sine_clk" from Q0 on comp "cic_sine_inst/SLICE_1641" on site "R59C67A", CLK/CE/SR load = 9
  PRIMARY "uart_rx_inst/UartClk[2]" from Q0 on comp "uart_rx_inst/SLICE_2469" on site "R59C68A", CLK/CE/SR load = 14

  PRIMARY  : 3 out of 16 (18%)

Quadrant BR Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 118
  PRIMARY "uart_rx_inst/UartClk[2]" from Q0 on comp "uart_rx_inst/SLICE_2469" on site "R59C68A", CLK/CE/SR load = 14

  PRIMARY  : 2 out of 16 (12%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   22 out of 365 (6.0%) PIO sites used.
   22 out of 205 (10.7%) bonded PIO sites used.
   Number of PIO comps: 21; differential: 1.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 8 / 27 ( 29%) | 3.3V       | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 2 / 34 (  5%) | 1.2V       | -          | -          |
| 3        | 1 / 33 (  3%) | 2.5V       | -          | -          |
| 6        | 2 / 33 (  6%) | 3.3V       | -          | -          |
| 7        | 9 / 32 ( 28%) | 3.3V       | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
# of MULT9                                                                                         
# of MULT18                                                                                        
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice #:          27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
# of MULT9                                                                                         
# of MULT18                                          1  1                                          
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice #:          53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
# of MULT9                                                                                         
# of MULT18                                                                                        
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice 37         Component_Type       Physical_Type                      Instance_Name                    
 MULT18_R34C50         MULT18X18D             MULT18              AMDemodulator_inst/mult_result_i_e3         

DSP Slice 38         Component_Type       Physical_Type                      Instance_Name                    
 MULT18_R34C53         MULT18X18D             MULT18          AMDemodulator_inst/mult_result_q_res2_mult_2    

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 53 secs 

Dumping design to file OneBitSDR_impl1.dir/5_1.ncd.

0 connections routed; 16855 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 1 mins 22 secs 

Start NBR router at Wed Aug 07 15:52:58 CEST 2024

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Wed Aug 07 15:52:59 CEST 2024

Start NBR section for initial routing at Wed Aug 07 15:53:00 CEST 2024
Level 1, iteration 1
255(0.01%) conflicts; 11065(65.65%) untouched conns; 51604 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.917ns/-51.604ns; real time: 1 mins 31 secs 
Level 2, iteration 1
9(0.00%) conflicts; 11194(66.41%) untouched conns; 2509044 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.917ns/-2509.045ns; real time: 1 mins 31 secs 
Level 3, iteration 1
270(0.01%) conflicts; 8174(48.50%) untouched conns; 44870 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.965ns/-44.871ns; real time: 1 mins 34 secs 
Level 4, iteration 1
965(0.02%) conflicts; 0(0.00%) untouched conn; 1683334 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1683.334ns; real time: 1 mins 37 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Wed Aug 07 15:53:12 CEST 2024
Level 1, iteration 1
25(0.00%) conflicts; 1166(6.92%) untouched conns; 1597744 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1597.744ns; real time: 1 mins 38 secs 
Level 4, iteration 1
639(0.02%) conflicts; 0(0.00%) untouched conn; 1656610 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1656.610ns; real time: 1 mins 39 secs 
Level 4, iteration 2
361(0.01%) conflicts; 0(0.00%) untouched conn; 1489534 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1489.534ns; real time: 1 mins 41 secs 
Level 4, iteration 3
184(0.00%) conflicts; 0(0.00%) untouched conn; 1494802 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1494.803ns; real time: 1 mins 42 secs 
Level 4, iteration 4
97(0.00%) conflicts; 0(0.00%) untouched conn; 1494802 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1494.803ns; real time: 1 mins 42 secs 
Level 4, iteration 5
43(0.00%) conflicts; 0(0.00%) untouched conn; 1474670 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1474.671ns; real time: 1 mins 43 secs 
Level 4, iteration 6
23(0.00%) conflicts; 0(0.00%) untouched conn; 1474670 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1474.671ns; real time: 1 mins 43 secs 
Level 4, iteration 7
4(0.00%) conflicts; 0(0.00%) untouched conn; 1475595 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1475.596ns; real time: 1 mins 44 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 1475595 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1475.596ns; real time: 1 mins 44 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 1475595 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1475.596ns; real time: 1 mins 45 secs 

Start NBR section for performance tuning (iteration 1) at Wed Aug 07 15:53:20 CEST 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1475595 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-1475.596ns; real time: 1 mins 45 secs 

Start NBR section for re-routing at Wed Aug 07 15:53:20 CEST 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 408948 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.992ns/-408.948ns; real time: 1 mins 46 secs 

Start NBR section for post-routing at Wed Aug 07 15:53:21 CEST 2024

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 514 (3.05%)
  Estimated worst slack<setup> : -4.992ns
  Timing score<setup> : 4554832
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 53 secs 
Total REAL time: 1 mins 53 secs 
Completely routed.
End of route.  16855 routed (100.00%); 0 unrouted.

Hold time timing score: 21, hold timing errors: 48

Timing score: 4554832 

Dumping design to file OneBitSDR_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -4.992
PAR_SUMMARY::Timing score<setup/<ns>> = 4554.832
PAR_SUMMARY::Worst  slack<hold /<ns>> = -0.932
PAR_SUMMARY::Timing score<hold /<ns>> = 21.287
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 56 secs 
Total REAL time to completion: 1 mins 56 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "OneBitSDR_impl1.pt" -o "OneBitSDR_impl1.twr" "OneBitSDR_impl1.ncd" "OneBitSDR_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file OneBitSDR_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Wed Aug  7 15:53:35 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_impl1.twr -gui OneBitSDR_impl1.ncd OneBitSDR_impl1.prf 
Design file:     OneBitSDR_impl1.ncd
Preference file: OneBitSDR_impl1.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4118  Score: 4554832
Cumulative negative slack: 4554832

Constraints cover 2231290939 paths, 4 nets, and 16834 connections (99.88% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Wed Aug  7 15:53:37 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_impl1.twr -gui OneBitSDR_impl1.ncd OneBitSDR_impl1.prf 
Design file:     OneBitSDR_impl1.ncd
Preference file: OneBitSDR_impl1.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 48  Score: 21287
Cumulative negative slack: 21287

Constraints cover 2231290939 paths, 4 nets, and 16834 connections (99.88% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4118 (setup), 48 (hold)
Score: 4554832 (setup), 21287 (hold)
Cumulative negative slack: 4576119 (4554832+21287)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 5 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 520 MB


tmcheck -par "OneBitSDR_impl1.par" 

bitgen -w "OneBitSDR_impl1.ncd" -f "OneBitSDR_impl1.t2b" -e -s "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/OneBitSDR.sec" -k "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/OneBitSDR.bek" "OneBitSDR_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file OneBitSDR_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from OneBitSDR_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                             62  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                             ON  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "OneBitSDR_impl1.bit".
Total CPU Time: 18 secs 
Total REAL Time: 19 secs 
Peak Memory Usage: 820 MB
