WARNING: [vitis-run 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.hpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_tb.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=scheduler_hls' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_tb.cpp in debug mode
   Compiling ../../../../../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp in debug mode
   Generating csim.exe
Cycle    Start  Reset  Busy     | State            AXIS_v     AXIS_r     AXIS_last  CmpStart   CmpReady   CmpDone    CmpOp
0        0      0      -        | S_IDLE           -          -          -          -          1          -          -
1        0      0      -        | S_IDLE           -          -          -          -          1          -          -
2        1      1      -        | S_STREAM_IN      -          -          -          -          1          -          -
3        1      1      1        | S_STREAM_IN      -          1          -          -          1          -          -
4        0      1      1        | S_STREAM_IN      1          1          -          -          1          -          -
5        0      1      1        | S_STREAM_IN      1          1          -          -          1          -          -
6        0      1      1        | S_LAYER_COUNT    1          1          1          -          1          -          -
7        0      1      1        | S_ATT_HEADS      -          -          -          -          1          -          -
8        0      1      1        | S_ATT_HEADS      -          -          -          1          1          -          ATT_SCORES
9        0      1      1        | S_ATT_HEADS      -          -          -          -          -          -          -
10       0      1      1        | S_ATT_HEADS      -          -          -          -          -          -          -
11       0      1      1        | S_HEAD_CONCAT    -          -          -          -          -          1          -
12       0      1      1        | S_HEAD_CONCAT    -          -          -          1          1          -          CONCAT
13       0      1      1        | S_HEAD_CONCAT    -          -          -          -          -          -          -
14       0      1      1        | S_HEAD_CONCAT    -          -          -          -          -          -          -
15       0      1      1        | S_OUT_PROJ       -          -          -          -          -          1          -
16       0      1      1        | S_OUT_PROJ       -          -          -          1          1          -          OUT_PROJ
17       0      1      1        | S_OUT_PROJ       -          -          -          -          -          -          -
18       0      1      1        | S_OUT_PROJ       -          -          -          -          -          -          -
19       0      1      1        | S_RES_ADD_1      -          -          -          -          -          1          -
20       0      1      1        | S_RES_ADD_1      -          -          -          1          1          -          RESID0
21       0      1      1        | S_RES_ADD_1      -          -          -          -          -          -          -
22       0      1      1        | S_RES_ADD_1      -          -          -          -          -          -          -
23       0      1      1        | S_LN_1           -          -          -          -          -          1          -
24       0      1      1        | S_LN_1           -          -          -          1          1          -          LN0
25       0      1      1        | S_LN_1           -          -          -          -          -          -          -
26       0      1      1        | S_LN_1           -          -          -          -          -          -          -
27       0      1      1        | S_FFN            -          -          -          -          -          1          -
28       0      1      1        | S_FFN            -          -          -          1          1          -          FFN_W1
29       0      1      1        | S_FFN            -          -          -          -          -          -          -
30       0      1      1        | S_FFN            -          -          -          -          -          -          -
31       0      1      1        | S_FFN            -          -          -          -          -          1          -
32       0      1      1        | S_FFN            -          -          -          1          1          -          FFN_ACT
33       0      1      1        | S_FFN            -          -          -          -          -          -          -
34       0      1      1        | S_FFN            -          -          -          -          -          -          -
35       0      1      1        | S_FFN            -          -          -          -          -          1          -
36       0      1      1        | S_FFN            -          -          -          1          1          -          FFN_W2
37       0      1      1        | S_FFN            -          -          -          -          -          -          -
38       0      1      1        | S_FFN            -          -          -          -          -          -          -
39       0      1      1        | S_RES_ADD_2      -          -          -          -          -          1          -
40       0      1      1        | S_RES_ADD_2      -          -          -          1          1          -          RESID1
41       0      1      1        | S_RES_ADD_2      -          -          -          -          -          -          -
42       0      1      1        | S_RES_ADD_2      -          -          -          -          -          -          -
43       0      1      1        | S_LN_2           -          -          -          -          -          1          -
44       0      1      1        | S_LN_2           -          -          -          1          1          -          LN1
45       0      1      1        | S_LN_2           -          -          -          -          -          -          -
46       0      1      1        | S_LN_2           -          -          -          -          -          -          -
47       0      1      1        | S_LOOP_CHECK     -          -          -          -          -          1          -
48       0      1      1        | S_LAYER_COUNT    -          -          -          -          1          -          -
49       0      1      1        | S_ATT_HEADS      -          -          -          -          1          -          -
50       0      1      1        | S_ATT_HEADS      -          -          -          1          1          -          ATT_SCORES
51       0      1      1        | S_ATT_HEADS      -          -          -          -          -          -          -
52       0      1      1        | S_ATT_HEADS      -          -          -          -          -          -          -
53       0      1      1        | S_HEAD_CONCAT    -          -          -          -          -          1          -
54       0      1      1        | S_HEAD_CONCAT    -          -          -          1          1          -          CONCAT
55       0      1      1        | S_HEAD_CONCAT    -          -          -          -          -          -          -
56       0      1      1        | S_HEAD_CONCAT    -          -          -          -          -          -          -
57       0      1      1        | S_OUT_PROJ       -          -          -          -          -          1          -
58       0      1      1        | S_OUT_PROJ       -          -          -          1          1          -          OUT_PROJ
59       0      1      1        | S_OUT_PROJ       -          -          -          -          -          -          -
60       0      1      1        | S_OUT_PROJ       -          -          -          -          -          -          -
61       0      1      1        | S_RES_ADD_1      -          -          -          -          -          1          -
62       0      1      1        | S_RES_ADD_1      -          -          -          1          1          -          RESID0
63       0      1      1        | S_RES_ADD_1      -          -          -          -          -          -          -
64       0      1      1        | S_RES_ADD_1      -          -          -          -          -          -          -
65       0      1      1        | S_LN_1           -          -          -          -          -          1          -
66       0      1      1        | S_LN_1           -          -          -          1          1          -          LN0
67       0      1      1        | S_LN_1           -          -          -          -          -          -          -
68       0      1      1        | S_LN_1           -          -          -          -          -          -          -
69       0      1      1        | S_FFN            -          -          -          -          -          1          -
70       0      1      1        | S_FFN            -          -          -          1          1          -          FFN_W1
71       0      1      1        | S_FFN            -          -          -          -          -          -          -
72       0      1      1        | S_FFN            -          -          -          -          -          -          -
73       0      1      1        | S_FFN            -          -          -          -          -          1          -
74       0      1      1        | S_FFN            -          -          -          1          1          -          FFN_ACT
75       0      1      1        | S_FFN            -          -          -          -          -          -          -
76       0      1      1        | S_FFN            -          -          -          -          -          -          -
77       0      1      1        | S_FFN            -          -          -          -          -          1          -
78       0      1      1        | S_FFN            -          -          -          1          1          -          FFN_W2
79       0      1      1        | S_FFN            -          -          -          -          -          -          -
80       0      1      1        | S_FFN            -          -          -          -          -          -          -
81       0      1      1        | S_RES_ADD_2      -          -          -          -          -          1          -
82       0      1      1        | S_RES_ADD_2      -          -          -          1          1          -          RESID1
83       0      1      1        | S_RES_ADD_2      -          -          -          -          -          -          -
84       0      1      1        | S_RES_ADD_2      -          -          -          -          -          -          -
85       0      1      1        | S_LN_2           -          -          -          -          -          1          -
86       0      1      1        | S_LN_2           -          -          -          1          1          -          LN1
87       0      1      1        | S_LN_2           -          -          -          -          -          -          -
88       0      1      1        | S_LN_2           -          -          -          -          -          -          -
89       0      1      1        | S_LOOP_CHECK     -          -          -          -          -          1          -
90       0      1      1        | S_STREAM_OUT     -          -          -          -          1          -          -
91       0      1      1        | S_STREAM_OUT     -          -          -          -          1          -          -
92       0      1      1        | S_IDLE           -          -          -          -          1          -          -
93       0      1      -        | S_IDLE           -          -          -          -          1          -          -
94       0      1      -        | S_IDLE           -          -          -          -          1          -          -
95       0      1      -        | S_IDLE           -          -          -          -          1          -          -
PASS: DONE observed and FSM returned to IDLE after 4 post-done cycles. Layer=1
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 2.59 seconds. Total CPU system time: 0.77 seconds. Total elapsed time: 3.31 seconds; peak allocated memory: 445.133 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 7s
