static int clk_pllv3_sys_set_rate(struct clk_hw *hw, unsigned int rate,
		unsigned int parent_rate)
{
	struct clk_pllv3 *pll = to_clk_pllv3(hw);
	unsigned int min_rate = parent_rate * 54 / 2;
	int max_rate, parent_rate;
	unsigned int val, div;
	if (rate < min_rate || rate > max_rate)
		return -EINVAL;
	div = rate * 2 / parent_rate;
	val = readl_relaxed(pll->base);
	val &= ~pll->div_mask;
	val |= div;
	writel_relaxed(val, pll->base);
	return clk_pllv3_wait_lock(pll);
}
