Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  6 17:27:52 2022
| Host         : LAPTOP-CM6UK3C8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: game_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 231 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.269        0.000                      0                 1163        0.167        0.000                      0                 1163        3.000        0.000                       0                   220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.269        0.000                      0                 1163        0.167        0.000                      0                 1163        4.196        0.000                       0                   216  
  clkfbout_clk_wiz_0                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK/inst/clk_in1
  To Clock:  CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 VGAINST/curr_y_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 4.669ns (55.775%)  route 3.702ns (44.225%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 10.929 - 9.392 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.809     1.809    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.714     1.716    VGAINST/CLK
    SLICE_X79Y64         FDRE                                         r  VGAINST/curr_y_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y64         FDRE (Prop_fdre_C_Q)         0.456     2.172 f  VGAINST/curr_y_r_reg[7]/Q
                         net (fo=15, routed)          0.769     2.941    VGAINST/curr_y_r_reg[10]_0[7]
    SLICE_X79Y62         LUT5 (Prop_lut5_I3_O)        0.124     3.065 f  VGAINST/addrGameOver_i_9/O
                         net (fo=3, routed)           0.325     3.390    VGAINST/addrGameOver_i_9_n_0
    SLICE_X81Y62         LUT3 (Prop_lut3_I2_O)        0.124     3.514 r  VGAINST/addrGameOver_i_1/O
                         net (fo=6, routed)           0.572     4.087    DRAWCONINST/addrGameOver_0[10]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[13]_P[14])
                                                      3.841     7.928 r  DRAWCONINST/addrGameOver/P[14]
                         net (fo=15, routed)          1.695     9.622    DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X63Y67         LUT4 (Prop_lut4_I1_O)        0.124     9.746 r  DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__5/O
                         net (fo=1, routed)           0.341    10.088    DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.683    11.075    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.534    10.929    DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    11.008    
                         clock uncertainty           -0.208    10.800    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.357    DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 VGAINST/curr_y_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 4.669ns (55.895%)  route 3.684ns (44.105%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 10.935 - 9.392 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.809     1.809    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.714     1.716    VGAINST/CLK
    SLICE_X79Y64         FDRE                                         r  VGAINST/curr_y_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y64         FDRE (Prop_fdre_C_Q)         0.456     2.172 f  VGAINST/curr_y_r_reg[7]/Q
                         net (fo=15, routed)          0.769     2.941    VGAINST/curr_y_r_reg[10]_0[7]
    SLICE_X79Y62         LUT5 (Prop_lut5_I3_O)        0.124     3.065 f  VGAINST/addrGameOver_i_9/O
                         net (fo=3, routed)           0.325     3.390    VGAINST/addrGameOver_i_9_n_0
    SLICE_X81Y62         LUT3 (Prop_lut3_I2_O)        0.124     3.514 r  VGAINST/addrGameOver_i_1/O
                         net (fo=6, routed)           0.572     4.087    DRAWCONINST/addrGameOver_0[10]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[13]_P[14])
                                                      3.841     7.928 f  DRAWCONINST/addrGameOver/P[14]
                         net (fo=15, routed)          1.662     9.590    DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[14]
    SLICE_X62Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.714 r  DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.356    10.069    DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[3]
    RAMB36_X1Y12         RAMB36E1                                     r  DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.683    11.075    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.540    10.935    DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    11.014    
                         clock uncertainty           -0.208    10.806    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.363    DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 VGAINST/curr_y_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 5.292ns (63.789%)  route 3.004ns (36.211%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.015 - 9.392 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.809     1.809    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.713     1.715    VGAINST/CLK
    SLICE_X77Y60         FDRE                                         r  VGAINST/curr_y_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  VGAINST/curr_y_r_reg[0]/Q
                         net (fo=13, routed)          0.684     2.856    VGAINST/curr_y_r_reg[10]_0[0]
    SLICE_X78Y63         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  VGAINST/inPaddle2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.980    DRAWCONINST/addrPlayer_4[0]
    SLICE_X78Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.493 r  DRAWCONINST/inPaddle2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.493    DRAWCONINST/inPaddle2_carry_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  DRAWCONINST/inPaddle2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.610    DRAWCONINST/inPaddle2_carry__0_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 f  DRAWCONINST/inPaddle2_carry__1/CO[3]
                         net (fo=2, routed)           0.662     4.389    VGAINST/addrPlayer[0]
    SLICE_X79Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.513 r  VGAINST/addrPlayer_i_1/O
                         net (fo=1, routed)           0.519     5.032    DRAWCONINST/A[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      3.841     8.873 r  DRAWCONINST/addrPlayer/P[4]
                         net (fo=2, routed)           1.139    10.012    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.683    11.075    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.620    11.015    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.079    11.094    
                         clock uncertainty           -0.208    10.886    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.320    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 VGAINST/curr_y_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.292ns  (logic 5.292ns (63.818%)  route 3.000ns (36.182%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.015 - 9.392 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.809     1.809    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.713     1.715    VGAINST/CLK
    SLICE_X77Y60         FDRE                                         r  VGAINST/curr_y_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  VGAINST/curr_y_r_reg[0]/Q
                         net (fo=13, routed)          0.684     2.856    VGAINST/curr_y_r_reg[10]_0[0]
    SLICE_X78Y63         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  VGAINST/inPaddle2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.980    DRAWCONINST/addrPlayer_4[0]
    SLICE_X78Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.493 r  DRAWCONINST/inPaddle2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.493    DRAWCONINST/inPaddle2_carry_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  DRAWCONINST/inPaddle2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.610    DRAWCONINST/inPaddle2_carry__0_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 f  DRAWCONINST/inPaddle2_carry__1/CO[3]
                         net (fo=2, routed)           0.662     4.389    VGAINST/addrPlayer[0]
    SLICE_X79Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.513 r  VGAINST/addrPlayer_i_1/O
                         net (fo=1, routed)           0.519     5.032    DRAWCONINST/A[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841     8.873 r  DRAWCONINST/addrPlayer/P[2]
                         net (fo=2, routed)           1.135    10.008    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.683    11.075    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.620    11.015    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.079    11.094    
                         clock uncertainty           -0.208    10.886    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.320    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 VGAINST/curr_y_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 5.292ns (63.865%)  route 2.994ns (36.135%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.015 - 9.392 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.809     1.809    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.713     1.715    VGAINST/CLK
    SLICE_X77Y60         FDRE                                         r  VGAINST/curr_y_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  VGAINST/curr_y_r_reg[0]/Q
                         net (fo=13, routed)          0.684     2.856    VGAINST/curr_y_r_reg[10]_0[0]
    SLICE_X78Y63         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  VGAINST/inPaddle2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.980    DRAWCONINST/addrPlayer_4[0]
    SLICE_X78Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.493 r  DRAWCONINST/inPaddle2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.493    DRAWCONINST/inPaddle2_carry_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  DRAWCONINST/inPaddle2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.610    DRAWCONINST/inPaddle2_carry__0_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 f  DRAWCONINST/inPaddle2_carry__1/CO[3]
                         net (fo=2, routed)           0.662     4.389    VGAINST/addrPlayer[0]
    SLICE_X79Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.513 r  VGAINST/addrPlayer_i_1/O
                         net (fo=1, routed)           0.519     5.032    DRAWCONINST/A[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841     8.873 r  DRAWCONINST/addrPlayer/P[3]
                         net (fo=2, routed)           1.129    10.002    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.683    11.075    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.620    11.015    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.079    11.094    
                         clock uncertainty           -0.208    10.886    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.320    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 VGAINST/curr_y_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 5.292ns (63.884%)  route 2.992ns (36.116%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.015 - 9.392 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.809     1.809    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.713     1.715    VGAINST/CLK
    SLICE_X77Y60         FDRE                                         r  VGAINST/curr_y_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  VGAINST/curr_y_r_reg[0]/Q
                         net (fo=13, routed)          0.684     2.856    VGAINST/curr_y_r_reg[10]_0[0]
    SLICE_X78Y63         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  VGAINST/inPaddle2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.980    DRAWCONINST/addrPlayer_4[0]
    SLICE_X78Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.493 r  DRAWCONINST/inPaddle2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.493    DRAWCONINST/inPaddle2_carry_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  DRAWCONINST/inPaddle2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.610    DRAWCONINST/inPaddle2_carry__0_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 f  DRAWCONINST/inPaddle2_carry__1/CO[3]
                         net (fo=2, routed)           0.662     4.389    VGAINST/addrPlayer[0]
    SLICE_X79Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.513 r  VGAINST/addrPlayer_i_1/O
                         net (fo=1, routed)           0.519     5.032    DRAWCONINST/A[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841     8.873 r  DRAWCONINST/addrPlayer/P[0]
                         net (fo=2, routed)           1.126     9.999    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.683    11.075    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.620    11.015    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.079    11.094    
                         clock uncertainty           -0.208    10.886    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    10.320    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 VGAINST/curr_y_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 5.292ns (63.899%)  route 2.990ns (36.101%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.015 - 9.392 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.809     1.809    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.713     1.715    VGAINST/CLK
    SLICE_X77Y60         FDRE                                         r  VGAINST/curr_y_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  VGAINST/curr_y_r_reg[0]/Q
                         net (fo=13, routed)          0.684     2.856    VGAINST/curr_y_r_reg[10]_0[0]
    SLICE_X78Y63         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  VGAINST/inPaddle2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.980    DRAWCONINST/addrPlayer_4[0]
    SLICE_X78Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.493 r  DRAWCONINST/inPaddle2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.493    DRAWCONINST/inPaddle2_carry_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  DRAWCONINST/inPaddle2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.610    DRAWCONINST/inPaddle2_carry__0_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 f  DRAWCONINST/inPaddle2_carry__1/CO[3]
                         net (fo=2, routed)           0.662     4.389    VGAINST/addrPlayer[0]
    SLICE_X79Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.513 r  VGAINST/addrPlayer_i_1/O
                         net (fo=1, routed)           0.519     5.032    DRAWCONINST/A[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      3.841     8.873 r  DRAWCONINST/addrPlayer/P[5]
                         net (fo=2, routed)           1.124     9.997    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.683    11.075    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.620    11.015    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.079    11.094    
                         clock uncertainty           -0.208    10.886    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.320    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 VGAINST/curr_y_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 5.292ns (63.953%)  route 2.983ns (36.047%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.015 - 9.392 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.809     1.809    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.713     1.715    VGAINST/CLK
    SLICE_X77Y60         FDRE                                         r  VGAINST/curr_y_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  VGAINST/curr_y_r_reg[0]/Q
                         net (fo=13, routed)          0.684     2.856    VGAINST/curr_y_r_reg[10]_0[0]
    SLICE_X78Y63         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  VGAINST/inPaddle2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.980    DRAWCONINST/addrPlayer_4[0]
    SLICE_X78Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.493 r  DRAWCONINST/inPaddle2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.493    DRAWCONINST/inPaddle2_carry_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  DRAWCONINST/inPaddle2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.610    DRAWCONINST/inPaddle2_carry__0_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 f  DRAWCONINST/inPaddle2_carry__1/CO[3]
                         net (fo=2, routed)           0.662     4.389    VGAINST/addrPlayer[0]
    SLICE_X79Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.513 r  VGAINST/addrPlayer_i_1/O
                         net (fo=1, routed)           0.519     5.032    DRAWCONINST/A[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[6])
                                                      3.841     8.873 r  DRAWCONINST/addrPlayer/P[6]
                         net (fo=2, routed)           1.117     9.990    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.683    11.075    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.620    11.015    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.079    11.094    
                         clock uncertainty           -0.208    10.886    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.320    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 VGAINST/curr_y_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 5.292ns (64.000%)  route 2.977ns (36.000%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.015 - 9.392 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.809     1.809    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.713     1.715    VGAINST/CLK
    SLICE_X77Y60         FDRE                                         r  VGAINST/curr_y_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  VGAINST/curr_y_r_reg[0]/Q
                         net (fo=13, routed)          0.684     2.856    VGAINST/curr_y_r_reg[10]_0[0]
    SLICE_X78Y63         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  VGAINST/inPaddle2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.980    DRAWCONINST/addrPlayer_4[0]
    SLICE_X78Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.493 r  DRAWCONINST/inPaddle2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.493    DRAWCONINST/inPaddle2_carry_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  DRAWCONINST/inPaddle2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.610    DRAWCONINST/inPaddle2_carry__0_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 f  DRAWCONINST/inPaddle2_carry__1/CO[3]
                         net (fo=2, routed)           0.662     4.389    VGAINST/addrPlayer[0]
    SLICE_X79Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.513 r  VGAINST/addrPlayer_i_1/O
                         net (fo=1, routed)           0.519     5.032    DRAWCONINST/A[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[11])
                                                      3.841     8.873 r  DRAWCONINST/addrPlayer/P[11]
                         net (fo=2, routed)           1.111     9.984    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.683    11.075    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.620    11.015    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.079    11.094    
                         clock uncertainty           -0.208    10.886    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.320    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 VGAINST/curr_y_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 5.292ns (64.328%)  route 2.935ns (35.672%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.015 - 9.392 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.809     1.809    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.713     1.715    VGAINST/CLK
    SLICE_X77Y60         FDRE                                         r  VGAINST/curr_y_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  VGAINST/curr_y_r_reg[0]/Q
                         net (fo=13, routed)          0.684     2.856    VGAINST/curr_y_r_reg[10]_0[0]
    SLICE_X78Y63         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  VGAINST/inPaddle2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.980    DRAWCONINST/addrPlayer_4[0]
    SLICE_X78Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.493 r  DRAWCONINST/inPaddle2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.493    DRAWCONINST/inPaddle2_carry_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  DRAWCONINST/inPaddle2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.610    DRAWCONINST/inPaddle2_carry__0_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 f  DRAWCONINST/inPaddle2_carry__1/CO[3]
                         net (fo=2, routed)           0.662     4.389    VGAINST/addrPlayer[0]
    SLICE_X79Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.513 r  VGAINST/addrPlayer_i_1/O
                         net (fo=1, routed)           0.519     5.032    DRAWCONINST/A[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[10])
                                                      3.841     8.873 r  DRAWCONINST/addrPlayer/P[10]
                         net (fo=2, routed)           1.069     9.942    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.683    11.075    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         1.620    11.015    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.079    11.094    
                         clock uncertainty           -0.208    10.886    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.320    DRAWCONINST/inst2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  0.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 VGAINST/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            VGAINST/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     0.624    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.582     0.584    VGAINST/CLK
    SLICE_X77Y75         FDRE                                         r  VGAINST/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  VGAINST/vcount_reg[6]/Q
                         net (fo=12, routed)          0.115     0.840    VGAINST/vcount_reg__0[6]
    SLICE_X76Y75         LUT5 (Prop_lut5_I2_O)        0.045     0.885 r  VGAINST/vcount[9]_i_3/O
                         net (fo=1, routed)           0.000     0.885    VGAINST/p_0_in__1[9]
    SLICE_X76Y75         FDRE                                         r  VGAINST/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     0.898    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.852     0.854    VGAINST/CLK
    SLICE_X76Y75         FDRE                                         r  VGAINST/vcount_reg[9]/C
                         clock pessimism             -0.257     0.597    
    SLICE_X76Y75         FDRE (Hold_fdre_C_D)         0.121     0.718    VGAINST/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     0.624    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.565     0.567    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y101        FDRE                                         r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     0.824    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X65Y101        FDRE                                         r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     0.898    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.837     0.839    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y101        FDRE                                         r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.070     0.637    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VGAINST/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            VGAINST/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     0.624    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.580     0.582    VGAINST/CLK
    SLICE_X73Y75         FDRE                                         r  VGAINST/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  VGAINST/hcount_reg[7]/Q
                         net (fo=12, routed)          0.132     0.855    VGAINST/hcount_reg[7]
    SLICE_X72Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  VGAINST/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.900    VGAINST/p_0_in__0[9]
    SLICE_X72Y75         FDRE                                         r  VGAINST/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     0.898    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.849     0.851    VGAINST/CLK
    SLICE_X72Y75         FDRE                                         r  VGAINST/hcount_reg[9]/C
                         clock pessimism             -0.256     0.595    
    SLICE_X72Y75         FDRE (Hold_fdre_C_D)         0.091     0.686    VGAINST/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     0.624    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.565     0.567    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y101        FDRE                                         r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.174     0.882    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X65Y101        FDRE                                         r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     0.898    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.837     0.839    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y101        FDRE                                         r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.259     0.580    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.066     0.646    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 VGAINST/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            VGAINST/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.950%)  route 0.186ns (50.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     0.624    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.582     0.584    VGAINST/CLK
    SLICE_X77Y75         FDRE                                         r  VGAINST/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  VGAINST/vcount_reg[5]/Q
                         net (fo=14, routed)          0.186     0.911    VGAINST/vcount_reg__0[5]
    SLICE_X76Y75         LUT6 (Prop_lut6_I3_O)        0.045     0.956 r  VGAINST/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.956    VGAINST/p_0_in__1[8]
    SLICE_X76Y75         FDRE                                         r  VGAINST/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     0.898    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.852     0.854    VGAINST/CLK
    SLICE_X76Y75         FDRE                                         r  VGAINST/vcount_reg[8]/C
                         clock pessimism             -0.257     0.597    
    SLICE_X76Y75         FDRE (Hold_fdre_C_D)         0.120     0.717    VGAINST/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     0.624    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.600     0.602    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X82Y86         FDRE                                         r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184     0.927    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X82Y86         FDRE                                         r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     0.898    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.871     0.873    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X82Y86         FDRE                                         r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X82Y86         FDRE (Hold_fdre_C_D)         0.070     0.672    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGAINST/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            VGAINST/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.492%)  route 0.168ns (47.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     0.624    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.582     0.584    VGAINST/CLK
    SLICE_X77Y75         FDRE                                         r  VGAINST/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  VGAINST/vcount_reg[5]/Q
                         net (fo=14, routed)          0.168     0.893    VGAINST/vcount_reg__0[5]
    SLICE_X77Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.938 r  VGAINST/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.938    VGAINST/p_0_in__1[5]
    SLICE_X77Y75         FDRE                                         r  VGAINST/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     0.898    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.852     0.854    VGAINST/CLK
    SLICE_X77Y75         FDRE                                         r  VGAINST/vcount_reg[5]/C
                         clock pessimism             -0.270     0.584    
    SLICE_X77Y75         FDRE (Hold_fdre_C_D)         0.092     0.676    VGAINST/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VGAINST/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            VGAINST/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.530%)  route 0.197ns (51.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     0.624    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.581     0.583    VGAINST/CLK
    SLICE_X73Y76         FDRE                                         r  VGAINST/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y76         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  VGAINST/hcount_reg[8]/Q
                         net (fo=10, routed)          0.197     0.921    VGAINST/hcount_reg[8]
    SLICE_X72Y77         LUT4 (Prop_lut4_I2_O)        0.045     0.966 r  VGAINST/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.966    VGAINST/p_0_in__0[10]
    SLICE_X72Y77         FDRE                                         r  VGAINST/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     0.898    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.852     0.854    VGAINST/CLK
    SLICE_X72Y77         FDRE                                         r  VGAINST/hcount_reg[10]/C
                         clock pessimism             -0.256     0.598    
    SLICE_X72Y77         FDRE (Hold_fdre_C_D)         0.091     0.689    VGAINST/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGAINST/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            VGAINST/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     0.624    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.583     0.585    VGAINST/CLK
    SLICE_X77Y76         FDRE                                         r  VGAINST/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y76         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  VGAINST/vcount_reg[1]/Q
                         net (fo=16, routed)          0.191     0.917    VGAINST/vcount_reg__0[1]
    SLICE_X77Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.962 r  VGAINST/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.962    VGAINST/p_0_in__1[1]
    SLICE_X77Y76         FDRE                                         r  VGAINST/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     0.898    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.853     0.855    VGAINST/CLK
    SLICE_X77Y76         FDRE                                         r  VGAINST/vcount_reg[1]/C
                         clock pessimism             -0.270     0.585    
    SLICE_X77Y76         FDRE (Hold_fdre_C_D)         0.091     0.676    VGAINST/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_20_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.463%)  route 0.517ns (73.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     0.624    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.598     0.600    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    SLICE_X81Y105        FDCE                                         r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_20_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDCE (Prop_fdce_C_Q)         0.141     0.741 f  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_20_cooolDelFlop/Q
                         net (fo=3, routed)           0.310     1.050    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/pwropt
    SLICE_X81Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.095 r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23_LOPT_REMAP/O
                         net (fo=1, routed)           0.207     1.303    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_13
    RAMB36_X3Y19         RAMB36E1                                     r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     0.898    CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK/inst/clkout1_buf/O
                         net (fo=215, routed)         0.915     0.917    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.917    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.013    DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.392       5.508      DSP48_X2Y28      DRAWCONINST/infoBarAddress_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X3Y20     DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y19     DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y20     DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X3Y22     DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X3Y23     DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X3Y24     DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y26     DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X3Y25     DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y27     DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X74Y64     VGAINST/curr_x_r_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y63     VGAINST/curr_y_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y97     DRAWCONINST/inst6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X71Y78     DRAWCONINST/blk_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X71Y84     DRAWCONINST/blk_b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X71Y84     DRAWCONINST/blk_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y92     DRAWCONINST/blk_b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y92     DRAWCONINST/blk_b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X70Y92     DRAWCONINST/blk_b_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X71Y86     DRAWCONINST/blk_g_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X71Y78     DRAWCONINST/blk_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X71Y84     DRAWCONINST/blk_b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X70Y92     DRAWCONINST/blk_b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X69Y88     DRAWCONINST/blk_g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y57     DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y57     DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y57     DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y57     DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y59     DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y59     DRAWCONINST/inst4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y2    CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X0Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT



