INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'web' is not allowed [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'enb' is not allowed [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:33]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dataout' is not allowed [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:35]
WARNING: [VRFC 10-3028] 'dataout' was previously declared with a range [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.ip_user_files/bd/design_3/ip/design_3_blk_mem_gen_0_0/sim/design_3_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.ip_user_files/bd/design_3/ip/design_3_delay_module_0_0/sim/design_3_delay_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_delay_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.ip_user_files/bd/design_3/sim/design_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sim_1/new/design_3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_tb
