#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 13 02:38:01 2019
# Process ID: 10016
# Current directory: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9524 C:\Users\uldrensov\Desktop\COMPE470L_WEEK6\COMPE470L_WEEK6.xpr
# Log file: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/vivado.log
# Journal file: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.xpr
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference design_1_DIGITAL_CLOCK_0_0
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
update_module_reference design_1_DIGITAL_CLOCK_0_0
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
update_module_reference design_1_DIGITAL_CLOCK_0_0
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
open_bd_design {C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets ARDUINO_A1_0_1] [get_bd_nets ARDUINO_A2_0_1] [get_bd_nets ARDUINO_A0_0_1] [get_bd_ports ARDUINO_A1_0] [get_bd_ports ARDUINO_A2_0] [get_bd_ports ARDUINO_A0_0]
startgroup
make_bd_pins_external  [get_bd_pins DIGITAL_CLOCK_0/ARDUINO_A2] [get_bd_pins DIGITAL_CLOCK_0/ARDUINO_A1] [get_bd_pins DIGITAL_CLOCK_0/ARDUINO_A0]
endgroup
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.ip_user_files -ipstatic_source_dir C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.cache/compile_simlib/modelsim} {questa=C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.cache/compile_simlib/questa} {riviera=C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.cache/compile_simlib/riviera} {activehdl=C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/constrs_1/imports/Desktop/MiniZed_Constraints_Rev1_170613.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/constrs_1/imports/Desktop/MiniZed_Constraints_Rev1_170613.xdc
add_files -fileset constrs_1 -norecurse C:/Users/uldrensov/Desktop/MiniZed_Constraints_Rev1_170613.xdc
import_files -fileset constrs_1 -force C:/Users/uldrensov/Desktop/MiniZed_Constraints_Rev1_170613.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
startgroup
place_ports ARDUINO_A0_0 F14
set_property is_loc_fixed true [get_ports [list  ARDUINO_A0_0]]
endgroup
startgroup
place_ports ARDUINO_A1_0 F13
set_property is_loc_fixed true [get_ports [list  ARDUINO_A1_0]]
endgroup
startgroup
place_ports ARDUINO_A2_0 F12
set_property is_loc_fixed true [get_ports [list  ARDUINO_A2_0]]
endgroup
startgroup
place_ports ARDUINO_IO1_0 P9
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO1_0]]
endgroup
place_ports ARDUINO_IO1_0 P8
startgroup
place_ports ARDUINO_IO11_0 M11
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO11_0]]
endgroup
startgroup
place_ports ARDUINO_IO4_0 N7
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO4_0]]
endgroup
startgroup
place_ports ARDUINO_IO3_0 R7
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO3_0]]
endgroup
startgroup
place_ports ARDUINO_IO0_0 R8
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO0_0]]
endgroup
place_ports ARDUINO_IO1_0 P8
startgroup
place_ports ARDUINO_IO2_0 P9
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO2_0]]
endgroup
startgroup
place_ports ARDUINO_IO10_0 M10
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO10_0]]
endgroup
startgroup
place_ports ARDUINO_IO7_0 N8
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO7_0]]
endgroup
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
