# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do test_fifo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/test_FIFO/test_fifo {D:/FPGA/test_FIFO/test_fifo/test_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:25 on Sep 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/test_FIFO/test_fifo" D:/FPGA/test_FIFO/test_fifo/test_fifo.v 
# -- Compiling module test_fifo
# 
# Top level modules:
# 	test_fifo
# End time: 18:09:25 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FPGA/test_FIFO/test_fifo {D:/FPGA/test_FIFO/test_fifo/fifo_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:25 on Sep 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/test_FIFO/test_fifo" D:/FPGA/test_FIFO/test_fifo/fifo_module.v 
# -- Compiling module fifo_module
# 
# Top level modules:
# 	fifo_module
# End time: 18:09:25 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/test_FIFO/test_fifo {D:/FPGA/test_FIFO/test_fifo/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:26 on Sep 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/test_FIFO/test_fifo" D:/FPGA/test_FIFO/test_fifo/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:09:26 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:09:26 on Sep 26,2018
# Loading work.testbench
# Loading work.test_fifo
# Loading work.fifo_module
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3015) D:/FPGA/test_FIFO/test_fifo/test_fifo.v(38): [PCDPC] - Port size (11) does not match connection size (1) for port 'rdusedw'. The port definition is at: D:/FPGA/test_FIFO/test_fifo/fifo_module.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_top/add1 File: D:/FPGA/test_FIFO/test_fifo/fifo_module.v
# ** Warning: (vsim-3015) D:/FPGA/test_FIFO/test_fifo/test_fifo.v(38): [PCDPC] - Port size (11) does not match connection size (1) for port 'wrusedw'. The port definition is at: D:/FPGA/test_FIFO/test_fifo/fifo_module.v(50).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_top/add1 File: D:/FPGA/test_FIFO/test_fifo/fifo_module.v
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(31791): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_top/add1/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/FPGA/test_FIFO/test_fifo/testbench.v(27)
#    Time: 1100 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/FPGA/test_FIFO/test_fifo/testbench.v line 27
do test_fifo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/FPGA/test_FIFO/test_fifo/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/FPGA/test_FIFO/test_fifo/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/test_FIFO/test_fifo {D:/FPGA/test_FIFO/test_fifo/test_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:38 on Sep 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/test_FIFO/test_fifo" D:/FPGA/test_FIFO/test_fifo/test_fifo.v 
# -- Compiling module test_fifo
# 
# Top level modules:
# 	test_fifo
# End time: 18:10:38 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FPGA/test_FIFO/test_fifo {D:/FPGA/test_FIFO/test_fifo/fifo_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:38 on Sep 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/test_FIFO/test_fifo" D:/FPGA/test_FIFO/test_fifo/fifo_module.v 
# -- Compiling module fifo_module
# 
# Top level modules:
# 	fifo_module
# End time: 18:10:38 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/test_FIFO/test_fifo {D:/FPGA/test_FIFO/test_fifo/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:38 on Sep 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/test_FIFO/test_fifo" D:/FPGA/test_FIFO/test_fifo/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:10:39 on Sep 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:10:40 on Sep 26,2018, Elapsed time: 0:01:14
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:10:40 on Sep 26,2018
# Loading work.testbench
# Loading work.test_fifo
# Loading work.fifo_module
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(31791): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_top/add1/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/FPGA/test_FIFO/test_fifo/testbench.v(28)
#    Time: 1100 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/FPGA/test_FIFO/test_fifo/testbench.v line 28
add wave -position end  sim:/testbench/test_top/data_in
add wave -position end  sim:/testbench/test_top/rd
add wave -position end  sim:/testbench/test_top/wr
restart
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(31791): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_top/add1/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
run -continue
# ** Note: $finish    : D:/FPGA/test_FIFO/test_fifo/testbench.v(28)
#    Time: 1100 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/FPGA/test_FIFO/test_fifo/testbench.v line 28
# End time: 18:13:50 on Sep 26,2018, Elapsed time: 0:03:10
# Errors: 0, Warnings: 4
