v++ -c -k  aes192Cfb1Dec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb1Dec.cpp -o aes192Cfb1Dec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes192Cfb1Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb1Enc.cpp -o aes192Cfb1Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/log/aes192Cfb1Enc
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Dec
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/log/aes192Cfb1Dec
Running Dispatch Server on port:40695
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo.compile_summary, at Mon Jan 23 23:28:38 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:28:38 2023
Running Dispatch Server on port:38565
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Dec.xo.compile_summary, at Mon Jan 23 23:28:41 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:28:41 2023
Running Rule Check Server on port:42647
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc/v++_compile_aes192Cfb1Enc_guidance.html', at Mon Jan 23 23:28:42 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb1Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:38151
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Dec/v++_compile_aes192Cfb1Dec_guidance.html', at Mon Jan 23 23:28:45 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb1Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb1Dec Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/aes192Cfb1Dec/aes192Cfb1Dec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'decryption_cfb1_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 166, loop 'decryption_cfb1_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Dec/system_estimate_aes192Cfb1Dec.xtxt
INFO: [v++ 60-586] Created aes192Cfb1Dec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Dec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 35s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb1Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/aes192Cfb1Enc/aes192Cfb1Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb1_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 25, loop 'encryption_cfb1_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_15_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc/system_estimate_aes192Cfb1Enc.xtxt
INFO: [v++ 60-586] Created aes192Cfb1Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 49s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes192Cfb1Dec.xo aes192Cfb1Enc.xo -o aes192Cfb1.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link
Running Dispatch Server on port:43181
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin.link_summary, at Mon Jan 23 23:33:33 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:33:33 2023
Running Rule Check Server on port:44455
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/v++_link_aes192Cfb1_guidance.html', at Mon Jan 23 23:33:36 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:33:47] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Dec.xo --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo --config /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:33:51 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Dec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:33:52] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb1Enc_1_0,aes192Cfb1Enc -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb1Dec_1_0,aes192Cfb1Dec -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:34:04] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 5061 ; free virtual = 205417
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:34:04] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes192Cfb1Dec:1:aes192Cfb1Dec_1 -nk aes192Cfb1Enc:1:aes192Cfb1Enc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192Cfb1Dec, num: 1  {aes192Cfb1Dec_1}
INFO: [CFGEN 83-0]   kernel: aes192Cfb1Enc, num: 1  {aes192Cfb1Enc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [23:34:14] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 2924 ; free virtual = 203515
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [23:34:14] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [23:34:21] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 3863 ; free virtual = 204375
INFO: [v++ 60-1441] [23:34:21] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 3904 ; free virtual = 204411
INFO: [v++ 60-1443] [23:34:21] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [23:34:29] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 3543 ; free virtual = 204060
INFO: [v++ 60-1443] [23:34:29] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [23:34:32] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 3050 ; free virtual = 203578
INFO: [v++ 60-1443] [23:34:32] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes192Cfb1/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb1Enc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb1Dec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[23:35:18] Run vpl: Step create_project: Started
Creating Vivado project.
[23:35:23] Run vpl: Step create_project: Completed
[23:35:23] Run vpl: Step create_bd: Started
[23:36:41] Run vpl: Step create_bd: RUNNING...
[23:37:56] Run vpl: Step create_bd: RUNNING...
[23:37:57] Run vpl: Step create_bd: Completed
[23:37:57] Run vpl: Step update_bd: Started
[23:37:58] Run vpl: Step update_bd: Completed
[23:37:58] Run vpl: Step generate_target: Started
[23:39:13] Run vpl: Step generate_target: RUNNING...
[23:40:28] Run vpl: Step generate_target: RUNNING...
[23:40:29] Run vpl: Step generate_target: Completed
[23:40:29] Run vpl: Step config_hw_runs: Started
[23:40:37] Run vpl: Step config_hw_runs: Completed
[23:40:37] Run vpl: Step synth: Started
[23:41:08] Block-level synthesis in progress, 0 of 16 jobs complete, 1 job running.
[23:41:39] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:42:10] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:42:40] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:43:11] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:43:41] Block-level synthesis in progress, 1 of 16 jobs complete, 7 jobs running.
[23:44:11] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[23:44:42] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[23:45:12] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[23:45:43] Block-level synthesis in progress, 2 of 16 jobs complete, 7 jobs running.
[23:46:13] Block-level synthesis in progress, 3 of 16 jobs complete, 7 jobs running.
[23:46:44] Block-level synthesis in progress, 5 of 16 jobs complete, 6 jobs running.
[23:47:14] Block-level synthesis in progress, 6 of 16 jobs complete, 7 jobs running.
[23:47:45] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[23:48:16] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[23:48:46] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[23:49:17] Block-level synthesis in progress, 9 of 16 jobs complete, 4 jobs running.
[23:49:47] Block-level synthesis in progress, 9 of 16 jobs complete, 5 jobs running.
[23:50:18] Block-level synthesis in progress, 10 of 16 jobs complete, 4 jobs running.
[23:50:48] Block-level synthesis in progress, 11 of 16 jobs complete, 3 jobs running.
[23:51:18] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[23:51:49] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:52:19] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:52:50] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:53:20] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:53:50] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:54:21] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:54:51] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:55:21] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:55:52] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:56:22] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:56:53] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:57:23] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:57:54] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:58:25] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:58:55] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:59:26] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:59:57] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:00:27] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:00:58] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:01:29] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:01:59] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:02:30] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:03:00] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:03:30] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:04:01] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:04:31] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:05:01] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:05:32] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:06:02] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:06:33] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:07:03] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:07:33] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:08:03] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:08:34] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:09:04] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:09:34] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:10:05] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:10:35] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:11:06] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:11:36] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:12:07] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:12:37] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:13:07] Top-level synthesis in progress.
[00:13:38] Top-level synthesis in progress.
[00:14:08] Top-level synthesis in progress.
[00:14:39] Top-level synthesis in progress.
[00:15:09] Top-level synthesis in progress.
[00:15:40] Top-level synthesis in progress.
[00:16:10] Top-level synthesis in progress.
[00:16:36] Run vpl: Step synth: Completed
[00:16:36] Run vpl: Step impl: Started
[00:29:17] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 54m 39s 

[00:29:17] Starting logic optimization..
[00:31:18] Phase 1 Retarget
[00:31:49] Phase 2 Constant propagation
[00:31:49] Phase 3 Sweep
[00:32:20] Phase 4 BUFG optimization
[00:32:50] Phase 5 Shift Register Optimization
[00:33:21] Phase 6 Post Processing Netlist
[00:36:24] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 07s 

[00:36:24] Starting logic placement..
[00:37:25] Phase 1 Placer Initialization
[00:37:25] Phase 1.1 Placer Initialization Netlist Sorting
[00:41:29] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[00:42:30] Phase 1.3 Build Placer Netlist Model
[00:45:02] Phase 1.4 Constrain Clocks/Macros
[00:46:03] Phase 2 Global Placement
[00:46:03] Phase 2.1 Floorplanning
[00:47:04] Phase 2.1.1 Partition Driven Placement
[00:47:04] Phase 2.1.1.1 PBP: Partition Driven Placement
[00:48:36] Phase 2.1.1.2 PBP: Clock Region Placement
[00:51:40] Phase 2.1.1.3 PBP: Compute Congestion
[00:52:10] Phase 2.1.1.4 PBP: UpdateTiming
[00:52:41] Phase 2.1.1.5 PBP: Add part constraints
[00:52:41] Phase 2.2 Update Timing before SLR Path Opt
[00:52:41] Phase 2.3 Global Placement Core
[01:03:23] Phase 2.3.1 Physical Synthesis In Placer
[01:09:30] Phase 3 Detail Placement
[01:09:30] Phase 3.1 Commit Multi Column Macros
[01:09:30] Phase 3.2 Commit Most Macros & LUTRAMs
[01:17:10] Phase 3.3 Small Shape DP
[01:17:10] Phase 3.3.1 Small Shape Clustering
[01:18:42] Phase 3.3.2 Flow Legalize Slice Clusters
[01:19:13] Phase 3.3.3 Slice Area Swap
[01:21:15] Phase 3.4 Place Remaining
[01:21:15] Phase 3.5 Re-assign LUT pins
[01:21:45] Phase 3.6 Pipeline Register Optimization
[01:21:45] Phase 3.7 Fast Optimization
[01:22:46] Phase 4 Post Placement Optimization and Clean-Up
[01:22:46] Phase 4.1 Post Commit Optimization
[01:24:49] Phase 4.1.1 Post Placement Optimization
[01:25:20] Phase 4.1.1.1 BUFG Insertion
[01:25:20] Phase 1 Physical Synthesis Initialization
[01:26:21] Phase 4.1.1.2 BUFG Replication
[01:27:21] Phase 4.1.1.3 Replication
[01:28:53] Phase 4.2 Post Placement Cleanup
[01:29:24] Phase 4.3 Placer Reporting
[01:29:24] Phase 4.3.1 Print Estimated Congestion
[01:29:54] Phase 4.4 Final Placement Cleanup
[01:34:59] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 58m 34s 

[01:34:59] Starting logic routing..
[01:37:02] Phase 1 Build RT Design
[01:39:03] Phase 2 Router Initialization
[01:39:03] Phase 2.1 Fix Topology Constraints
[01:42:36] Phase 2.2 Pre Route Cleanup
[01:43:07] Phase 2.3 Global Clock Net Routing
[01:43:38] Phase 2.4 Update Timing
[01:47:12] Phase 2.5 Update Timing for Bus Skew
[01:47:12] Phase 2.5.1 Update Timing
[01:48:43] Phase 3 Initial Routing
[01:48:43] Phase 3.1 Global Routing
[01:51:16] Phase 4 Rip-up And Reroute
[01:51:16] Phase 4.1 Global Iteration 0
[02:03:01] Phase 4.2 Global Iteration 1
[02:06:04] Phase 4.3 Global Iteration 2
[02:08:37] Phase 4.4 Global Iteration 3
[02:09:07] Phase 5 Delay and Skew Optimization
[02:09:07] Phase 5.1 Delay CleanUp
[02:09:07] Phase 5.1.1 Update Timing
[02:10:09] Phase 5.2 Clock Skew Optimization
[02:10:09] Phase 6 Post Hold Fix
[02:10:09] Phase 6.1 Hold Fix Iter
[02:10:09] Phase 6.1.1 Update Timing
[02:11:10] Phase 7 Leaf Clock Prog Delay Opt
[02:12:42] Phase 8 Route finalize
[02:12:42] Phase 9 Verifying routed nets
[02:12:42] Phase 10 Depositing Routes
[02:14:13] Phase 11 Post Router Timing
[02:14:13] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 39m 14s 

[02:14:13] Starting bitstream generation..
[02:36:41] Creating bitmap...
[02:49:26] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[02:49:26] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 35m 12s 
[02:51:57] Run vpl: Step impl: Completed
[02:51:58] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [02:51:58] Run run_link: Step vpl: Completed
Time (s): cpu = 00:03:16 ; elapsed = 03:17:26 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 96417 ; free virtual = 194654
INFO: [v++ 60-1443] [02:51:58] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.rtd -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:52:05] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 98877 ; free virtual = 197117
INFO: [v++ 60-1443] [02:52:05] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 34218632 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4021 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12762 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18645 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (34283770 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:52:05] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 98844 ; free virtual = 197117
INFO: [v++ 60-1443] [02:52:05] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [02:52:06] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 98846 ; free virtual = 197119
INFO: [v++ 60-1443] [02:52:06] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [02:52:06] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 98846 ; free virtual = 197119
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/system_estimate_aes192Cfb1.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.ltx
INFO: [v++ 60-586] Created aes192Cfb1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/v++_link_aes192Cfb1_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 18m 44s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes192Cfb1Dec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb1Dec.cpp -o aes192Cfb1Dec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes192Cfb1Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb1Enc.cpp -o aes192Cfb1Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/log/aes192Cfb1Enc

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Dec
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/log/aes192Cfb1Dec
Running Dispatch Server on port:35803
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Dec.xo.compile_summary, at Wed Jan 25 19:07:41 2023
Running Dispatch Server on port:33467
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:07:41 2023
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo.compile_summary, at Wed Jan 25 19:07:41 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:07:41 2023
Running Rule Check Server on port:42165
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Dec/v++_compile_aes192Cfb1Dec_guidance.html', at Wed Jan 25 19:07:42 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:44039
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc/v++_compile_aes192Cfb1Enc_guidance.html', at Wed Jan 25 19:07:45 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb1Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb1Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb1Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/aes192Cfb1Enc/aes192Cfb1Enc/vitis_hls.log :
ERROR: [v++ 207-2371] conflicting types for 'aes128Cfb1Enc': /home/jiong/bsc-project/kernels/security/src/aes192Cfb1Enc.cpp:4:6
ERROR: [v++ 60-300] Failed to build kernel(ip) aes192Cfb1Enc, see log for details: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/aes192Cfb1Enc/aes192Cfb1Enc/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/aes192Cfb1Enc/aes192Cfb1Enc/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-2371] conflicting types for 'aes128Cfb1Enc': /home/jiong/bsc-project/kernels/security/src/aes192Cfb1Enc.cpp:4:6
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb1Dec Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/aes192Cfb1Dec/aes192Cfb1Dec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'decryption_cfb1_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 166, loop 'decryption_cfb1_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Dec/system_estimate_aes192Cfb1Dec.xtxt
INFO: [v++ 60-586] Created aes192Cfb1Dec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Dec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 29s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes192Cfb1Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb1Enc.cpp -o aes192Cfb1Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/log/aes192Cfb1Enc
Running Dispatch Server on port:37487
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo.compile_summary, at Wed Jan 25 19:11:33 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:11:33 2023
Running Rule Check Server on port:42133
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc/v++_compile_aes192Cfb1Enc_guidance.html', at Wed Jan 25 19:11:36 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb1Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb1Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/aes192Cfb1Enc/aes192Cfb1Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb1_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 143, loop 'encryption_cfb1_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc/system_estimate_aes192Cfb1Enc.xtxt
INFO: [v++ 60-586] Created aes192Cfb1Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 42s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes192Cfb1Dec.xo aes192Cfb1Enc.xo -o aes192Cfb1.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link
Running Dispatch Server on port:37867
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin.link_summary, at Wed Jan 25 19:15:21 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:15:21 2023
Running Rule Check Server on port:39949
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/v++_link_aes192Cfb1_guidance.html', at Wed Jan 25 19:15:24 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:15:32] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Dec.xo --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo --config /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:15:36 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Dec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:15:37] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb1Enc_1_0,aes192Cfb1Enc -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb1Dec_1_0,aes192Cfb1Dec -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:15:52] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 118462 ; free virtual = 212872
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:15:52] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes192Cfb1Dec:1:aes192Cfb1Dec_1 -nk aes192Cfb1Enc:1:aes192Cfb1Enc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192Cfb1Dec, num: 1  {aes192Cfb1Dec_1}
INFO: [CFGEN 83-0]   kernel: aes192Cfb1Enc, num: 1  {aes192Cfb1Enc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [19:16:03] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 119566 ; free virtual = 213988
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:16:03] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:16:10] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 121664 ; free virtual = 215854
INFO: [v++ 60-1441] [19:16:10] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 121699 ; free virtual = 215885
INFO: [v++ 60-1443] [19:16:10] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [19:16:13] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 121124 ; free virtual = 215315
INFO: [v++ 60-1443] [19:16:13] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [19:16:15] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 119717 ; free virtual = 213909
INFO: [v++ 60-1443] [19:16:15] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes192Cfb1/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb1Enc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb1Dec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[19:16:45] Run vpl: Step create_project: Started
Creating Vivado project.
[19:16:50] Run vpl: Step create_project: Completed
[19:16:50] Run vpl: Step create_bd: Started
[19:18:06] Run vpl: Step create_bd: RUNNING...
[19:18:42] Run vpl: Step create_bd: Completed
[19:18:42] Run vpl: Step update_bd: Started
[19:18:43] Run vpl: Step update_bd: Completed
[19:18:43] Run vpl: Step generate_target: Started
[19:19:59] Run vpl: Step generate_target: RUNNING...
[19:21:08] Run vpl: Step generate_target: Completed
[19:21:08] Run vpl: Step config_hw_runs: Started
[19:21:14] Run vpl: Step config_hw_runs: Completed
[19:21:14] Run vpl: Step synth: Started
[19:21:44] Block-level synthesis in progress, 0 of 16 jobs complete, 1 job running.
[19:22:15] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:22:45] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:23:16] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:23:46] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:24:17] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:24:47] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:25:18] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:25:49] Block-level synthesis in progress, 1 of 16 jobs complete, 7 jobs running.
[19:26:19] Block-level synthesis in progress, 1 of 16 jobs complete, 7 jobs running.
[19:26:50] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[19:27:20] Block-level synthesis in progress, 3 of 16 jobs complete, 6 jobs running.
[19:27:51] Block-level synthesis in progress, 6 of 16 jobs complete, 5 jobs running.
[19:28:21] Block-level synthesis in progress, 6 of 16 jobs complete, 7 jobs running.
[19:28:52] Block-level synthesis in progress, 7 of 16 jobs complete, 6 jobs running.
[19:29:22] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[19:29:53] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[19:30:23] Block-level synthesis in progress, 8 of 16 jobs complete, 6 jobs running.
[19:30:54] Block-level synthesis in progress, 11 of 16 jobs complete, 3 jobs running.
[19:31:24] Block-level synthesis in progress, 11 of 16 jobs complete, 5 jobs running.
[19:31:55] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:32:26] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:32:56] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:33:27] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:33:58] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:34:28] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:34:59] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:35:29] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:36:00] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:36:30] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:37:01] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:37:31] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:38:01] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:38:32] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:39:02] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:39:33] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:40:03] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:40:34] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:41:04] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:41:35] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:42:05] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:42:35] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:43:06] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:43:36] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:44:06] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:44:37] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:45:07] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:45:38] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:46:08] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:46:38] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:47:09] Block-level synthesis in progress, 16 of 16 jobs complete, 0 jobs running.
[19:47:39] Top-level synthesis in progress.
[19:48:10] Top-level synthesis in progress.
[19:48:40] Top-level synthesis in progress.
[19:49:11] Top-level synthesis in progress.
[19:49:41] Top-level synthesis in progress.
[19:50:06] Run vpl: Step synth: Completed
[19:50:06] Run vpl: Step impl: Started
[20:06:51] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 50m 31s 

[20:06:51] Starting logic optimization..
[20:08:53] Phase 1 Retarget
[20:09:24] Phase 2 Constant propagation
[20:09:24] Phase 3 Sweep
[20:10:55] Phase 4 BUFG optimization
[20:11:26] Phase 5 Shift Register Optimization
[20:11:56] Phase 6 Post Processing Netlist
[20:15:28] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 37s 

[20:15:28] Starting logic placement..
[20:17:00] Phase 1 Placer Initialization
[20:17:00] Phase 1.1 Placer Initialization Netlist Sorting
[20:18:30] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[20:19:31] Phase 1.3 Build Placer Netlist Model
[20:21:34] Phase 1.4 Constrain Clocks/Macros
[20:22:04] Phase 2 Global Placement
[20:22:04] Phase 2.1 Floorplanning
[20:23:05] Phase 2.1.1 Partition Driven Placement
[20:23:05] Phase 2.1.1.1 PBP: Partition Driven Placement
[20:24:06] Phase 2.1.1.2 PBP: Clock Region Placement
[20:26:08] Phase 2.1.1.3 PBP: Compute Congestion
[20:26:08] Phase 2.1.1.4 PBP: UpdateTiming
[20:26:39] Phase 2.1.1.5 PBP: Add part constraints
[20:26:39] Phase 2.2 Update Timing before SLR Path Opt
[20:26:39] Phase 2.3 Global Placement Core
[20:36:52] Phase 2.3.1 Physical Synthesis In Placer
[20:39:55] Phase 3 Detail Placement
[20:39:55] Phase 3.1 Commit Multi Column Macros
[20:40:26] Phase 3.2 Commit Most Macros & LUTRAMs
[20:41:58] Phase 3.3 Small Shape DP
[20:41:58] Phase 3.3.1 Small Shape Clustering
[20:42:59] Phase 3.3.2 Flow Legalize Slice Clusters
[20:42:59] Phase 3.3.3 Slice Area Swap
[20:45:01] Phase 3.4 Place Remaining
[20:45:01] Phase 3.5 Re-assign LUT pins
[20:45:32] Phase 3.6 Pipeline Register Optimization
[20:45:32] Phase 3.7 Fast Optimization
[20:46:33] Phase 4 Post Placement Optimization and Clean-Up
[20:46:33] Phase 4.1 Post Commit Optimization
[20:48:05] Phase 4.1.1 Post Placement Optimization
[20:48:36] Phase 4.1.1.1 BUFG Insertion
[20:48:36] Phase 1 Physical Synthesis Initialization
[20:49:37] Phase 4.1.1.2 BUFG Replication
[20:51:09] Phase 4.1.1.3 Replication
[20:52:41] Phase 4.2 Post Placement Cleanup
[20:52:41] Phase 4.3 Placer Reporting
[20:52:41] Phase 4.3.1 Print Estimated Congestion
[20:53:11] Phase 4.4 Final Placement Cleanup
[20:57:47] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 42m 19s 

[20:57:47] Starting logic routing..
[20:59:50] Phase 1 Build RT Design
[21:00:52] Phase 2 Router Initialization
[21:00:52] Phase 2.1 Fix Topology Constraints
[21:05:26] Phase 2.2 Pre Route Cleanup
[21:05:26] Phase 2.3 Global Clock Net Routing
[21:06:28] Phase 2.4 Update Timing
[21:09:01] Phase 2.5 Update Timing for Bus Skew
[21:09:01] Phase 2.5.1 Update Timing
[21:10:02] Phase 3 Initial Routing
[21:10:02] Phase 3.1 Global Routing
[21:11:33] Phase 4 Rip-up And Reroute
[21:11:33] Phase 4.1 Global Iteration 0
[21:18:10] Phase 4.2 Global Iteration 1
[21:20:13] Phase 4.3 Global Iteration 2
[21:20:43] Phase 5 Delay and Skew Optimization
[21:20:43] Phase 5.1 Delay CleanUp
[21:20:43] Phase 5.1.1 Update Timing
[21:21:44] Phase 5.2 Clock Skew Optimization
[21:22:15] Phase 6 Post Hold Fix
[21:22:15] Phase 6.1 Hold Fix Iter
[21:22:15] Phase 6.1.1 Update Timing
[21:23:16] Phase 7 Leaf Clock Prog Delay Opt
[21:24:17] Phase 8 Route finalize
[21:24:48] Phase 9 Verifying routed nets
[21:24:48] Phase 10 Depositing Routes
[21:25:49] Phase 11 Post Router Timing
[21:25:49] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 28m 01s 

[21:25:49] Starting bitstream generation..
[21:45:40] Creating bitmap...
[21:57:52] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[21:57:52] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 32m 03s 
[22:00:18] Run vpl: Step impl: Completed
[22:00:19] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [22:00:20] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:29 ; elapsed = 02:44:05 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 55340 ; free virtual = 156061
INFO: [v++ 60-1443] [22:00:20] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.rtd -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [22:00:26] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 57634 ; free virtual = 158352
INFO: [v++ 60-1443] [22:00:26] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 31571152 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4021 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8928 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18652 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (31632458 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [22:00:26] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 57590 ; free virtual = 158339
INFO: [v++ 60-1443] [22:00:26] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [22:00:27] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 57555 ; free virtual = 158304
INFO: [v++ 60-1443] [22:00:27] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [22:00:27] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 57555 ; free virtual = 158304
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/system_estimate_aes192Cfb1.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.ltx
INFO: [v++ 60-586] Created aes192Cfb1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/v++_link_aes192Cfb1_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 45m 17s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes192Cfb1Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb1Enc.cpp -o aes192Cfb1Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/log/aes192Cfb1Enc
Running Dispatch Server on port:37329
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo.compile_summary, at Thu Jan 26 00:40:00 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan 26 00:40:00 2023
Running Rule Check Server on port:41459
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc/v++_compile_aes192Cfb1Enc_guidance.html', at Thu Jan 26 00:40:03 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb1Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb1Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/aes192Cfb1Enc/aes192Cfb1Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb1_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 143, loop 'encryption_cfb1_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/report/aes192Cfb1Enc/system_estimate_aes192Cfb1Enc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes192Cfb1Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 23s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes192Cfb1Dec.xo aes192Cfb1Enc.xo -o aes192Cfb1.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link
Running Dispatch Server on port:44571
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin.link_summary, at Thu Jan 26 00:44:26 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan 26 00:44:26 2023
Running Rule Check Server on port:34071
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/v++_link_aes192Cfb1_guidance.html', at Thu Jan 26 00:44:30 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [00:44:40] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Dec.xo --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo --config /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Jan 26 00:44:45 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Dec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1Enc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [00:44:45] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb1Enc_1_0,aes192Cfb1Enc -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb1Dec_1_0,aes192Cfb1Dec -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [00:45:00] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 40886 ; free virtual = 198145
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [00:45:00] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes192Cfb1Dec:1:aes192Cfb1Dec_1 -nk aes192Cfb1Enc:1:aes192Cfb1Enc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192Cfb1Dec, num: 1  {aes192Cfb1Dec_1}
INFO: [CFGEN 83-0]   kernel: aes192Cfb1Enc, num: 1  {aes192Cfb1Enc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Dec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb1Enc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [00:45:10] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 40431 ; free virtual = 197578
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [00:45:10] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [00:45:17] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 39652 ; free virtual = 196856
INFO: [v++ 60-1441] [00:45:17] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 39687 ; free virtual = 196891
INFO: [v++ 60-1443] [00:45:17] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [00:45:24] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 40694 ; free virtual = 197904
INFO: [v++ 60-1443] [00:45:24] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [00:45:28] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 39252 ; free virtual = 196481
INFO: [v++ 60-1443] [00:45:28] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes192Cfb1/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb1Enc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb1Dec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[00:46:15] Run vpl: Step create_project: Started
Creating Vivado project.
[00:46:26] Run vpl: Step create_project: Completed
[00:46:26] Run vpl: Step create_bd: Started
[00:47:43] Run vpl: Step create_bd: RUNNING...
[00:48:59] Run vpl: Step create_bd: RUNNING...
[00:49:27] Run vpl: Step create_bd: Completed
[00:49:27] Run vpl: Step update_bd: Started
[00:49:30] Run vpl: Step update_bd: Completed
[00:49:30] Run vpl: Step generate_target: Started
[00:50:46] Run vpl: Step generate_target: RUNNING...
[00:52:01] Run vpl: Step generate_target: RUNNING...
[00:53:17] Run vpl: Step generate_target: RUNNING...
[00:54:33] Run vpl: Step generate_target: RUNNING...
[00:54:37] Run vpl: Step generate_target: Completed
[00:54:37] Run vpl: Step config_hw_runs: Started
[00:54:48] Run vpl: Step config_hw_runs: Completed
[00:54:48] Run vpl: Step synth: Started
[00:56:21] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:56:51] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:57:21] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:57:53] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:58:23] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:58:54] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:59:25] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:59:55] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:00:26] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:00:57] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:01:27] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:01:58] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:02:29] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:02:59] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:03:29] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:04:00] Block-level synthesis in progress, 1 of 7 jobs complete, 3 jobs running.
[01:04:30] Block-level synthesis in progress, 4 of 7 jobs complete, 0 jobs running.
[01:05:00] Block-level synthesis in progress, 4 of 7 jobs complete, 0 jobs running.
[01:05:31] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:06:01] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:06:31] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:07:02] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:07:32] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:08:03] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:08:33] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:09:03] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:09:34] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:10:04] Block-level synthesis in progress, 5 of 7 jobs complete, 0 jobs running.
[01:10:34] Block-level synthesis in progress, 5 of 7 jobs complete, 0 jobs running.
[01:11:05] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:11:35] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:12:05] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:12:36] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:13:07] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:13:37] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:13:54] Run vpl: Step synth: Completed
[01:13:54] Run vpl: Step impl: Started
[01:26:03] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 40m 30s 

[01:26:03] Starting logic optimization..
[01:28:04] Phase 1 Retarget
[01:28:34] Phase 2 Constant propagation
[01:29:05] Phase 3 Sweep
[01:30:36] Phase 4 BUFG optimization
[01:30:36] Phase 5 Shift Register Optimization
[01:31:06] Phase 6 Post Processing Netlist
[01:34:38] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 35s 

[01:34:38] Starting logic placement..
[01:35:09] Phase 1 Placer Initialization
[01:35:09] Phase 1.1 Placer Initialization Netlist Sorting
[01:40:12] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[01:41:43] Phase 1.3 Build Placer Netlist Model
[01:44:15] Phase 1.4 Constrain Clocks/Macros
[01:44:15] Phase 2 Global Placement
[01:44:15] Phase 2.1 Floorplanning
[01:44:46] Phase 2.1.1 Partition Driven Placement
[01:44:46] Phase 2.1.1.1 PBP: Partition Driven Placement
[01:45:46] Phase 2.1.1.2 PBP: Clock Region Placement
[01:49:48] Phase 2.1.1.3 PBP: Compute Congestion
[01:49:48] Phase 2.1.1.4 PBP: UpdateTiming
[01:50:19] Phase 2.1.1.5 PBP: Add part constraints
[01:50:19] Phase 2.2 Update Timing before SLR Path Opt
[01:50:19] Phase 2.3 Global Placement Core
[02:01:30] Phase 2.3.1 Physical Synthesis In Placer
[02:05:03] Phase 3 Detail Placement
[02:05:03] Phase 3.1 Commit Multi Column Macros
[02:05:34] Phase 3.2 Commit Most Macros & LUTRAMs
[02:07:05] Phase 3.3 Small Shape DP
[02:07:05] Phase 3.3.1 Small Shape Clustering
[02:08:06] Phase 3.3.2 Flow Legalize Slice Clusters
[02:08:06] Phase 3.3.3 Slice Area Swap
[02:10:09] Phase 3.4 Place Remaining
[02:10:39] Phase 3.5 Re-assign LUT pins
[02:11:10] Phase 3.6 Pipeline Register Optimization
[02:11:10] Phase 3.7 Fast Optimization
[02:12:11] Phase 4 Post Placement Optimization and Clean-Up
[02:12:11] Phase 4.1 Post Commit Optimization
[02:13:42] Phase 4.1.1 Post Placement Optimization
[02:14:13] Phase 4.1.1.1 BUFG Insertion
[02:14:13] Phase 1 Physical Synthesis Initialization
[02:15:13] Phase 4.1.1.2 BUFG Replication
[02:16:15] Phase 4.1.1.3 Replication
[02:18:17] Phase 4.2 Post Placement Cleanup
[02:18:17] Phase 4.3 Placer Reporting
[02:18:17] Phase 4.3.1 Print Estimated Congestion
[02:18:17] Phase 4.4 Final Placement Cleanup
[02:22:52] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 48m 13s 

[02:22:52] Starting logic routing..
[02:24:24] Phase 1 Build RT Design
[02:26:56] Phase 2 Router Initialization
[02:26:56] Phase 2.1 Fix Topology Constraints
[02:31:31] Phase 2.2 Pre Route Cleanup
[02:32:01] Phase 2.3 Global Clock Net Routing
[02:32:31] Phase 2.4 Update Timing
[02:35:35] Phase 2.5 Update Timing for Bus Skew
[02:35:35] Phase 2.5.1 Update Timing
[02:37:07] Phase 3 Initial Routing
[02:37:07] Phase 3.1 Global Routing
[02:38:38] Phase 4 Rip-up And Reroute
[02:38:38] Phase 4.1 Global Iteration 0
[02:45:45] Phase 4.2 Global Iteration 1
[02:47:16] Phase 4.3 Global Iteration 2
[02:48:18] Phase 5 Delay and Skew Optimization
[02:48:18] Phase 5.1 Delay CleanUp
[02:48:18] Phase 5.1.1 Update Timing
[02:49:50] Phase 5.2 Clock Skew Optimization
[02:50:20] Phase 6 Post Hold Fix
[02:50:20] Phase 6.1 Hold Fix Iter
[02:50:20] Phase 6.1.1 Update Timing
[02:51:21] Phase 7 Leaf Clock Prog Delay Opt
[02:52:23] Phase 8 Route finalize
[02:52:53] Phase 9 Verifying routed nets
[02:52:53] Phase 10 Depositing Routes
[02:53:54] Phase 11 Post Router Timing
[02:53:54] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 31m 02s 

[02:53:54] Starting bitstream generation..
[03:13:17] Creating bitmap...
[03:25:31] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[03:25:31] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 31m 37s 
[03:27:50] Run vpl: Step impl: Completed
[03:27:51] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [03:27:51] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:18 ; elapsed = 02:42:23 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 63517 ; free virtual = 112940
INFO: [v++ 60-1443] [03:27:51] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.rtd -o /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [03:27:58] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65684 ; free virtual = 115152
INFO: [v++ 60-1443] [03:27:58] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 31573468 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4021 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8928 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/aes192Cfb1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18652 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (31634778 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [03:27:58] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65651 ; free virtual = 115149
INFO: [v++ 60-1443] [03:27:58] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [03:27:59] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 66242 ; free virtual = 115157
INFO: [v++ 60-1443] [03:27:59] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/link/run_link
INFO: [v++ 60-1441] [03:27:59] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 66242 ; free virtual = 115157
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/system_estimate_aes192Cfb1.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.ltx
INFO: [v++ 60-586] Created aes192Cfb1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/v++_link_aes192Cfb1_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes192Cfb1/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb1/aes192Cfb1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 43m 43s
INFO: [v++ 60-1653] Closing dispatch client.
