#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr  5 14:55:50 2022
# Process ID: 7400
# Current directory: H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/load_test_h/xsim_script.tcl}
# Log file: H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/xsim.log
# Journal file: H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog\xsim.jou
# Running On: rosa, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 12, Host memory: 17102 MB
#-----------------------------------------------------------
source xsim.dir/load_test_h/xsim_script.tcl
# xsim {load_test_h} -autoloadwcfg -tclbatch {load_test_h.tcl}
Time resolution is 1 ps
source load_test_h.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "345000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 405 ns : File "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h.autotb.v" Line 343
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr  5 14:55:52 2022...
