// Seed: 3774175343
module module_0 (
    input wire id_0,
    output wire id_1,
    input tri id_2,
    input supply0 id_3,
    output tri1 id_4
);
  assign id_1 = id_2;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_9 = 32'd1
) (
    input wor id_0,
    input wand _id_1,
    input wor id_2,
    output wire id_3,
    output tri id_4,
    output logic id_5,
    output uwire id_6,
    output tri id_7,
    input uwire id_8,
    input tri0 _id_9,
    output tri0 id_10,
    output wand id_11,
    output supply0 id_12
);
  parameter [id_1 : id_9] id_14 = -1;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_8,
      id_0,
      id_10
  );
  always force id_5 = id_14;
  wire [1 : id_1] id_15;
  initial repeat ({id_0 <= id_1{-1}}) id_5 = 1;
endmodule
