 module testbench();
 
logic   CLOCK_50;
logic [3:0] KEY;
logic [6:0] HEX0, HEX1, HEX2, Hex3;

logic [12:0] DRAM_ADDR;			
logic [31:0] DRAM_DQ;			
logic [1:0] DRAM_BA;			
logic [3:0] DRAM_DQM;			
logic  DRAM_RAS_N;		
logic  DRAM_CAS_N;		
logic  DRAM_CKE;			
logic  DRAM_WE_N;			
logic  DRAM_CS_N;			
logic  DRAM_CLK;

			