{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729801260644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729801260644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 17:21:00 2024 " "Processing started: Thu Oct 24 17:21:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729801260644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729801260644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729801260644 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729801261003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/decoder3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_8bit " "Found entity 1: FullAdder_8bit" {  } { { "FullAdder_8bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REG " "Found entity 1: BANK_REG" {  } { { "BANK_REG.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_extensor " "Found entity 1: MBR_extensor" {  } { { "MBR_extensor.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MBR_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_init " "Found entity 1: LV_init" {  } { { "LV_init.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/LV_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_init " "Found entity 1: CPP_init" {  } { { "CPP_init.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPP_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261628 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_TEST " "Found entity 1: RAM_TEST" {  } { { "RAM_TEST.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/RAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER4bit " "Found entity 1: REGISTER4bit" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER_ULA " "Found entity 1: SHIFTER_ULA" {  } { { "SHIFTER_ULA.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/SHIFTER_ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729801261659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729801261659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729801261690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER_ULA SHIFTER_ULA:inst " "Elaborating entity \"SHIFTER_ULA\" for hierarchy \"SHIFTER_ULA:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 592 784 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit SHIFTER_ULA:inst\|ULA_32bit:inst " "Elaborating entity \"ULA_32bit\" for hierarchy \"SHIFTER_ULA:inst\|ULA_32bit:inst\"" {  } { { "SHIFTER_ULA.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/SHIFTER_ULA.bdf" { { 440 384 568 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4 " "Elaborating entity \"ULA_8bit\" for hierarchy \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\"" {  } { { "ULA_32bit.bdf" "inst4" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_32bit.bdf" { { 1216 632 800 1408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8 " "Elaborating entity \"ULA_1bit\" for hierarchy \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\"" {  } { { "ULA_8bit.bdf" "inst8" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_8bit.bdf" { { 1208 952 1048 1400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_1bit SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst " "Elaborating entity \"FullAdder_1bit\" for hierarchy \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\"" {  } { { "ULA_1bit.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 288 736 880 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborating entity \"XOR3\" for hierarchy \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "inst9" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborated megafunction instantiation \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801261769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4 SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborating entity \"XOR4\" for hierarchy \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "inst8" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborated megafunction instantiation \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801261784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2 " "Elaborating entity \"decoder2to4\" for hierarchy \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2\"" {  } { { "ULA_1bit.bdf" "inst2" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 400 496 592 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REG BANK_REG:inst2 " "Elaborating entity \"BANK_REG\" for hierarchy \"BANK_REG:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 192 88 312 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR BANK_REG:inst2\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"BANK_REG:inst2\|MAR:inst\"" {  } { { "BANK_REG.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { -112 328 560 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst " "Elaborating entity \"REGISTER32bit\" for hierarchy \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/MAR.bdf" { { 24 632 888 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 152 464 648 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801261987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR BANK_REG:inst2\|MBR:inst5 " "Elaborating entity \"MBR\" for hierarchy \"BANK_REG:inst2\|MBR:inst5\"" {  } { { "BANK_REG.bdf" "inst5" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 304 312 584 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801262003 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "REGISTER32bit inst " "Block or symbol \"REGISTER32bit\" of instance \"inst\" overlaps another block or symbol" {  } { { "MBR.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MBR.bdf" { { 88 488 744 280 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1729801262003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR BANK_REG:inst2\|MDR:inst3 " "Elaborating entity \"MDR\" for hierarchy \"BANK_REG:inst2\|MDR:inst3\"" {  } { { "BANK_REG.bdf" "inst3" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 24 328 568 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801262019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H BANK_REG:inst2\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"BANK_REG:inst2\|H:inst10\"" {  } { { "BANK_REG.bdf" "inst10" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 1144 384 576 1272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801262034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC BANK_REG:inst2\|PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"BANK_REG:inst2\|PC:inst4\"" {  } { { "BANK_REG.bdf" "inst4" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 160 312 584 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801262050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP BANK_REG:inst2\|SP:inst1 " "Elaborating entity \"SP\" for hierarchy \"BANK_REG:inst2\|SP:inst1\"" {  } { { "BANK_REG.bdf" "inst1" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 448 384 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801262065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV BANK_REG:inst2\|LV:inst2 " "Elaborating entity \"LV\" for hierarchy \"BANK_REG:inst2\|LV:inst2\"" {  } { { "BANK_REG.bdf" "inst2" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 584 384 576 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801262081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_init BANK_REG:inst2\|LV:inst2\|LV_init:inst2 " "Elaborating entity \"LV_init\" for hierarchy \"BANK_REG:inst2\|LV:inst2\|LV_init:inst2\"" {  } { { "LV.bdf" "inst2" { Schematic "C:/Users/elcio/Documents/MIC1/LV.bdf" { { 304 480 616 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801262097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP BANK_REG:inst2\|CPP:inst6 " "Elaborating entity \"CPP\" for hierarchy \"BANK_REG:inst2\|CPP:inst6\"" {  } { { "BANK_REG.bdf" "inst6" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 720 384 576 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801262097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS BANK_REG:inst2\|TOS:inst7 " "Elaborating entity \"TOS\" for hierarchy \"BANK_REG:inst2\|TOS:inst7\"" {  } { { "BANK_REG.bdf" "inst7" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 872 384 576 1000 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801262112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC BANK_REG:inst2\|OPC:inst8 " "Elaborating entity \"OPC\" for hierarchy \"BANK_REG:inst2\|OPC:inst8\"" {  } { { "BANK_REG.bdf" "inst8" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 1008 384 576 1136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729801262128 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\] ADDRESS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"ADDRESS\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\] ADDRESS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"ADDRESS\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\] ADDRESS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"ADDRESS\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\] ADDRESS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"ADDRESS\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\] ADDRESS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"ADDRESS\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\] ADDRESS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"ADDRESS\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\] ADDRESS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"ADDRESS\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\] ADDRESS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"ADDRESS\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\] ADDRESS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"ADDRESS\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\] ADDRESS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"ADDRESS\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\] ADDRESS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"ADDRESS\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\] ADDRESS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"ADDRESS\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\] ADDRESS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"ADDRESS\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\] ADDRESS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"ADDRESS\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\] ADDRESS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"ADDRESS\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\] ADDRESS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"ADDRESS\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\] ADDRESS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"ADDRESS\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\] ADDRESS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"ADDRESS\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\] ADDRESS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"ADDRESS\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\] ADDRESS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"ADDRESS\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\] ADDRESS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"ADDRESS\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\] ADDRESS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"ADDRESS\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\] ADDRESS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"ADDRESS\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\] ADDRESS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"ADDRESS\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\] ADDRESS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"ADDRESS\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\] ADDRESS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"ADDRESS\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\] ADDRESS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"ADDRESS\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\] ADDRESS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"ADDRESS\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\] ADDRESS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"ADDRESS\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\] ADDRESS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"ADDRESS\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\] ADDRESS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"ADDRESS\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\] ADDRESS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"ADDRESS\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] OUT_MBR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"OUT_MBR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] OUT_MBR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"OUT_MBR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] OUT_MBR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"OUT_MBR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] OUT_MBR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"OUT_MBR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] OUT_MBR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"OUT_MBR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] OUT_MBR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"OUT_MBR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] OUT_MBR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"OUT_MBR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] OUT_MBR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"OUT_MBR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\] OUT_MEM\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"OUT_MEM\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\] OUT_MEM\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"OUT_MEM\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\] OUT_MEM\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"OUT_MEM\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\] OUT_MEM\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"OUT_MEM\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\] OUT_MEM\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"OUT_MEM\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\] OUT_MEM\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"OUT_MEM\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\] OUT_MEM\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"OUT_MEM\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\] OUT_MEM\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"OUT_MEM\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\] OUT_MEM\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"OUT_MEM\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\] OUT_MEM\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"OUT_MEM\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\] OUT_MEM\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"OUT_MEM\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\] OUT_MEM\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"OUT_MEM\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\] OUT_MEM\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"OUT_MEM\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\] OUT_MEM\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"OUT_MEM\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\] OUT_MEM\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"OUT_MEM\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\] OUT_MEM\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"OUT_MEM\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\] OUT_MEM\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"OUT_MEM\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\] OUT_MEM\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"OUT_MEM\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\] OUT_MEM\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"OUT_MEM\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\] OUT_MEM\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"OUT_MEM\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\] OUT_MEM\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"OUT_MEM\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\] OUT_MEM\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"OUT_MEM\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\] OUT_MEM\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"OUT_MEM\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\] OUT_MEM\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"OUT_MEM\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\] OUT_MEM\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"OUT_MEM\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\] OUT_MEM\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"OUT_MEM\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\] OUT_MEM\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"OUT_MEM\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\] OUT_MEM\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"OUT_MEM\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\] OUT_MEM\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"OUT_MEM\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\] OUT_MEM\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"OUT_MEM\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\] OUT_MEM\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"OUT_MEM\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\] OUT_MEM\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"OUT_MEM\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] A\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"A\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] A\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"A\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] A\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"A\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] A\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"A\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] A\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"A\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] A\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"A\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] A\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"A\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] A\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"A\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] A\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"A\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] A\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"A\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] A\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"A\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] A\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"A\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] A\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"A\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] A\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"A\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] A\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"A\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] A\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"A\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] A\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"A\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] A\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"A\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] A\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"A\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] A\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"A\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] A\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"A\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] A\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"A\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] A\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"A\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] A\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"A\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"A\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"A\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"A\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"A\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"A\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"A\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"A\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"A\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729801262940 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1729801262940 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[24\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[24\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[0\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[0\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[1\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[1\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[2\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[2\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[3\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[3\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[4\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[4\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[5\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[5\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[6\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[6\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[7\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[7\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[15\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[15\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[14\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[14\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[13\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[13\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[12\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[12\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[11\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[11\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[10\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[10\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[9\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[9\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[8\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[8\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[23\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[23\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[22\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[22\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[21\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[21\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[20\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[20\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[19\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[19\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[18\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[18\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[17\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[17\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[16\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[16\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[31\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[31\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[30\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[30\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[29\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[29\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[28\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[28\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[27\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[27\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[26\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[26\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[25\] SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[25\]\" to the node \"SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729801262956 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1729801262956 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER8bit.bdf" { { 728 1080 1144 808 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER8bit.bdf" { { 160 1080 1144 240 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1729801262972 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1729801262972 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729801263972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801263972 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[6\] " "No output dependent on input pin \"MIR\[6\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 -320 -144 248 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729801264050 "|DATAPATH|MIR[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1729801264050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1041 " "Implemented 1041 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "78 " "Implemented 78 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729801264050 ""} { "Info" "ICUT_CUT_TM_OPINS" "202 " "Implemented 202 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729801264050 ""} { "Info" "ICUT_CUT_TM_LCELLS" "761 " "Implemented 761 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729801264050 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729801264050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 218 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 218 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729801264097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 17:21:04 2024 " "Processing ended: Thu Oct 24 17:21:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729801264097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729801264097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729801264097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729801264097 ""}
