
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3580 
WARNING: [Synth 8-2611] redeclaration of ansi port rden is not allowed [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/collection.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port buf_out is not allowed [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/collection.v:57]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo with formal parameter declaration list [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/fifo.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 835.250 ; gain = 186.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'collection' [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/collection.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/collection.v:136]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/MCI/MicroController/SPI/read/collection/collection/collection.runs/synth_1/.Xil/Vivado-13908-DESKTOP-P49DHPK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [D:/MCI/MicroController/SPI/read/collection/collection/collection.runs/synth_1/.Xil/Vivado-13908-DESKTOP-P49DHPK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'wrapper' [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/wrapper.v:23]
	Parameter WAIT_LIMIT bound to: 28'b0101111101011110000100000000 
	Parameter READ_STATUS bound to: 8'b00000101 
	Parameter WRITE_STATUS bound to: 8'b00000001 
	Parameter WRITE_ENABLE bound to: 8'b00000110 
	Parameter PAGE_PROGRAM bound to: 8'b00000010 
	Parameter READ_DATA bound to: 8'b00000011 
	Parameter SECTOR_ERASE bound to: 8'b00100000 
	Parameter IDLE bound to: 5'b00000 
	Parameter ERASE1 bound to: 5'b00001 
	Parameter ERASE2 bound to: 5'b00010 
	Parameter PAGEP1 bound to: 5'b00011 
	Parameter PAGEP2 bound to: 5'b00100 
	Parameter SENDD bound to: 5'b00101 
	Parameter END bound to: 5'b00110 
	Parameter WRE1 bound to: 5'b00111 
	Parameter WRE2 bound to: 5'b01000 
	Parameter RDST1 bound to: 5'b01001 
	Parameter RDST2 bound to: 5'b01010 
	Parameter STCHCK bound to: 5'b01011 
	Parameter READD1 bound to: 5'b01100 
	Parameter READD2 bound to: 5'b01101 
WARNING: [Synth 8-567] referenced signal 'status_reg' should be on the sensitivity list [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/wrapper.v:117]
WARNING: [Synth 8-567] referenced signal 'flag' should be on the sensitivity list [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/wrapper.v:117]
WARNING: [Synth 8-567] referenced signal 'buf_full' should be on the sensitivity list [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/wrapper.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/wrapper.v:165]
INFO: [Synth 8-6155] done synthesizing module 'wrapper' (2#1) [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/fifo.v:25]
	Parameter BUF_SIZE bound to: 237 - type: integer 
	Parameter BUF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/fifo.v:25]
INFO: [Synth 8-6157] synthesizing module 'flash_cms' [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/flash_cms.v:23]
	Parameter READ_STATUS bound to: 8'b00000101 
	Parameter WRITE_STATUS bound to: 8'b00000001 
	Parameter WRITE_ENABLE bound to: 8'b00000110 
	Parameter PAGE_PROGRAM bound to: 8'b00000010 
	Parameter READ_DATA bound to: 8'b00000011 
	Parameter SECTOR_ERASE bound to: 8'b00100000 
	Parameter IDLE bound to: 3'b000 
	Parameter WAIT bound to: 3'b001 
	Parameter SEND_OP bound to: 3'b010 
	Parameter GET_DATA bound to: 3'b011 
	Parameter SEND_DATA bound to: 3'b100 
	Parameter SEND_ADDRESS bound to: 3'b101 
	Parameter WAIT_FOR_DIN bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/counter.v:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/counter.v:1]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (4#1) [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/counter.v:1]
WARNING: [Synth 8-567] referenced signal 'command_reg' should be on the sensitivity list [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/flash_cms.v:127]
WARNING: [Synth 8-567] referenced signal 'numByte_read_reg' should be on the sensitivity list [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/flash_cms.v:127]
WARNING: [Synth 8-567] referenced signal 'last_in_reg' should be on the sensitivity list [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/flash_cms.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/flash_cms.v:170]
INFO: [Synth 8-6155] done synthesizing module 'flash_cms' (5#1) [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/flash_cms.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'flash_cms_inst'. This will prevent further optimization [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/collection.v:258]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_inst'. This will prevent further optimization [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/collection.v:236]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'wrapper_inst'. This will prevent further optimization [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/collection.v:189]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/collection.v:136]
INFO: [Synth 8-6155] done synthesizing module 'collection' (6#1) [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/collection.v:24]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/MCI/MicroController/SPI/read/collection/collection/collection.runs/synth_1/.Xil/Vivado-13908-DESKTOP-P49DHPK/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (7#1) [D:/MCI/MicroController/SPI/read/collection/collection/collection.runs/synth_1/.Xil/Vivado-13908-DESKTOP-P49DHPK/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/MCI/MicroController/SPI/read/collection/collection/collection.runs/synth_1/.Xil/Vivado-13908-DESKTOP-P49DHPK/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (8#1) [D:/MCI/MicroController/SPI/read/collection/collection/collection.runs/synth_1/.Xil/Vivado-13908-DESKTOP-P49DHPK/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0_inst'. This will prevent further optimization [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 877.250 ; gain = 228.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 877.250 ; gain = 228.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 877.250 ; gain = 228.312
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
create_clock: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.789 ; gain = 3.816
Finished Parsing XDC File [d:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Parsing XDC File [d:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0_inst'
Finished Parsing XDC File [d:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0_inst'
Parsing XDC File [d:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'collection_inst/ila_0_inst'
Finished Parsing XDC File [d:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'collection_inst/ila_0_inst'
Parsing XDC File [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/constrs_1/imports/collection/top.xdc]
Finished Parsing XDC File [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/constrs_1/imports/collection/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/constrs_1/imports/collection/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
write_xdc: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1023.750 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1023.750 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:01:14 . Memory (MB): peak = 1023.750 ; gain = 374.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:01:14 . Memory (MB): peak = 1023.750 ; gain = 374.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for collection_inst/ila_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:01:14 . Memory (MB): peak = 1023.750 ; gain = 374.812
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ps_reg' in module 'wrapper'
INFO: [Synth 8-5546] ROM "ld_adr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/fifo.v:66]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                   00000000000001 |                            00000
                    WRE1 |                   00000000000010 |                            00111
                    WRE2 |                   00000000001000 |                            01000
                   RDST1 |                   00000000010000 |                            01001
                   RDST2 |                   00000000100000 |                            01010
                  STCHCK |                   01000000000000 |                            01011
                  ERASE1 |                   10000000000000 |                            00001
                  ERASE2 |                   00100000000000 |                            00010
                  PAGEP1 |                   00000100000000 |                            00011
                  PAGEP2 |                   00001000000000 |                            00100
                   SENDD |                   00000010000000 |                            00101
                     END |                   00000001000000 |                            00110
                  READD1 |                   00000000000100 |                            01100
                  READD2 |                   00010000000000 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps_reg' using encoding 'one-hot' in module 'wrapper'
WARNING: [Synth 8-327] inferring latch for variable 'SCK_reg' [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/flash_cms.v:173]
WARNING: [Synth 8-327] inferring latch for variable 'CSbar_reg' [D:/MCI/MicroController/SPI/read/collection/collection/collection.srcs/sources_1/imports/collection/flash_cms.v:172]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1023.750 ; gain = 374.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 3     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flash_cms 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 3     
Module collection 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1023.750 ; gain = 374.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo:       | buf_mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance collection_inst/fifo_inst/i_2/buf_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_inst/clk_out1' to pin 'clk_wiz_0_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1023.750 ; gain = 374.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1023.750 ; gain = 374.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo:       | buf_mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'collection_inst/fifo_inst/rd_ptr_reg_rep[6]' (FDCE) to 'collection_inst/fifo_inst/rd_ptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'collection_inst/fifo_inst/rd_ptr_reg_rep[5]' (FDCE) to 'collection_inst/fifo_inst/rd_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'collection_inst/fifo_inst/rd_ptr_reg_rep[4]' (FDCE) to 'collection_inst/fifo_inst/rd_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'collection_inst/fifo_inst/rd_ptr_reg_rep[3]' (FDCE) to 'collection_inst/fifo_inst/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'collection_inst/fifo_inst/rd_ptr_reg_rep[2]' (FDCE) to 'collection_inst/fifo_inst/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'collection_inst/fifo_inst/rd_ptr_reg_rep[1]' (FDCE) to 'collection_inst/fifo_inst/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'collection_inst/fifo_inst/rd_ptr_reg_rep[0]' (FDCE) to 'collection_inst/fifo_inst/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'collection_inst/fifo_inst/rd_ptr_reg_rep[7]' (FDCE) to 'collection_inst/fifo_inst/rd_ptr_reg[7]'
INFO: [Synth 8-6837] The timing for the instance collection_inst/fifo_inst/buf_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1023.750 ; gain = 374.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1027.629 ; gain = 378.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1027.629 ; gain = 378.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1027.629 ; gain = 378.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1027.629 ; gain = 378.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1027.648 ; gain = 378.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1027.648 ; gain = 378.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
|2     |vio_0         |         1|
|3     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ila_0     |     1|
|3     |vio_0     |     1|
|4     |CARRY4    |    20|
|5     |LUT1      |    32|
|6     |LUT2      |    41|
|7     |LUT3      |    40|
|8     |LUT4      |    86|
|9     |LUT5      |    44|
|10    |LUT6      |    60|
|11    |RAMB18E1  |     1|
|12    |FDCE      |    63|
|13    |FDRE      |   181|
|14    |FDSE      |     1|
|15    |LD        |     2|
|16    |IBUF      |     2|
|17    |OBUF      |     3|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+------------------------+------+
|      |Instance           |Module                  |Cells |
+------+-------------------+------------------------+------+
|1     |top                |                        |   612|
|2     |  collection_inst  |collection              |   571|
|3     |    wrapper_inst   |wrapper                 |   157|
|4     |    fifo_inst      |fifo                    |    75|
|5     |    flash_cms_inst |flash_cms               |   263|
|6     |      bitCounter   |counter                 |   127|
|7     |      sckcounter   |counter__parameterized0 |     9|
+------+-------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1027.648 ; gain = 378.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1027.648 ; gain = 232.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1027.648 ; gain = 378.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:55 . Memory (MB): peak = 1036.824 ; gain = 630.812
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MCI/MicroController/SPI/read/collection/collection/collection.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 23 18:53:12 2023...
