ARM GAS  /tmp/cc5qt6vM.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_timebase_tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_InitTick,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_InitTick
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_InitTick:
  24              	.LFB65:
  25              		.file 1 "Core/Src/stm32f1xx_hal_timebase_tim.c"
   1:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @file    stm32f1xx_hal_timebase_TIM.c
   5:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  17:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  19:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  21:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal.h"
  23:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal_tim.h"
  24:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  25:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  26:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  27:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim7;
  30:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  31:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  32:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  33:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
ARM GAS  /tmp/cc5qt6vM.s 			page 2


  34:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM7 as a time base source.
  35:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  36:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  37:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  39:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  42:Core/Src/stm32f1xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
  26              		.loc 1 43 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 00B5     		push	{lr}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 89B0     		sub	sp, sp, #36
  35              		.cfi_def_cfa_offset 40
  36              	.LVL1:
  44:Core/Src/stm32f1xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  45:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  46:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  47:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  48:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /*Configure the TIM7 IRQ priority */
  49:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
  37              		.loc 1 49 0
  38 0004 0022     		movs	r2, #0
  39 0006 0146     		mov	r1, r0
  40 0008 3720     		movs	r0, #55
  41              	.LVL2:
  42 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  43              	.LVL3:
  50:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  51:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable the TIM7 global Interrupt */
  52:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM7_IRQn);
  44              		.loc 1 52 0
  45 000e 3720     		movs	r0, #55
  46 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  47              	.LVL4:
  48              	.LBB2:
  53:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM7 clock */
  54:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_RCC_TIM7_CLK_ENABLE();
  49              		.loc 1 54 0
  50 0014 154B     		ldr	r3, .L6
  51 0016 DA69     		ldr	r2, [r3, #28]
  52 0018 42F02002 		orr	r2, r2, #32
  53 001c DA61     		str	r2, [r3, #28]
  54 001e DB69     		ldr	r3, [r3, #28]
  55 0020 03F02003 		and	r3, r3, #32
  56 0024 0193     		str	r3, [sp, #4]
  57 0026 019B     		ldr	r3, [sp, #4]
  58              	.LBE2:
  55:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  56:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Get clock configuration */
  57:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
ARM GAS  /tmp/cc5qt6vM.s 			page 3


  59              		.loc 1 57 0
  60 0028 02A9     		add	r1, sp, #8
  61 002a 03A8     		add	r0, sp, #12
  62 002c FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  63              	.LVL5:
  58:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  59:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute TIM7 clock */
  60:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  64              		.loc 1 60 0
  65 0030 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  66              	.LVL6:
  67 0034 4300     		lsls	r3, r0, #1
  68              	.LVL7:
  61:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  62:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  69              		.loc 1 62 0
  70 0036 0E48     		ldr	r0, .L6+4
  71 0038 A0FB0323 		umull	r2, r3, r0, r3
  72              	.LVL8:
  73 003c 9B0C     		lsrs	r3, r3, #18
  74 003e 013B     		subs	r3, r3, #1
  75              	.LVL9:
  63:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  64:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIM7 */
  65:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim7.Instance = TIM7;
  76              		.loc 1 65 0
  77 0040 0C48     		ldr	r0, .L6+8
  78 0042 0D4A     		ldr	r2, .L6+12
  79 0044 0260     		str	r2, [r0]
  66:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  67:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  68:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  69:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  70:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + ClockDivision = 0
  71:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Counter direction = Up
  72:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  73:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim7.Init.Period = (1000000U / 1000U) - 1U;
  80              		.loc 1 73 0
  81 0046 40F2E732 		movw	r2, #999
  82 004a C260     		str	r2, [r0, #12]
  74:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim7.Init.Prescaler = uwPrescalerValue;
  83              		.loc 1 74 0
  84 004c 4360     		str	r3, [r0, #4]
  75:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim7.Init.ClockDivision = 0;
  85              		.loc 1 75 0
  86 004e 0023     		movs	r3, #0
  87              	.LVL10:
  88 0050 0361     		str	r3, [r0, #16]
  76:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  89              		.loc 1 76 0
  90 0052 8360     		str	r3, [r0, #8]
  77:Core/Src/stm32f1xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
  91              		.loc 1 77 0
  92 0054 FFF7FEFF 		bl	HAL_TIM_Base_Init
  93              	.LVL11:
  94 0058 18B1     		cbz	r0, .L5
  78:Core/Src/stm32f1xx_hal_timebase_tim.c ****   {
ARM GAS  /tmp/cc5qt6vM.s 			page 4


  79:Core/Src/stm32f1xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  80:Core/Src/stm32f1xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim7);
  81:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
  82:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  83:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Return function status */
  84:Core/Src/stm32f1xx_hal_timebase_tim.c ****   return HAL_ERROR;
  95              		.loc 1 84 0
  96 005a 0120     		movs	r0, #1
  97              	.L2:
  85:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
  98              		.loc 1 85 0
  99 005c 09B0     		add	sp, sp, #36
 100              		.cfi_remember_state
 101              		.cfi_def_cfa_offset 4
 102              		@ sp needed
 103 005e 5DF804FB 		ldr	pc, [sp], #4
 104              	.L5:
 105              		.cfi_restore_state
  80:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 106              		.loc 1 80 0
 107 0062 0448     		ldr	r0, .L6+8
 108 0064 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 109              	.LVL12:
 110 0068 F8E7     		b	.L2
 111              	.L7:
 112 006a 00BF     		.align	2
 113              	.L6:
 114 006c 00100240 		.word	1073876992
 115 0070 83DE1B43 		.word	1125899907
 116 0074 00000000 		.word	htim7
 117 0078 00140040 		.word	1073746944
 118              		.cfi_endproc
 119              	.LFE65:
 121              		.section	.text.HAL_SuspendTick,"ax",%progbits
 122              		.align	1
 123              		.global	HAL_SuspendTick
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 127              		.fpu softvfp
 129              	HAL_SuspendTick:
 130              	.LFB66:
  86:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  87:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  88:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
  89:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM7 update interrupt.
  90:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
  91:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
  92:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  93:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
  94:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 131              		.loc 1 94 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 0, uses_anonymous_args = 0
 135              		@ link register save eliminated.
  95:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Disable TIM7 update Interrupt */
ARM GAS  /tmp/cc5qt6vM.s 			page 5


  96:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim7, TIM_IT_UPDATE);
 136              		.loc 1 96 0
 137 0000 034B     		ldr	r3, .L9
 138 0002 1A68     		ldr	r2, [r3]
 139 0004 D368     		ldr	r3, [r2, #12]
 140 0006 23F00103 		bic	r3, r3, #1
 141 000a D360     		str	r3, [r2, #12]
 142 000c 7047     		bx	lr
 143              	.L10:
 144 000e 00BF     		.align	2
 145              	.L9:
 146 0010 00000000 		.word	htim7
 147              		.cfi_endproc
 148              	.LFE66:
 150              		.section	.text.HAL_ResumeTick,"ax",%progbits
 151              		.align	1
 152              		.global	HAL_ResumeTick
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 156              		.fpu softvfp
 158              	HAL_ResumeTick:
 159              	.LFB67:
  97:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
  98:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  99:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
 100:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 101:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM7 update interrupt.
 102:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
 103:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
 104:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
 105:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 106:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 160              		.loc 1 106 0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164              		@ link register save eliminated.
 107:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM7 Update interrupt */
 108:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim7, TIM_IT_UPDATE);
 165              		.loc 1 108 0
 166 0000 034B     		ldr	r3, .L12
 167 0002 1A68     		ldr	r2, [r3]
 168 0004 D368     		ldr	r3, [r2, #12]
 169 0006 43F00103 		orr	r3, r3, #1
 170 000a D360     		str	r3, [r2, #12]
 171 000c 7047     		bx	lr
 172              	.L13:
 173 000e 00BF     		.align	2
 174              	.L12:
 175 0010 00000000 		.word	htim7
 176              		.cfi_endproc
 177              	.LFE67:
 179              		.comm	htim7,72,4
 180              		.text
 181              	.Letext0:
 182              		.file 2 "/usr/include/newlib/machine/_default_types.h"
ARM GAS  /tmp/cc5qt6vM.s 			page 6


 183              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 184              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 185              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 186              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f105xc.h"
 187              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 188              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 189              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 190              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 191              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 192              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cc5qt6vM.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_timebase_tim.c
     /tmp/cc5qt6vM.s:16     .text.HAL_InitTick:0000000000000000 $t
     /tmp/cc5qt6vM.s:23     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/cc5qt6vM.s:114    .text.HAL_InitTick:000000000000006c $d
                            *COM*:0000000000000048 htim7
     /tmp/cc5qt6vM.s:122    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/cc5qt6vM.s:129    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/cc5qt6vM.s:146    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/cc5qt6vM.s:151    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/cc5qt6vM.s:158    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/cc5qt6vM.s:175    .text.HAL_ResumeTick:0000000000000010 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
