$date
	Tue Feb 18 10:57:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_tb $end
$var wire 32 ! q [31:0] $end
$var reg 1 " clk $end
$var reg 32 # d [31:0] $end
$var reg 1 $ en $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % d [31:0] $end
$var wire 1 $ en $end
$var reg 32 & q [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0"
b11111111111111111111111111111111 #
b11111111111111111111111111111111 %
#15000
1"
#20000
0"
b1111000011110000111100001111 #
b1111000011110000111100001111 %
#25000
1"
#30000
0"
b11111111111111111111111111111111 #
b11111111111111111111111111111111 %
1$
#35000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
1"
#40000
0"
b1111000011110000111100001111 #
b1111000011110000111100001111 %
#45000
b1111000011110000111100001111 !
b1111000011110000111100001111 &
1"
#50000
0"
b0 #
b0 %
#55000
b0 !
b0 &
1"
#60000
0"
