
m_field_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060c4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  08006298  08006298  00007298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006814  08006814  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006814  08006814  00007814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800681c  0800681c  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800681c  0800681c  0000781c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006820  08006820  00007820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006824  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ca0  200001d4  080069f8  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e74  080069f8  00008e74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d3a1  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d8b  00000000  00000000  000155a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00004a5d  00000000  00000000  00017330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000848  00000000  00000000  0001bd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000062c  00000000  00000000  0001c5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000261ee  00000000  00000000  0001cc04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dd0a  00000000  00000000  00042df2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8c63  00000000  00000000  00050afc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013975f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026f8  00000000  00000000  001397a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  0013be9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800627c 	.word	0x0800627c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	0800627c 	.word	0x0800627c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000fb4:	b510      	push	{r4, lr}
 8000fb6:	b084      	sub	sp, #16
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000fb8:	2400      	movs	r4, #0
 8000fba:	9400      	str	r4, [sp, #0]
 8000fbc:	9401      	str	r4, [sp, #4]
 8000fbe:	9402      	str	r4, [sp, #8]
 8000fc0:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000fc2:	f000 ff0f 	bl	8001de4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000fcc:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000fd0:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000fd2:	221f      	movs	r2, #31
 8000fd4:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000fd8:	2287      	movs	r2, #135	@ 0x87
 8000fda:	f88d 2009 	strb.w	r2, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000fde:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000fe2:	f88d 400b 	strb.w	r4, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000fe6:	f88d 300c 	strb.w	r3, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000fea:	f88d 300d 	strb.w	r3, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000fee:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000ff2:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ff6:	4668      	mov	r0, sp
 8000ff8:	f000 ff12 	bl	8001e20 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000ffc:	2004      	movs	r0, #4
 8000ffe:	f000 feff 	bl	8001e00 <HAL_MPU_Enable>

}
 8001002:	b004      	add	sp, #16
 8001004:	bd10      	pop	{r4, pc}
	...

08001008 <MX_GPIO_Init>:
{
 8001008:	b570      	push	{r4, r5, r6, lr}
 800100a:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	2400      	movs	r4, #0
 800100e:	9409      	str	r4, [sp, #36]	@ 0x24
 8001010:	940a      	str	r4, [sp, #40]	@ 0x28
 8001012:	940b      	str	r4, [sp, #44]	@ 0x2c
 8001014:	940c      	str	r4, [sp, #48]	@ 0x30
 8001016:	940d      	str	r4, [sp, #52]	@ 0x34
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001018:	4b55      	ldr	r3, [pc, #340]	@ (8001170 <MX_GPIO_Init+0x168>)
 800101a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800101c:	f042 0204 	orr.w	r2, r2, #4
 8001020:	631a      	str	r2, [r3, #48]	@ 0x30
 8001022:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001024:	f002 0204 	and.w	r2, r2, #4
 8001028:	9201      	str	r2, [sp, #4]
 800102a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800102c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800102e:	f042 0220 	orr.w	r2, r2, #32
 8001032:	631a      	str	r2, [r3, #48]	@ 0x30
 8001034:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001036:	f002 0220 	and.w	r2, r2, #32
 800103a:	9202      	str	r2, [sp, #8]
 800103c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800103e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001040:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001044:	631a      	str	r2, [r3, #48]	@ 0x30
 8001046:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001048:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800104c:	9203      	str	r2, [sp, #12]
 800104e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001050:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001052:	f042 0202 	orr.w	r2, r2, #2
 8001056:	631a      	str	r2, [r3, #48]	@ 0x30
 8001058:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800105a:	f002 0202 	and.w	r2, r2, #2
 800105e:	9204      	str	r2, [sp, #16]
 8001060:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001062:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001064:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001068:	631a      	str	r2, [r3, #48]	@ 0x30
 800106a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800106c:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8001070:	9205      	str	r2, [sp, #20]
 8001072:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001074:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001076:	f042 0210 	orr.w	r2, r2, #16
 800107a:	631a      	str	r2, [r3, #48]	@ 0x30
 800107c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800107e:	f002 0210 	and.w	r2, r2, #16
 8001082:	9206      	str	r2, [sp, #24]
 8001084:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001086:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001088:	f042 0208 	orr.w	r2, r2, #8
 800108c:	631a      	str	r2, [r3, #48]	@ 0x30
 800108e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001090:	f002 0208 	and.w	r2, r2, #8
 8001094:	9207      	str	r2, [sp, #28]
 8001096:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001098:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800109a:	f042 0201 	orr.w	r2, r2, #1
 800109e:	631a      	str	r2, [r3, #48]	@ 0x30
 80010a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	9308      	str	r3, [sp, #32]
 80010a8:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, USER_LED_GREEN_Pin|USER_LED_BLUE_Pin, GPIO_PIN_RESET);
 80010aa:	4e32      	ldr	r6, [pc, #200]	@ (8001174 <MX_GPIO_Init+0x16c>)
 80010ac:	4622      	mov	r2, r4
 80010ae:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80010b2:	4630      	mov	r0, r6
 80010b4:	f000 ffe2 	bl	800207c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_USER_SW_Pin;
 80010b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010bc:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010c2:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010c4:	2502      	movs	r5, #2
 80010c6:	950b      	str	r5, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIO_USER_SW_GPIO_Port, &GPIO_InitStruct);
 80010c8:	a909      	add	r1, sp, #36	@ 0x24
 80010ca:	482b      	ldr	r0, [pc, #172]	@ (8001178 <MX_GPIO_Init+0x170>)
 80010cc:	f000 fed4 	bl	8001e78 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D0A_Pin|D1A_Pin|D2A_Pin|D3A_Pin
 80010d0:	f64f 33ff 	movw	r3, #64511	@ 0xfbff
 80010d4:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010d6:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80010da:	a909      	add	r1, sp, #36	@ 0x24
 80010dc:	4827      	ldr	r0, [pc, #156]	@ (800117c <MX_GPIO_Init+0x174>)
 80010de:	f000 fecb 	bl	8001e78 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CT0_Pin|CT1_Pin|CT18_Pin|CT19_Pin;
 80010e2:	f640 4306 	movw	r3, #3078	@ 0xc06
 80010e6:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e8:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ec:	a909      	add	r1, sp, #36	@ 0x24
 80010ee:	4630      	mov	r0, r6
 80010f0:	f000 fec2 	bl	8001e78 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CT7_Pin|CT8_Pin|CT23_Pin|CT22_Pin
 80010f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010f8:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010fa:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010fe:	a909      	add	r1, sp, #36	@ 0x24
 8001100:	481f      	ldr	r0, [pc, #124]	@ (8001180 <MX_GPIO_Init+0x178>)
 8001102:	f000 feb9 	bl	8001e78 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CT9_Pin|CT10_Pin|CT11_Pin|CT12_Pin
 8001106:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800110a:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110c:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001110:	a909      	add	r1, sp, #36	@ 0x24
 8001112:	481c      	ldr	r0, [pc, #112]	@ (8001184 <MX_GPIO_Init+0x17c>)
 8001114:	f000 feb0 	bl	8001e78 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USER_LED_GREEN_Pin|USER_LED_BLUE_Pin;
 8001118:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 800111c:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111e:	2301      	movs	r3, #1
 8001120:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001122:	950b      	str	r5, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001124:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001126:	a909      	add	r1, sp, #36	@ 0x24
 8001128:	4630      	mov	r0, r6
 800112a:	f000 fea5 	bl	8001e78 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800112e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001132:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001134:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001138:	2303      	movs	r3, #3
 800113a:	930c      	str	r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800113c:	2307      	movs	r3, #7
 800113e:	930d      	str	r3, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001140:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8001144:	a909      	add	r1, sp, #36	@ 0x24
 8001146:	4630      	mov	r0, r6
 8001148:	f000 fe96 	bl	8001e78 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800114c:	230a      	movs	r3, #10
 800114e:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001150:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001152:	950b      	str	r5, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001154:	a909      	add	r1, sp, #36	@ 0x24
 8001156:	4630      	mov	r0, r6
 8001158:	f000 fe8e 	bl	8001e78 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800115c:	4622      	mov	r2, r4
 800115e:	4621      	mov	r1, r4
 8001160:	2028      	movs	r0, #40	@ 0x28
 8001162:	f000 fe0d 	bl	8001d80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001166:	2028      	movs	r0, #40	@ 0x28
 8001168:	f000 fe1a 	bl	8001da0 <HAL_NVIC_EnableIRQ>
}
 800116c:	b00e      	add	sp, #56	@ 0x38
 800116e:	bd70      	pop	{r4, r5, r6, pc}
 8001170:	40023800 	.word	0x40023800
 8001174:	40020400 	.word	0x40020400
 8001178:	40020800 	.word	0x40020800
 800117c:	40021400 	.word	0x40021400
 8001180:	40021800 	.word	0x40021800
 8001184:	40021000 	.word	0x40021000

08001188 <convert_number>:
		if((data & 0x0200) > 0){
 8001188:	f410 7f00 	tst.w	r0, #512	@ 0x200
 800118c:	d002      	beq.n	8001194 <convert_number+0xc>
			value = data & 0x01ff;
 800118e:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8001192:	4770      	bx	lr
			value = -(((~data + 1) & 0x01ff));
 8001194:	4240      	negs	r0, r0
 8001196:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800119a:	4240      	negs	r0, r0
 800119c:	b200      	sxth	r0, r0
}
 800119e:	4770      	bx	lr

080011a0 <read_adc>:
	p_sample = sample;
 80011a0:	4b09      	ldr	r3, [pc, #36]	@ (80011c8 <read_adc+0x28>)
	count = 0;
 80011a2:	2200      	movs	r2, #0
		p_sample->data_port_b = GPIOB->IDR;
 80011a4:	4909      	ldr	r1, [pc, #36]	@ (80011cc <read_adc+0x2c>)
 80011a6:	6909      	ldr	r1, [r1, #16]
 80011a8:	8019      	strh	r1, [r3, #0]
		p_sample->data_port_e = GPIOE->IDR;
 80011aa:	4909      	ldr	r1, [pc, #36]	@ (80011d0 <read_adc+0x30>)
 80011ac:	6909      	ldr	r1, [r1, #16]
 80011ae:	8059      	strh	r1, [r3, #2]
		p_sample->data_port_f = GPIOF->IDR;
 80011b0:	4908      	ldr	r1, [pc, #32]	@ (80011d4 <read_adc+0x34>)
 80011b2:	6909      	ldr	r1, [r1, #16]
 80011b4:	8099      	strh	r1, [r3, #4]
		p_sample->data_port_g = GPIOG->IDR;
 80011b6:	4908      	ldr	r1, [pc, #32]	@ (80011d8 <read_adc+0x38>)
 80011b8:	6909      	ldr	r1, [r1, #16]
 80011ba:	80d9      	strh	r1, [r3, #6]
		p_sample++;
 80011bc:	3308      	adds	r3, #8
	}while(++count < SAMPLE_READ_MAX);
 80011be:	3201      	adds	r2, #1
 80011c0:	f5b2 7f96 	cmp.w	r2, #300	@ 0x12c
 80011c4:	dbee      	blt.n	80011a4 <read_adc+0x4>
}
 80011c6:	4770      	bx	lr
 80011c8:	20000210 	.word	0x20000210
 80011cc:	40020400 	.word	0x40020400
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40021400 	.word	0x40021400
 80011d8:	40021800 	.word	0x40021800

080011dc <send_data>:
void send_data(){
 80011dc:	b500      	push	{lr}
 80011de:	b0d1      	sub	sp, #324	@ 0x144
	sprintf(send_buf, "$STMFIELD,%d,%lu,%d,%lu*%02X\r\n", max_sample.max_ns_adc,max_sample.max_ns_t, max_sample.max_ew_adc, max_sample.max_ew_t, chksum);
 80011e0:	4a10      	ldr	r2, [pc, #64]	@ (8001224 <send_data+0x48>)
 80011e2:	f9b2 3002 	ldrsh.w	r3, [r2, #2]
 80011e6:	21a5      	movs	r1, #165	@ 0xa5
 80011e8:	9102      	str	r1, [sp, #8]
 80011ea:	6891      	ldr	r1, [r2, #8]
 80011ec:	9101      	str	r1, [sp, #4]
 80011ee:	9300      	str	r3, [sp, #0]
 80011f0:	6853      	ldr	r3, [r2, #4]
 80011f2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80011f6:	490c      	ldr	r1, [pc, #48]	@ (8001228 <send_data+0x4c>)
 80011f8:	a805      	add	r0, sp, #20
 80011fa:	f002 fed5 	bl	8003fa8 <siprintf>
	printf("%s",send_buf);
 80011fe:	a905      	add	r1, sp, #20
 8001200:	480a      	ldr	r0, [pc, #40]	@ (800122c <send_data+0x50>)
 8001202:	f002 fe59 	bl	8003eb8 <iprintf>
	HAL_UART_Transmit(esp_uart, (uint8_t*)send_buf, strlen(send_buf), HAL_MAX_DELAY);
 8001206:	a805      	add	r0, sp, #20
 8001208:	f7ff f852 	bl	80002b0 <strlen>
 800120c:	f04f 33ff 	mov.w	r3, #4294967295
 8001210:	b282      	uxth	r2, r0
 8001212:	a905      	add	r1, sp, #20
 8001214:	4806      	ldr	r0, [pc, #24]	@ (8001230 <send_data+0x54>)
 8001216:	6800      	ldr	r0, [r0, #0]
 8001218:	f002 f86e 	bl	80032f8 <HAL_UART_Transmit>
}
 800121c:	b051      	add	sp, #324	@ 0x144
 800121e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001222:	bf00      	nop
 8001224:	200001fc 	.word	0x200001fc
 8001228:	08006298 	.word	0x08006298
 800122c:	080062b8 	.word	0x080062b8
 8001230:	20000b74 	.word	0x20000b74

08001234 <clear_buffer>:
	count = 0;
 8001234:	2100      	movs	r1, #0
	p_sample = sample;
 8001236:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <clear_buffer+0x1c>)
		p_sample->data_port_b = 0;
 8001238:	2200      	movs	r2, #0
 800123a:	801a      	strh	r2, [r3, #0]
		p_sample->data_port_e = 0;
 800123c:	805a      	strh	r2, [r3, #2]
		p_sample->data_port_f = 0;
 800123e:	809a      	strh	r2, [r3, #4]
		p_sample->data_port_g = 0;
 8001240:	80da      	strh	r2, [r3, #6]
		p_sample++;
 8001242:	3308      	adds	r3, #8
	}while(++count < SAMPLE_READ_MAX);
 8001244:	3101      	adds	r1, #1
 8001246:	f5b1 7f96 	cmp.w	r1, #300	@ 0x12c
 800124a:	dbf5      	blt.n	8001238 <clear_buffer+0x4>
}
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	20000210 	.word	0x20000210
 8001254:	00000000 	.word	0x00000000

08001258 <find_max>:
void find_max(){
 8001258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800125c:	b08b      	sub	sp, #44	@ 0x2c
	max_sample.max_ns_adc = 0;
 800125e:	4b80      	ldr	r3, [pc, #512]	@ (8001460 <find_max+0x208>)
 8001260:	2600      	movs	r6, #0
 8001262:	801e      	strh	r6, [r3, #0]
	max_sample.max_ew_adc = 0;
 8001264:	805e      	strh	r6, [r3, #2]
	p_sample = sample;
 8001266:	4d7f      	ldr	r5, [pc, #508]	@ (8001464 <find_max+0x20c>)
	float max_ns_v = 0.0, max_ew_v = 0.0;
 8001268:	f04f 0a00 	mov.w	sl, #0
 800126c:	46d3      	mov	fp, sl
 800126e:	e003      	b.n	8001278 <find_max+0x20>
	} while(++count < SAMPLE_READ_MAX);
 8001270:	3601      	adds	r6, #1
 8001272:	f5b6 7f96 	cmp.w	r6, #300	@ 0x12c
 8001276:	da76      	bge.n	8001366 <find_max+0x10e>
		adc_data_a = p_sample->data_port_f & 0x03ff;
 8001278:	88a8      	ldrh	r0, [r5, #4]
		adc_data_b = (p_sample->data_port_g >> 6) & 0x03ff;
 800127a:	88ea      	ldrh	r2, [r5, #6]
 800127c:	0994      	lsrs	r4, r2, #6
		counter |= ((temp1 & 0x0004) << 21);
 800127e:	0553      	lsls	r3, r2, #21
 8001280:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
		counter |= ((temp1 & 0x0008) << 19);
 8001284:	ea4f 4cc2 	mov.w	ip, r2, lsl #19
 8001288:	f40c 0c80 	and.w	ip, ip, #4194304	@ 0x400000
 800128c:	ea43 030c 	orr.w	r3, r3, ip
		counter |= ((temp1 & 0x0010) << 17);
 8001290:	ea4f 4c42 	mov.w	ip, r2, lsl #17
 8001294:	f40c 1c00 	and.w	ip, ip, #2097152	@ 0x200000
 8001298:	ea4c 0c03 	orr.w	ip, ip, r3
		counter |= ((temp1 & 0x0020) << 15);
 800129c:	03d3      	lsls	r3, r2, #15
 800129e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012a2:	ea43 030c 	orr.w	r3, r3, ip
		temp1 = p_sample->data_port_b;	// CT19-PB11, CT18-PB10
 80012a6:	f8b5 8000 	ldrh.w	r8, [r5]
		temp2 = (temp1 >> 10) & 0x0003;
 80012aa:	f3c8 2c81 	ubfx	ip, r8, #10, #2
		counter |= (temp2 << 18);
 80012ae:	ea43 438c 	orr.w	r3, r3, ip, lsl #18
		temp1 = p_sample->data_port_e;	// CT17-PE15 ... CT9-PB7
 80012b2:	f8b5 c002 	ldrh.w	ip, [r5, #2]
		temp2 = (temp1 >> 7) & 0x01ff;
 80012b6:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
		counter |= (temp2 << 9);
 80012ba:	ea43 234c 	orr.w	r3, r3, ip, lsl #9
		temp2 = temp1 & 0x0003;
 80012be:	f002 0203 	and.w	r2, r2, #3
		counter |= (temp2 << 7);
 80012c2:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
		temp2 = (temp1 >> 11) & 0x001f;
 80012c6:	0ac2      	lsrs	r2, r0, #11
		counter |= (temp2 << 2);
 80012c8:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
		temp2 = (temp1 >> 1) & 0x0003;
 80012cc:	f3c8 0841 	ubfx	r8, r8, #1, #2
		counter |= temp2;
 80012d0:	ea48 0703 	orr.w	r7, r8, r3
		adc_value_a = convert_number(adc_data_a);
 80012d4:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80012d8:	f7ff ff56 	bl	8001188 <convert_number>
 80012dc:	4681      	mov	r9, r0
		adc_value_b = -(convert_number(adc_data_b));			// *Invert to negative value due to the hardware bug
 80012de:	4620      	mov	r0, r4
 80012e0:	f7ff ff52 	bl	8001188 <convert_number>
 80012e4:	b284      	uxth	r4, r0
 80012e6:	4264      	negs	r4, r4
 80012e8:	b224      	sxth	r4, r4
		if(adc_value_a > max_sample.max_ns_adc){
 80012ea:	4b5d      	ldr	r3, [pc, #372]	@ (8001460 <find_max+0x208>)
 80012ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012f0:	454b      	cmp	r3, r9
 80012f2:	da17      	bge.n	8001324 <find_max+0xcc>
			max_sample.max_ns_adc = adc_value_a;
 80012f4:	4b5a      	ldr	r3, [pc, #360]	@ (8001460 <find_max+0x208>)
 80012f6:	f8a3 9000 	strh.w	r9, [r3]
			max_sample.max_ns_t = counter;
 80012fa:	605f      	str	r7, [r3, #4]
			max_ns_v = ((ADC_VREF_P - ADC_VREF_N) * adc_value_a / 512) + ADC_OFFSET;
 80012fc:	4648      	mov	r0, r9
 80012fe:	f7ff f931 	bl	8000564 <__aeabi_i2d>
 8001302:	a351      	add	r3, pc, #324	@ (adr r3, 8001448 <find_max+0x1f0>)
 8001304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001308:	f7ff f996 	bl	8000638 <__aeabi_dmul>
 800130c:	2200      	movs	r2, #0
 800130e:	4b56      	ldr	r3, [pc, #344]	@ (8001468 <find_max+0x210>)
 8001310:	f7ff f992 	bl	8000638 <__aeabi_dmul>
 8001314:	a34e      	add	r3, pc, #312	@ (adr r3, 8001450 <find_max+0x1f8>)
 8001316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131a:	f7fe ffd7 	bl	80002cc <__adddf3>
 800131e:	f7ff fc63 	bl	8000be8 <__aeabi_d2f>
 8001322:	4683      	mov	fp, r0
		if(adc_value_b > max_sample.max_ew_adc){
 8001324:	4b4e      	ldr	r3, [pc, #312]	@ (8001460 <find_max+0x208>)
 8001326:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800132a:	42a3      	cmp	r3, r4
 800132c:	da16      	bge.n	800135c <find_max+0x104>
			max_sample.max_ew_adc = adc_value_b;
 800132e:	4b4c      	ldr	r3, [pc, #304]	@ (8001460 <find_max+0x208>)
 8001330:	805c      	strh	r4, [r3, #2]
			max_sample.max_ew_t = counter;
 8001332:	609f      	str	r7, [r3, #8]
			max_ew_v = ((ADC_VREF_P - ADC_VREF_N) * adc_value_b / 512) + ADC_OFFSET;
 8001334:	4620      	mov	r0, r4
 8001336:	f7ff f915 	bl	8000564 <__aeabi_i2d>
 800133a:	a343      	add	r3, pc, #268	@ (adr r3, 8001448 <find_max+0x1f0>)
 800133c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001340:	f7ff f97a 	bl	8000638 <__aeabi_dmul>
 8001344:	2200      	movs	r2, #0
 8001346:	4b48      	ldr	r3, [pc, #288]	@ (8001468 <find_max+0x210>)
 8001348:	f7ff f976 	bl	8000638 <__aeabi_dmul>
 800134c:	a340      	add	r3, pc, #256	@ (adr r3, 8001450 <find_max+0x1f8>)
 800134e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001352:	f7fe ffbb 	bl	80002cc <__adddf3>
 8001356:	f7ff fc47 	bl	8000be8 <__aeabi_d2f>
 800135a:	4682      	mov	sl, r0
		p_sample++;
 800135c:	3508      	adds	r5, #8
		if (count == 0) trigger_t = counter;
 800135e:	2e00      	cmp	r6, #0
 8001360:	d186      	bne.n	8001270 <find_max+0x18>
 8001362:	9707      	str	r7, [sp, #28]
 8001364:	e784      	b.n	8001270 <find_max+0x18>
	max_sample.max_ns_inp = (max_ns_v - 1.0) / (ADC_R2 / (ADC_R1 + ADC_R2));
 8001366:	4658      	mov	r0, fp
 8001368:	f7ff f90e 	bl	8000588 <__aeabi_f2d>
 800136c:	4680      	mov	r8, r0
 800136e:	4689      	mov	r9, r1
 8001370:	2200      	movs	r2, #0
 8001372:	4b3e      	ldr	r3, [pc, #248]	@ (800146c <find_max+0x214>)
 8001374:	f7fe ffa8 	bl	80002c8 <__aeabi_dsub>
 8001378:	a337      	add	r3, pc, #220	@ (adr r3, 8001458 <find_max+0x200>)
 800137a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137e:	f7ff fa85 	bl	800088c <__aeabi_ddiv>
 8001382:	f7ff fc31 	bl	8000be8 <__aeabi_d2f>
 8001386:	4d36      	ldr	r5, [pc, #216]	@ (8001460 <find_max+0x208>)
 8001388:	60e8      	str	r0, [r5, #12]
	max_sample.max_ew_inp = (max_ew_v - 1.0) / (ADC_R2 / (ADC_R1 + ADC_R2));
 800138a:	4650      	mov	r0, sl
 800138c:	f7ff f8fc 	bl	8000588 <__aeabi_f2d>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001398:	2200      	movs	r2, #0
 800139a:	4b34      	ldr	r3, [pc, #208]	@ (800146c <find_max+0x214>)
 800139c:	f7fe ff94 	bl	80002c8 <__aeabi_dsub>
 80013a0:	a32d      	add	r3, pc, #180	@ (adr r3, 8001458 <find_max+0x200>)
 80013a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a6:	f7ff fa71 	bl	800088c <__aeabi_ddiv>
 80013aa:	f7ff fc1d 	bl	8000be8 <__aeabi_d2f>
 80013ae:	6128      	str	r0, [r5, #16]
	printf("----------------------------------------------------------------------------------------------\n");
 80013b0:	4e2f      	ldr	r6, [pc, #188]	@ (8001470 <find_max+0x218>)
 80013b2:	4630      	mov	r0, r6
 80013b4:	f002 fdf0 	bl	8003f98 <puts>
	printf("\tTrigger+\tBase counter = %lu\n",trigger_t);
 80013b8:	9c07      	ldr	r4, [sp, #28]
 80013ba:	4621      	mov	r1, r4
 80013bc:	482d      	ldr	r0, [pc, #180]	@ (8001474 <find_max+0x21c>)
 80013be:	f002 fd7b 	bl	8003eb8 <iprintf>
	printf("\tMax ADC\t\tMax Voltage\tInput\t\tCounter\t\tTime to Max\n");
 80013c2:	482d      	ldr	r0, [pc, #180]	@ (8001478 <find_max+0x220>)
 80013c4:	f002 fde8 	bl	8003f98 <puts>
	printf("----------------------------------------------------------------------------------------------\n");
 80013c8:	4630      	mov	r0, r6
 80013ca:	f002 fde5 	bl	8003f98 <puts>
	printf("N-S\t%d\t\t%2.4f\t\t%2.4f\t\t%lu\t\t%1.1f\n",max_sample.max_ns_adc, max_ns_v, max_sample.max_ns_inp, max_sample.max_ns_t, (max_sample.max_ns_t-trigger_t)/10.0);
 80013ce:	f9b5 a000 	ldrsh.w	sl, [r5]
 80013d2:	f8d5 b00c 	ldr.w	fp, [r5, #12]
 80013d6:	686f      	ldr	r7, [r5, #4]
 80013d8:	1b38      	subs	r0, r7, r4
 80013da:	f7ff f8b3 	bl	8000544 <__aeabi_ui2d>
 80013de:	2200      	movs	r2, #0
 80013e0:	4b26      	ldr	r3, [pc, #152]	@ (800147c <find_max+0x224>)
 80013e2:	f7ff fa53 	bl	800088c <__aeabi_ddiv>
 80013e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80013ea:	9702      	str	r7, [sp, #8]
 80013ec:	4658      	mov	r0, fp
 80013ee:	f7ff f8cb 	bl	8000588 <__aeabi_f2d>
 80013f2:	e9cd 0100 	strd	r0, r1, [sp]
 80013f6:	4642      	mov	r2, r8
 80013f8:	464b      	mov	r3, r9
 80013fa:	4651      	mov	r1, sl
 80013fc:	4820      	ldr	r0, [pc, #128]	@ (8001480 <find_max+0x228>)
 80013fe:	f002 fd5b 	bl	8003eb8 <iprintf>
	printf("E-W\t%d\t\t%2.4f\t\t%2.4f\t\t%lu\t\t%1.1f\n",max_sample.max_ew_adc, max_ew_v, max_sample.max_ew_inp, max_sample.max_ew_t, (max_sample.max_ew_t-trigger_t)/10.0);
 8001402:	f9b5 7002 	ldrsh.w	r7, [r5, #2]
 8001406:	f8d5 8010 	ldr.w	r8, [r5, #16]
 800140a:	68ad      	ldr	r5, [r5, #8]
 800140c:	1b28      	subs	r0, r5, r4
 800140e:	f7ff f899 	bl	8000544 <__aeabi_ui2d>
 8001412:	2200      	movs	r2, #0
 8001414:	4b19      	ldr	r3, [pc, #100]	@ (800147c <find_max+0x224>)
 8001416:	f7ff fa39 	bl	800088c <__aeabi_ddiv>
 800141a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800141e:	9502      	str	r5, [sp, #8]
 8001420:	4640      	mov	r0, r8
 8001422:	f7ff f8b1 	bl	8000588 <__aeabi_f2d>
 8001426:	e9cd 0100 	strd	r0, r1, [sp]
 800142a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800142e:	4639      	mov	r1, r7
 8001430:	4814      	ldr	r0, [pc, #80]	@ (8001484 <find_max+0x22c>)
 8001432:	f002 fd41 	bl	8003eb8 <iprintf>
	printf("----------------------------------------------------------------------------------------------\n");
 8001436:	4630      	mov	r0, r6
 8001438:	f002 fdae 	bl	8003f98 <puts>
	clear_buffer();
 800143c:	f7ff fefa 	bl	8001234 <clear_buffer>
}
 8001440:	b00b      	add	sp, #44	@ 0x2c
 8001442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001446:	bf00      	nop
 8001448:	2f1a9fbf 	.word	0x2f1a9fbf
 800144c:	3ff024dd 	.word	0x3ff024dd
 8001450:	cccccccd 	.word	0xcccccccd
 8001454:	3ff8cccc 	.word	0x3ff8cccc
 8001458:	c280b710 	.word	0xc280b710
 800145c:	3fd34ea8 	.word	0x3fd34ea8
 8001460:	200001fc 	.word	0x200001fc
 8001464:	20000210 	.word	0x20000210
 8001468:	3f600000 	.word	0x3f600000
 800146c:	3ff00000 	.word	0x3ff00000
 8001470:	080062bc 	.word	0x080062bc
 8001474:	0800631c 	.word	0x0800631c
 8001478:	0800633c 	.word	0x0800633c
 800147c:	40240000 	.word	0x40240000
 8001480:	08006370 	.word	0x08006370
 8001484:	08006394 	.word	0x08006394

08001488 <find_min>:
void find_min(){
 8001488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800148c:	ed2d 8b04 	vpush	{d8-d9}
 8001490:	b087      	sub	sp, #28
	min_sample.min_ns_adc = 0;
 8001492:	4b75      	ldr	r3, [pc, #468]	@ (8001668 <find_min+0x1e0>)
 8001494:	2500      	movs	r5, #0
 8001496:	801d      	strh	r5, [r3, #0]
	min_sample.min_ew_adc = 0;
 8001498:	805d      	strh	r5, [r3, #2]
	p_sample = sample;
 800149a:	4c74      	ldr	r4, [pc, #464]	@ (800166c <find_min+0x1e4>)
	float min_ns_v = 0.0, min_ew_v = 0.0;
 800149c:	ed9f 8a74 	vldr	s16, [pc, #464]	@ 8001670 <find_min+0x1e8>
 80014a0:	eef0 8a48 	vmov.f32	s17, s16
 80014a4:	e003      	b.n	80014ae <find_min+0x26>
	} while(++count < SAMPLE_READ_MAX);
 80014a6:	3501      	adds	r5, #1
 80014a8:	f5b5 7f96 	cmp.w	r5, #300	@ 0x12c
 80014ac:	da78      	bge.n	80015a0 <find_min+0x118>
		adc_data_a = p_sample->data_port_f & 0x03ff;
 80014ae:	88a0      	ldrh	r0, [r4, #4]
		adc_data_b = (p_sample->data_port_g >> 6) & 0x03ff;
 80014b0:	88e2      	ldrh	r2, [r4, #6]
 80014b2:	0996      	lsrs	r6, r2, #6
		counter |= ((temp1 & 0x0004) << 21);
 80014b4:	0553      	lsls	r3, r2, #21
 80014b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
		counter |= ((temp1 & 0x0008) << 19);
 80014ba:	ea4f 4cc2 	mov.w	ip, r2, lsl #19
 80014be:	f40c 0c80 	and.w	ip, ip, #4194304	@ 0x400000
 80014c2:	ea43 030c 	orr.w	r3, r3, ip
		counter |= ((temp1 & 0x0010) << 17);
 80014c6:	ea4f 4c42 	mov.w	ip, r2, lsl #17
 80014ca:	f40c 1c00 	and.w	ip, ip, #2097152	@ 0x200000
 80014ce:	ea4c 0c03 	orr.w	ip, ip, r3
		counter |= ((temp1 & 0x0020) << 15);
 80014d2:	03d3      	lsls	r3, r2, #15
 80014d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014d8:	ea43 030c 	orr.w	r3, r3, ip
		temp1 = p_sample->data_port_b;	// CT19-PB11, CT18-PB10
 80014dc:	f8b4 c000 	ldrh.w	ip, [r4]
		temp2 = (temp1 >> 10) & 0x0003;
 80014e0:	f3cc 2e81 	ubfx	lr, ip, #10, #2
		counter |= (temp2 << 18);
 80014e4:	ea43 438e 	orr.w	r3, r3, lr, lsl #18
		temp1 = p_sample->data_port_e;	// CT17-PE15 ... CT9-PB7
 80014e8:	f8b4 e002 	ldrh.w	lr, [r4, #2]
		temp2 = (temp1 >> 7) & 0x01ff;
 80014ec:	ea4f 1ede 	mov.w	lr, lr, lsr #7
		counter |= (temp2 << 9);
 80014f0:	ea43 234e 	orr.w	r3, r3, lr, lsl #9
		temp2 = temp1 & 0x0003;
 80014f4:	f002 0203 	and.w	r2, r2, #3
		counter |= (temp2 << 7);
 80014f8:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
		temp2 = (temp1 >> 11) & 0x001f;
 80014fc:	0ac2      	lsrs	r2, r0, #11
		counter |= (temp2 << 2);
 80014fe:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
		temp2 = (temp1 >> 1) & 0x0003;
 8001502:	f3cc 0c41 	ubfx	ip, ip, #1, #2
		counter |= temp2;
 8001506:	ea4c 0703 	orr.w	r7, ip, r3
		adc_value_a = convert_number(adc_data_a);
 800150a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800150e:	f7ff fe3b 	bl	8001188 <convert_number>
 8001512:	4681      	mov	r9, r0
		adc_value_b = convert_number(adc_data_b);
 8001514:	4630      	mov	r0, r6
 8001516:	f7ff fe37 	bl	8001188 <convert_number>
 800151a:	4606      	mov	r6, r0
		if(adc_value_a < min_sample.min_ns_adc){
 800151c:	4b52      	ldr	r3, [pc, #328]	@ (8001668 <find_min+0x1e0>)
 800151e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001522:	454b      	cmp	r3, r9
 8001524:	dd18      	ble.n	8001558 <find_min+0xd0>
			min_sample.min_ns_adc = adc_value_a;
 8001526:	4b50      	ldr	r3, [pc, #320]	@ (8001668 <find_min+0x1e0>)
 8001528:	f8a3 9000 	strh.w	r9, [r3]
			min_sample.min_ns_t = counter;
 800152c:	605f      	str	r7, [r3, #4]
			min_ns_v = ((ADC_VREF_P - ADC_VREF_N) * adc_value_a / 512) + ADC_OFFSET;
 800152e:	4648      	mov	r0, r9
 8001530:	f7ff f818 	bl	8000564 <__aeabi_i2d>
 8001534:	a346      	add	r3, pc, #280	@ (adr r3, 8001650 <find_min+0x1c8>)
 8001536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153a:	f7ff f87d 	bl	8000638 <__aeabi_dmul>
 800153e:	2200      	movs	r2, #0
 8001540:	4b4c      	ldr	r3, [pc, #304]	@ (8001674 <find_min+0x1ec>)
 8001542:	f7ff f879 	bl	8000638 <__aeabi_dmul>
 8001546:	a344      	add	r3, pc, #272	@ (adr r3, 8001658 <find_min+0x1d0>)
 8001548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800154c:	f7fe febe 	bl	80002cc <__adddf3>
 8001550:	f7ff fb4a 	bl	8000be8 <__aeabi_d2f>
 8001554:	ee08 0a90 	vmov	s17, r0
		if(adc_value_b < min_sample.min_ew_adc){
 8001558:	4b43      	ldr	r3, [pc, #268]	@ (8001668 <find_min+0x1e0>)
 800155a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800155e:	42b3      	cmp	r3, r6
 8001560:	dd19      	ble.n	8001596 <find_min+0x10e>
			min_sample.min_ew_adc = adc_value_b;
 8001562:	4b41      	ldr	r3, [pc, #260]	@ (8001668 <find_min+0x1e0>)
 8001564:	805e      	strh	r6, [r3, #2]
			min_sample.min_ew_t = counter;
 8001566:	609f      	str	r7, [r3, #8]
			min_ew_v = ADC_OFFSET - ((ADC_VREF_P - ADC_VREF_N) * adc_value_b / 512);
 8001568:	4630      	mov	r0, r6
 800156a:	f7fe fffb 	bl	8000564 <__aeabi_i2d>
 800156e:	a338      	add	r3, pc, #224	@ (adr r3, 8001650 <find_min+0x1c8>)
 8001570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001574:	f7ff f860 	bl	8000638 <__aeabi_dmul>
 8001578:	2200      	movs	r2, #0
 800157a:	4b3e      	ldr	r3, [pc, #248]	@ (8001674 <find_min+0x1ec>)
 800157c:	f7ff f85c 	bl	8000638 <__aeabi_dmul>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	a134      	add	r1, pc, #208	@ (adr r1, 8001658 <find_min+0x1d0>)
 8001586:	e9d1 0100 	ldrd	r0, r1, [r1]
 800158a:	f7fe fe9d 	bl	80002c8 <__aeabi_dsub>
 800158e:	f7ff fb2b 	bl	8000be8 <__aeabi_d2f>
 8001592:	ee08 0a10 	vmov	s16, r0
		p_sample++;
 8001596:	3408      	adds	r4, #8
		if (count == 0) trigger_t = counter;
 8001598:	2d00      	cmp	r5, #0
 800159a:	d184      	bne.n	80014a6 <find_min+0x1e>
 800159c:	46b8      	mov	r8, r7
 800159e:	e782      	b.n	80014a6 <find_min+0x1e>
	printf("----------------------------------------------------------------------------------------------\n");
 80015a0:	4d35      	ldr	r5, [pc, #212]	@ (8001678 <find_min+0x1f0>)
 80015a2:	4628      	mov	r0, r5
 80015a4:	f002 fcf8 	bl	8003f98 <puts>
	printf("\tTrigger-\tBase counter = %lu\n",trigger_t);
 80015a8:	4647      	mov	r7, r8
 80015aa:	4641      	mov	r1, r8
 80015ac:	4833      	ldr	r0, [pc, #204]	@ (800167c <find_min+0x1f4>)
 80015ae:	f002 fc83 	bl	8003eb8 <iprintf>
	printf("\tMax ADC\t\tMax Voltage\tInput\t\tCounter\t\tTime to Min\n");
 80015b2:	4833      	ldr	r0, [pc, #204]	@ (8001680 <find_min+0x1f8>)
 80015b4:	f002 fcf0 	bl	8003f98 <puts>
	printf("----------------------------------------------------------------------------------------------\n");
 80015b8:	4628      	mov	r0, r5
 80015ba:	f002 fced 	bl	8003f98 <puts>
	printf("N-S\t%d\t\t%2.4f\t\t%2.4f\t\t%lu\t\t%1.1f\n",min_sample.min_ns_adc, min_ns_v, min_ns_inp, min_sample.min_ns_t, (min_sample.min_ns_t-trigger_t)/10.0);
 80015be:	4c2a      	ldr	r4, [pc, #168]	@ (8001668 <find_min+0x1e0>)
 80015c0:	f9b4 a000 	ldrsh.w	sl, [r4]
 80015c4:	6866      	ldr	r6, [r4, #4]
 80015c6:	eba6 0b08 	sub.w	fp, r6, r8
 80015ca:	ee18 0a90 	vmov	r0, s17
 80015ce:	f7fe ffdb 	bl	8000588 <__aeabi_f2d>
 80015d2:	4680      	mov	r8, r0
 80015d4:	4689      	mov	r9, r1
 80015d6:	4658      	mov	r0, fp
 80015d8:	f7fe ffb4 	bl	8000544 <__aeabi_ui2d>
 80015dc:	2200      	movs	r2, #0
 80015de:	4b29      	ldr	r3, [pc, #164]	@ (8001684 <find_min+0x1fc>)
 80015e0:	f7ff f954 	bl	800088c <__aeabi_ddiv>
 80015e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80015e8:	9602      	str	r6, [sp, #8]
 80015ea:	ed9f 9b1d 	vldr	d9, [pc, #116]	@ 8001660 <find_min+0x1d8>
 80015ee:	ed8d 9b00 	vstr	d9, [sp]
 80015f2:	4642      	mov	r2, r8
 80015f4:	464b      	mov	r3, r9
 80015f6:	4651      	mov	r1, sl
 80015f8:	4823      	ldr	r0, [pc, #140]	@ (8001688 <find_min+0x200>)
 80015fa:	f002 fc5d 	bl	8003eb8 <iprintf>
	printf("E-W\t%d\t\t%2.4f\t\t%2.4f\t\t%lu\t\t%1.1f\n",min_sample.min_ew_adc, min_ew_v, min_ew_inp, min_sample.min_ew_t, (min_sample.min_ew_t-trigger_t)/10.0);
 80015fe:	f9b4 8002 	ldrsh.w	r8, [r4, #2]
 8001602:	68a4      	ldr	r4, [r4, #8]
 8001604:	eba4 0907 	sub.w	r9, r4, r7
 8001608:	ee18 0a10 	vmov	r0, s16
 800160c:	f7fe ffbc 	bl	8000588 <__aeabi_f2d>
 8001610:	4606      	mov	r6, r0
 8001612:	460f      	mov	r7, r1
 8001614:	4648      	mov	r0, r9
 8001616:	f7fe ff95 	bl	8000544 <__aeabi_ui2d>
 800161a:	2200      	movs	r2, #0
 800161c:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <find_min+0x1fc>)
 800161e:	f7ff f935 	bl	800088c <__aeabi_ddiv>
 8001622:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001626:	9402      	str	r4, [sp, #8]
 8001628:	ed8d 9b00 	vstr	d9, [sp]
 800162c:	4632      	mov	r2, r6
 800162e:	463b      	mov	r3, r7
 8001630:	4641      	mov	r1, r8
 8001632:	4816      	ldr	r0, [pc, #88]	@ (800168c <find_min+0x204>)
 8001634:	f002 fc40 	bl	8003eb8 <iprintf>
	printf("----------------------------------------------------------------------------------------------\n");
 8001638:	4628      	mov	r0, r5
 800163a:	f002 fcad 	bl	8003f98 <puts>
	clear_buffer();
 800163e:	f7ff fdf9 	bl	8001234 <clear_buffer>
}
 8001642:	b007      	add	sp, #28
 8001644:	ecbd 8b04 	vpop	{d8-d9}
 8001648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800164c:	f3af 8000 	nop.w
 8001650:	2f1a9fbf 	.word	0x2f1a9fbf
 8001654:	3ff024dd 	.word	0x3ff024dd
 8001658:	cccccccd 	.word	0xcccccccd
 800165c:	3ff8cccc 	.word	0x3ff8cccc
	...
 8001668:	200001f0 	.word	0x200001f0
 800166c:	20000210 	.word	0x20000210
 8001670:	00000000 	.word	0x00000000
 8001674:	3f600000 	.word	0x3f600000
 8001678:	080062bc 	.word	0x080062bc
 800167c:	080063b8 	.word	0x080063b8
 8001680:	080063d8 	.word	0x080063d8
 8001684:	40240000 	.word	0x40240000
 8001688:	08006370 	.word	0x08006370
 800168c:	08006394 	.word	0x08006394

08001690 <HAL_GPIO_EXTI_Callback>:
	if(GPIO_Pin == GPIO_USER_SW_Pin){
 8001690:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8001694:	d001      	beq.n	800169a <HAL_GPIO_EXTI_Callback+0xa>
      __NOP();
 8001696:	bf00      	nop
 8001698:	4770      	bx	lr
{
 800169a:	b508      	push	{r3, lr}
		printf("User switch pressed\n");
 800169c:	4802      	ldr	r0, [pc, #8]	@ (80016a8 <HAL_GPIO_EXTI_Callback+0x18>)
 800169e:	f002 fc7b 	bl	8003f98 <puts>
			__NOP();
 80016a2:	bf00      	nop
		while(1){
 80016a4:	e7fd      	b.n	80016a2 <HAL_GPIO_EXTI_Callback+0x12>
 80016a6:	bf00      	nop
 80016a8:	0800640c 	.word	0x0800640c

080016ac <_write>:
{
 80016ac:	b510      	push	{r4, lr}
 80016ae:	4614      	mov	r4, r2
    HAL_UART_Transmit(debug_uart, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80016b0:	f04f 33ff 	mov.w	r3, #4294967295
 80016b4:	b292      	uxth	r2, r2
 80016b6:	4803      	ldr	r0, [pc, #12]	@ (80016c4 <_write+0x18>)
 80016b8:	6800      	ldr	r0, [r0, #0]
 80016ba:	f001 fe1d 	bl	80032f8 <HAL_UART_Transmit>
}
 80016be:	4620      	mov	r0, r4
 80016c0:	bd10      	pop	{r4, pc}
 80016c2:	bf00      	nop
 80016c4:	20000b70 	.word	0x20000b70

080016c8 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016ca:	e7fe      	b.n	80016ca <Error_Handler+0x2>

080016cc <delay_sec>:
void delay_sec(int sec){
 80016cc:	b538      	push	{r3, r4, r5, lr}
 80016ce:	4605      	mov	r5, r0
	int count_500ms = 0;
 80016d0:	2400      	movs	r4, #0
		if (HAL_IWDG_Refresh(&hiwdg) != HAL_OK){
 80016d2:	4807      	ldr	r0, [pc, #28]	@ (80016f0 <delay_sec+0x24>)
 80016d4:	f000 fd1c 	bl	8002110 <HAL_IWDG_Refresh>
 80016d8:	b940      	cbnz	r0, 80016ec <delay_sec+0x20>
		HAL_Delay(500);
 80016da:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016de:	f000 faf7 	bl	8001cd0 <HAL_Delay>
		count_500ms++;
 80016e2:	3401      	adds	r4, #1
	}while(count_500ms < (sec<<1));
 80016e4:	ebb4 0f45 	cmp.w	r4, r5, lsl #1
 80016e8:	dbf3      	blt.n	80016d2 <delay_sec+0x6>
}
 80016ea:	bd38      	pop	{r3, r4, r5, pc}
			Error_Handler();
 80016ec:	f7ff ffec 	bl	80016c8 <Error_Handler>
 80016f0:	20000d10 	.word	0x20000d10

080016f4 <MX_USART1_UART_Init>:
{
 80016f4:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80016f6:	480b      	ldr	r0, [pc, #44]	@ (8001724 <MX_USART1_UART_Init+0x30>)
 80016f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <MX_USART1_UART_Init+0x34>)
 80016fa:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80016fc:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001700:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001702:	2300      	movs	r3, #0
 8001704:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001706:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001708:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800170a:	220c      	movs	r2, #12
 800170c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800170e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001710:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001712:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001714:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001716:	f001 fe86 	bl	8003426 <HAL_UART_Init>
 800171a:	b900      	cbnz	r0, 800171e <MX_USART1_UART_Init+0x2a>
}
 800171c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800171e:	f7ff ffd3 	bl	80016c8 <Error_Handler>
 8001722:	bf00      	nop
 8001724:	20000c00 	.word	0x20000c00
 8001728:	40011000 	.word	0x40011000

0800172c <MX_UART4_Init>:
{
 800172c:	b508      	push	{r3, lr}
  huart4.Instance = UART4;
 800172e:	480b      	ldr	r0, [pc, #44]	@ (800175c <MX_UART4_Init+0x30>)
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <MX_UART4_Init+0x34>)
 8001732:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 8001734:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001738:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800173a:	2300      	movs	r3, #0
 800173c:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800173e:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001740:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001742:	220c      	movs	r2, #12
 8001744:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001746:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001748:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800174a:	6203      	str	r3, [r0, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800174c:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800174e:	f001 fe6a 	bl	8003426 <HAL_UART_Init>
 8001752:	b900      	cbnz	r0, 8001756 <MX_UART4_Init+0x2a>
}
 8001754:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001756:	f7ff ffb7 	bl	80016c8 <Error_Handler>
 800175a:	bf00      	nop
 800175c:	20000c88 	.word	0x20000c88
 8001760:	40004c00 	.word	0x40004c00

08001764 <MX_USART2_UART_Init>:
{
 8001764:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 8001766:	480b      	ldr	r0, [pc, #44]	@ (8001794 <MX_USART2_UART_Init+0x30>)
 8001768:	4b0b      	ldr	r3, [pc, #44]	@ (8001798 <MX_USART2_UART_Init+0x34>)
 800176a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800176c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001770:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001772:	2300      	movs	r3, #0
 8001774:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001776:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001778:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800177a:	220c      	movs	r2, #12
 800177c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800177e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001780:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001782:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001784:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001786:	f001 fe4e 	bl	8003426 <HAL_UART_Init>
 800178a:	b900      	cbnz	r0, 800178e <MX_USART2_UART_Init+0x2a>
}
 800178c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800178e:	f7ff ff9b 	bl	80016c8 <Error_Handler>
 8001792:	bf00      	nop
 8001794:	20000b78 	.word	0x20000b78
 8001798:	40004400 	.word	0x40004400

0800179c <MX_IWDG_Init>:
{
 800179c:	b508      	push	{r3, lr}
  hiwdg.Instance = IWDG;
 800179e:	4807      	ldr	r0, [pc, #28]	@ (80017bc <MX_IWDG_Init+0x20>)
 80017a0:	4b07      	ldr	r3, [pc, #28]	@ (80017c0 <MX_IWDG_Init+0x24>)
 80017a2:	6003      	str	r3, [r0, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 80017a4:	2304      	movs	r3, #4
 80017a6:	6043      	str	r3, [r0, #4]
  hiwdg.Init.Window = 4000;
 80017a8:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80017ac:	60c3      	str	r3, [r0, #12]
  hiwdg.Init.Reload = 4000;
 80017ae:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80017b0:	f000 fc78 	bl	80020a4 <HAL_IWDG_Init>
 80017b4:	b900      	cbnz	r0, 80017b8 <MX_IWDG_Init+0x1c>
}
 80017b6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80017b8:	f7ff ff86 	bl	80016c8 <Error_Handler>
 80017bc:	20000d10 	.word	0x20000d10
 80017c0:	40003000 	.word	0x40003000

080017c4 <SystemClock_Config>:
{
 80017c4:	b500      	push	{lr}
 80017c6:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017c8:	2230      	movs	r2, #48	@ 0x30
 80017ca:	2100      	movs	r1, #0
 80017cc:	a808      	add	r0, sp, #32
 80017ce:	f002 fce5 	bl	800419c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017d2:	2300      	movs	r3, #0
 80017d4:	9303      	str	r3, [sp, #12]
 80017d6:	9304      	str	r3, [sp, #16]
 80017d8:	9305      	str	r3, [sp, #20]
 80017da:	9306      	str	r3, [sp, #24]
 80017dc:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017de:	4b23      	ldr	r3, [pc, #140]	@ (800186c <SystemClock_Config+0xa8>)
 80017e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017e2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80017e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80017e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001870 <SystemClock_Config+0xac>)
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001802:	9302      	str	r3, [sp, #8]
 8001804:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001806:	2309      	movs	r3, #9
 8001808:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800180a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800180e:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001810:	2301      	movs	r3, #1
 8001812:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001814:	2302      	movs	r3, #2
 8001816:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001818:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800181c:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800181e:	2204      	movs	r2, #4
 8001820:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001822:	22d8      	movs	r2, #216	@ 0xd8
 8001824:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001826:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001828:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800182a:	a808      	add	r0, sp, #32
 800182c:	f000 fcb4 	bl	8002198 <HAL_RCC_OscConfig>
 8001830:	b9b0      	cbnz	r0, 8001860 <SystemClock_Config+0x9c>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001832:	f000 fc73 	bl	800211c <HAL_PWREx_EnableOverDrive>
 8001836:	b9a8      	cbnz	r0, 8001864 <SystemClock_Config+0xa0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001838:	230f      	movs	r3, #15
 800183a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800183c:	2302      	movs	r3, #2
 800183e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001840:	2300      	movs	r3, #0
 8001842:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001844:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001848:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800184a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800184e:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001850:	2107      	movs	r1, #7
 8001852:	a803      	add	r0, sp, #12
 8001854:	f000 ff28 	bl	80026a8 <HAL_RCC_ClockConfig>
 8001858:	b930      	cbnz	r0, 8001868 <SystemClock_Config+0xa4>
}
 800185a:	b015      	add	sp, #84	@ 0x54
 800185c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001860:	f7ff ff32 	bl	80016c8 <Error_Handler>
    Error_Handler();
 8001864:	f7ff ff30 	bl	80016c8 <Error_Handler>
    Error_Handler();
 8001868:	f7ff ff2e 	bl	80016c8 <Error_Handler>
 800186c:	40023800 	.word	0x40023800
 8001870:	40007000 	.word	0x40007000

08001874 <main>:
{
 8001874:	b508      	push	{r3, lr}
  MPU_Config();
 8001876:	f7ff fb9d 	bl	8000fb4 <MPU_Config>
  HAL_Init();
 800187a:	f000 fa0b 	bl	8001c94 <HAL_Init>
  esp_uart = &huart2;
 800187e:	4b32      	ldr	r3, [pc, #200]	@ (8001948 <main+0xd4>)
 8001880:	4a32      	ldr	r2, [pc, #200]	@ (800194c <main+0xd8>)
 8001882:	601a      	str	r2, [r3, #0]
  debug_uart = &huart4;
 8001884:	4b32      	ldr	r3, [pc, #200]	@ (8001950 <main+0xdc>)
 8001886:	4a33      	ldr	r2, [pc, #204]	@ (8001954 <main+0xe0>)
 8001888:	601a      	str	r2, [r3, #0]
  SystemClock_Config();
 800188a:	f7ff ff9b 	bl	80017c4 <SystemClock_Config>
  MX_GPIO_Init();
 800188e:	f7ff fbbb 	bl	8001008 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001892:	f7ff ff2f 	bl	80016f4 <MX_USART1_UART_Init>
  MX_UART4_Init();
 8001896:	f7ff ff49 	bl	800172c <MX_UART4_Init>
  MX_USART2_UART_Init();
 800189a:	f7ff ff63 	bl	8001764 <MX_USART2_UART_Init>
  MX_IWDG_Init();
 800189e:	f7ff ff7d 	bl	800179c <MX_IWDG_Init>
  DBGMCU->APB1FZ |= DBGMCU_APB1_FZ_DBG_IWDG_STOP;
 80018a2:	4a2d      	ldr	r2, [pc, #180]	@ (8001958 <main+0xe4>)
 80018a4:	6893      	ldr	r3, [r2, #8]
 80018a6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018aa:	6093      	str	r3, [r2, #8]
  printf("Last reset cause : ");
 80018ac:	482b      	ldr	r0, [pc, #172]	@ (800195c <main+0xe8>)
 80018ae:	f002 fb03 	bl	8003eb8 <iprintf>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST)){
 80018b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001960 <main+0xec>)
 80018b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018b6:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80018ba:	d11d      	bne.n	80018f8 <main+0x84>
  }else if(__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST)){
 80018bc:	4b28      	ldr	r3, [pc, #160]	@ (8001960 <main+0xec>)
 80018be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018c0:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 80018c4:	d01c      	beq.n	8001900 <main+0x8c>
	  printf("Reset Pin");
 80018c6:	4827      	ldr	r0, [pc, #156]	@ (8001964 <main+0xf0>)
 80018c8:	f002 faf6 	bl	8003eb8 <iprintf>
  printf("\n");
 80018cc:	200a      	movs	r0, #10
 80018ce:	f002 fb05 	bl	8003edc <putchar>
  __HAL_RCC_CLEAR_RESET_FLAGS();
 80018d2:	4a23      	ldr	r2, [pc, #140]	@ (8001960 <main+0xec>)
 80018d4:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 80018d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018da:	6753      	str	r3, [r2, #116]	@ 0x74
  printf("Setup :\n");
 80018dc:	4822      	ldr	r0, [pc, #136]	@ (8001968 <main+0xf4>)
 80018de:	f002 fb5b 	bl	8003f98 <puts>
  clear_buffer();
 80018e2:	f7ff fca7 	bl	8001234 <clear_buffer>
  printf("Main program started\n");
 80018e6:	4821      	ldr	r0, [pc, #132]	@ (800196c <main+0xf8>)
 80018e8:	f002 fb56 	bl	8003f98 <puts>
  HAL_GPIO_WritePin(USER_LED_BLUE_GPIO_Port, USER_LED_BLUE_Pin, 0);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2180      	movs	r1, #128	@ 0x80
 80018f0:	481f      	ldr	r0, [pc, #124]	@ (8001970 <main+0xfc>)
 80018f2:	f000 fbc3 	bl	800207c <HAL_GPIO_WritePin>
 80018f6:	e012      	b.n	800191e <main+0xaa>
	  printf("IWDG timer");
 80018f8:	481e      	ldr	r0, [pc, #120]	@ (8001974 <main+0x100>)
 80018fa:	f002 fadd 	bl	8003eb8 <iprintf>
 80018fe:	e7e5      	b.n	80018cc <main+0x58>
	  printf("Other reason");
 8001900:	481d      	ldr	r0, [pc, #116]	@ (8001978 <main+0x104>)
 8001902:	f002 fad9 	bl	8003eb8 <iprintf>
 8001906:	e7e1      	b.n	80018cc <main+0x58>
		Error_Handler();
 8001908:	f7ff fede 	bl	80016c8 <Error_Handler>
		read_adc();
 800190c:	f7ff fc48 	bl	80011a0 <read_adc>
		find_max();
 8001910:	f7ff fca2 	bl	8001258 <find_max>
		send_data();
 8001914:	f7ff fc62 	bl	80011dc <send_data>
		delay_sec(DELAY_SEC);
 8001918:	2003      	movs	r0, #3
 800191a:	f7ff fed7 	bl	80016cc <delay_sec>
	if (HAL_IWDG_Refresh(&hiwdg) != HAL_OK){
 800191e:	4817      	ldr	r0, [pc, #92]	@ (800197c <main+0x108>)
 8001920:	f000 fbf6 	bl	8002110 <HAL_IWDG_Refresh>
 8001924:	2800      	cmp	r0, #0
 8001926:	d1ef      	bne.n	8001908 <main+0x94>
	port_d = GPIOD->IDR;
 8001928:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <main+0x10c>)
 800192a:	691b      	ldr	r3, [r3, #16]
	if((port_d & 0x0002) > 0){
 800192c:	f013 0f02 	tst.w	r3, #2
 8001930:	d1ec      	bne.n	800190c <main+0x98>
	}else if ((port_d & 0x0008) > 0){
 8001932:	f013 0f08 	tst.w	r3, #8
 8001936:	d0f2      	beq.n	800191e <main+0xaa>
		read_adc();
 8001938:	f7ff fc32 	bl	80011a0 <read_adc>
		find_min();
 800193c:	f7ff fda4 	bl	8001488 <find_min>
		delay_sec(DELAY_SEC);
 8001940:	2003      	movs	r0, #3
 8001942:	f7ff fec3 	bl	80016cc <delay_sec>
 8001946:	e7ea      	b.n	800191e <main+0xaa>
 8001948:	20000b74 	.word	0x20000b74
 800194c:	20000b78 	.word	0x20000b78
 8001950:	20000b70 	.word	0x20000b70
 8001954:	20000c88 	.word	0x20000c88
 8001958:	e0042000 	.word	0xe0042000
 800195c:	08006420 	.word	0x08006420
 8001960:	40023800 	.word	0x40023800
 8001964:	08006440 	.word	0x08006440
 8001968:	0800645c 	.word	0x0800645c
 800196c:	08006464 	.word	0x08006464
 8001970:	40020400 	.word	0x40020400
 8001974:	08006434 	.word	0x08006434
 8001978:	0800644c 	.word	0x0800644c
 800197c:	20000d10 	.word	0x20000d10
 8001980:	40020c00 	.word	0x40020c00

08001984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001984:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	4b0a      	ldr	r3, [pc, #40]	@ (80019b0 <HAL_MspInit+0x2c>)
 8001988:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800198a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800198e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001990:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001992:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8001996:	9200      	str	r2, [sp, #0]
 8001998:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800199c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80019a0:	645a      	str	r2, [r3, #68]	@ 0x44
 80019a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019a8:	9301      	str	r3, [sp, #4]
 80019aa:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ac:	b002      	add	sp, #8
 80019ae:	4770      	bx	lr
 80019b0:	40023800 	.word	0x40023800

080019b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019b4:	b510      	push	{r4, lr}
 80019b6:	b0ac      	sub	sp, #176	@ 0xb0
 80019b8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ba:	2100      	movs	r1, #0
 80019bc:	9127      	str	r1, [sp, #156]	@ 0x9c
 80019be:	9128      	str	r1, [sp, #160]	@ 0xa0
 80019c0:	9129      	str	r1, [sp, #164]	@ 0xa4
 80019c2:	912a      	str	r1, [sp, #168]	@ 0xa8
 80019c4:	912b      	str	r1, [sp, #172]	@ 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019c6:	2284      	movs	r2, #132	@ 0x84
 80019c8:	a806      	add	r0, sp, #24
 80019ca:	f002 fbe7 	bl	800419c <memset>
  if(huart->Instance==UART4)
 80019ce:	6823      	ldr	r3, [r4, #0]
 80019d0:	4a47      	ldr	r2, [pc, #284]	@ (8001af0 <HAL_UART_MspInit+0x13c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d007      	beq.n	80019e6 <HAL_UART_MspInit+0x32>

    /* USER CODE BEGIN UART4_MspInit 1 */

    /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 80019d6:	4a47      	ldr	r2, [pc, #284]	@ (8001af4 <HAL_UART_MspInit+0x140>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d031      	beq.n	8001a40 <HAL_UART_MspInit+0x8c>

    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 80019dc:	4a46      	ldr	r2, [pc, #280]	@ (8001af8 <HAL_UART_MspInit+0x144>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d05a      	beq.n	8001a98 <HAL_UART_MspInit+0xe4>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80019e2:	b02c      	add	sp, #176	@ 0xb0
 80019e4:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80019e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019ea:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019ec:	a806      	add	r0, sp, #24
 80019ee:	f000 ff37 	bl	8002860 <HAL_RCCEx_PeriphCLKConfig>
 80019f2:	bb10      	cbnz	r0, 8001a3a <HAL_UART_MspInit+0x86>
    __HAL_RCC_UART4_CLK_ENABLE();
 80019f4:	4b41      	ldr	r3, [pc, #260]	@ (8001afc <HAL_UART_MspInit+0x148>)
 80019f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019f8:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80019fc:	641a      	str	r2, [r3, #64]	@ 0x40
 80019fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a00:	f402 2200 	and.w	r2, r2, #524288	@ 0x80000
 8001a04:	9200      	str	r2, [sp, #0]
 8001a06:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a0a:	f042 0204 	orr.w	r2, r2, #4
 8001a0e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	f003 0304 	and.w	r3, r3, #4
 8001a16:	9301      	str	r3, [sp, #4]
 8001a18:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a1a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a1e:	9327      	str	r3, [sp, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	2302      	movs	r3, #2
 8001a22:	9328      	str	r3, [sp, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	9329      	str	r3, [sp, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	932a      	str	r3, [sp, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001a2c:	2308      	movs	r3, #8
 8001a2e:	932b      	str	r3, [sp, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a30:	a927      	add	r1, sp, #156	@ 0x9c
 8001a32:	4833      	ldr	r0, [pc, #204]	@ (8001b00 <HAL_UART_MspInit+0x14c>)
 8001a34:	f000 fa20 	bl	8001e78 <HAL_GPIO_Init>
 8001a38:	e7d3      	b.n	80019e2 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001a3a:	f7ff fe45 	bl	80016c8 <Error_Handler>
 8001a3e:	e7d9      	b.n	80019f4 <HAL_UART_MspInit+0x40>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a40:	2340      	movs	r3, #64	@ 0x40
 8001a42:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a44:	a806      	add	r0, sp, #24
 8001a46:	f000 ff0b 	bl	8002860 <HAL_RCCEx_PeriphCLKConfig>
 8001a4a:	bb10      	cbnz	r0, 8001a92 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001afc <HAL_UART_MspInit+0x148>)
 8001a4e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001a50:	f042 0210 	orr.w	r2, r2, #16
 8001a54:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001a58:	f002 0210 	and.w	r2, r2, #16
 8001a5c:	9202      	str	r2, [sp, #8]
 8001a5e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a62:	f042 0201 	orr.w	r2, r2, #1
 8001a66:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	9303      	str	r3, [sp, #12]
 8001a70:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a72:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001a76:	9327      	str	r3, [sp, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	9328      	str	r3, [sp, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	9329      	str	r3, [sp, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a80:	2303      	movs	r3, #3
 8001a82:	932a      	str	r3, [sp, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a84:	2307      	movs	r3, #7
 8001a86:	932b      	str	r3, [sp, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a88:	a927      	add	r1, sp, #156	@ 0x9c
 8001a8a:	481e      	ldr	r0, [pc, #120]	@ (8001b04 <HAL_UART_MspInit+0x150>)
 8001a8c:	f000 f9f4 	bl	8001e78 <HAL_GPIO_Init>
 8001a90:	e7a7      	b.n	80019e2 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001a92:	f7ff fe19 	bl	80016c8 <Error_Handler>
 8001a96:	e7d9      	b.n	8001a4c <HAL_UART_MspInit+0x98>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a98:	2380      	movs	r3, #128	@ 0x80
 8001a9a:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a9c:	a806      	add	r0, sp, #24
 8001a9e:	f000 fedf 	bl	8002860 <HAL_RCCEx_PeriphCLKConfig>
 8001aa2:	bb08      	cbnz	r0, 8001ae8 <HAL_UART_MspInit+0x134>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aa4:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <HAL_UART_MspInit+0x148>)
 8001aa6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001aa8:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001aac:	641a      	str	r2, [r3, #64]	@ 0x40
 8001aae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ab0:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8001ab4:	9204      	str	r2, [sp, #16]
 8001ab6:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001aba:	f042 0208 	orr.w	r2, r2, #8
 8001abe:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac2:	f003 0308 	and.w	r3, r3, #8
 8001ac6:	9305      	str	r3, [sp, #20]
 8001ac8:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001aca:	2360      	movs	r3, #96	@ 0x60
 8001acc:	9327      	str	r3, [sp, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	9328      	str	r3, [sp, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	9329      	str	r3, [sp, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	932a      	str	r3, [sp, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ada:	2307      	movs	r3, #7
 8001adc:	932b      	str	r3, [sp, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ade:	a927      	add	r1, sp, #156	@ 0x9c
 8001ae0:	4809      	ldr	r0, [pc, #36]	@ (8001b08 <HAL_UART_MspInit+0x154>)
 8001ae2:	f000 f9c9 	bl	8001e78 <HAL_GPIO_Init>
}
 8001ae6:	e77c      	b.n	80019e2 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001ae8:	f7ff fdee 	bl	80016c8 <Error_Handler>
 8001aec:	e7da      	b.n	8001aa4 <HAL_UART_MspInit+0xf0>
 8001aee:	bf00      	nop
 8001af0:	40004c00 	.word	0x40004c00
 8001af4:	40011000 	.word	0x40011000
 8001af8:	40004400 	.word	0x40004400
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40020800 	.word	0x40020800
 8001b04:	40020000 	.word	0x40020000
 8001b08:	40020c00 	.word	0x40020c00

08001b0c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b0c:	e7fe      	b.n	8001b0c <NMI_Handler>

08001b0e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b0e:	e7fe      	b.n	8001b0e <HardFault_Handler>

08001b10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b10:	b508      	push	{r3, lr}

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	printf("Error\n");
 8001b12:	4802      	ldr	r0, [pc, #8]	@ (8001b1c <MemManage_Handler+0xc>)
 8001b14:	f002 fa40 	bl	8003f98 <puts>
  while (1)
 8001b18:	e7fb      	b.n	8001b12 <MemManage_Handler+0x2>
 8001b1a:	bf00      	nop
 8001b1c:	0800647c 	.word	0x0800647c

08001b20 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b20:	e7fe      	b.n	8001b20 <BusFault_Handler>

08001b22 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <UsageFault_Handler>

08001b24 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b24:	4770      	bx	lr

08001b26 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b26:	4770      	bx	lr

08001b28 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b28:	4770      	bx	lr

08001b2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b2a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b2c:	f000 f8be 	bl	8001cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b30:	bd08      	pop	{r3, pc}

08001b32 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b32:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_USER_SW_Pin);
 8001b34:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001b38:	f000 faa6 	bl	8002088 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b3c:	bd08      	pop	{r3, pc}

08001b3e <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001b3e:	2001      	movs	r0, #1
 8001b40:	4770      	bx	lr

08001b42 <_kill>:

int _kill(int pid, int sig)
{
 8001b42:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b44:	f002 fb7c 	bl	8004240 <__errno>
 8001b48:	2316      	movs	r3, #22
 8001b4a:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b50:	bd08      	pop	{r3, pc}

08001b52 <_exit>:

void _exit (int status)
{
 8001b52:	b508      	push	{r3, lr}
  _kill(status, -1);
 8001b54:	f04f 31ff 	mov.w	r1, #4294967295
 8001b58:	f7ff fff3 	bl	8001b42 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b5c:	e7fe      	b.n	8001b5c <_exit+0xa>

08001b5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b5e:	b570      	push	{r4, r5, r6, lr}
 8001b60:	460c      	mov	r4, r1
 8001b62:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b64:	2500      	movs	r5, #0
 8001b66:	e006      	b.n	8001b76 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8001b68:	f3af 8000 	nop.w
 8001b6c:	4621      	mov	r1, r4
 8001b6e:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b72:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8001b74:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b76:	42b5      	cmp	r5, r6
 8001b78:	dbf6      	blt.n	8001b68 <_read+0xa>
  }

  return len;
}
 8001b7a:	4630      	mov	r0, r6
 8001b7c:	bd70      	pop	{r4, r5, r6, pc}

08001b7e <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8001b82:	4770      	bx	lr

08001b84 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001b84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b88:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	4770      	bx	lr

08001b8e <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001b8e:	2001      	movs	r0, #1
 8001b90:	4770      	bx	lr

08001b92 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001b92:	2000      	movs	r0, #0
 8001b94:	4770      	bx	lr
	...

08001b98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b98:	b510      	push	{r4, lr}
 8001b9a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b9c:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd0 <_sbrk+0x38>)
 8001b9e:	490d      	ldr	r1, [pc, #52]	@ (8001bd4 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba0:	480d      	ldr	r0, [pc, #52]	@ (8001bd8 <_sbrk+0x40>)
 8001ba2:	6800      	ldr	r0, [r0, #0]
 8001ba4:	b140      	cbz	r0, 8001bb8 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ba6:	480c      	ldr	r0, [pc, #48]	@ (8001bd8 <_sbrk+0x40>)
 8001ba8:	6800      	ldr	r0, [r0, #0]
 8001baa:	4403      	add	r3, r0
 8001bac:	1a52      	subs	r2, r2, r1
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d806      	bhi.n	8001bc0 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001bb2:	4a09      	ldr	r2, [pc, #36]	@ (8001bd8 <_sbrk+0x40>)
 8001bb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001bb6:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001bb8:	4807      	ldr	r0, [pc, #28]	@ (8001bd8 <_sbrk+0x40>)
 8001bba:	4c08      	ldr	r4, [pc, #32]	@ (8001bdc <_sbrk+0x44>)
 8001bbc:	6004      	str	r4, [r0, #0]
 8001bbe:	e7f2      	b.n	8001ba6 <_sbrk+0xe>
    errno = ENOMEM;
 8001bc0:	f002 fb3e 	bl	8004240 <__errno>
 8001bc4:	230c      	movs	r3, #12
 8001bc6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bcc:	e7f3      	b.n	8001bb6 <_sbrk+0x1e>
 8001bce:	bf00      	nop
 8001bd0:	20050000 	.word	0x20050000
 8001bd4:	00000400 	.word	0x00000400
 8001bd8:	20000d20 	.word	0x20000d20
 8001bdc:	20000e78 	.word	0x20000e78

08001be0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be0:	4a03      	ldr	r2, [pc, #12]	@ (8001bf0 <SystemInit+0x10>)
 8001be2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001be6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bea:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bee:	4770      	bx	lr
 8001bf0:	e000ed00 	.word	0xe000ed00

08001bf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bf4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c2c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001bf8:	f7ff fff2 	bl	8001be0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bfc:	480c      	ldr	r0, [pc, #48]	@ (8001c30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bfe:	490d      	ldr	r1, [pc, #52]	@ (8001c34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c00:	4a0d      	ldr	r2, [pc, #52]	@ (8001c38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c04:	e002      	b.n	8001c0c <LoopCopyDataInit>

08001c06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c0a:	3304      	adds	r3, #4

08001c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c10:	d3f9      	bcc.n	8001c06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c12:	4a0a      	ldr	r2, [pc, #40]	@ (8001c3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c14:	4c0a      	ldr	r4, [pc, #40]	@ (8001c40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c18:	e001      	b.n	8001c1e <LoopFillZerobss>

08001c1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c1c:	3204      	adds	r2, #4

08001c1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c20:	d3fb      	bcc.n	8001c1a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c22:	f002 fb13 	bl	800424c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c26:	f7ff fe25 	bl	8001874 <main>
  bx  lr    
 8001c2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c2c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c34:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c38:	08006824 	.word	0x08006824
  ldr r2, =_sbss
 8001c3c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001c40:	20000e74 	.word	0x20000e74

08001c44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c44:	e7fe      	b.n	8001c44 <ADC_IRQHandler>
	...

08001c48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c48:	b510      	push	{r4, lr}
 8001c4a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c88 <HAL_InitTick+0x40>)
 8001c4e:	781a      	ldrb	r2, [r3, #0]
 8001c50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c54:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c58:	4a0c      	ldr	r2, [pc, #48]	@ (8001c8c <HAL_InitTick+0x44>)
 8001c5a:	6810      	ldr	r0, [r2, #0]
 8001c5c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001c60:	f000 f8ac 	bl	8001dbc <HAL_SYSTICK_Config>
 8001c64:	b968      	cbnz	r0, 8001c82 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c66:	2c0f      	cmp	r4, #15
 8001c68:	d901      	bls.n	8001c6e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001c6a:	2001      	movs	r0, #1
 8001c6c:	e00a      	b.n	8001c84 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	4621      	mov	r1, r4
 8001c72:	f04f 30ff 	mov.w	r0, #4294967295
 8001c76:	f000 f883 	bl	8001d80 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c7a:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <HAL_InitTick+0x48>)
 8001c7c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c7e:	2000      	movs	r0, #0
 8001c80:	e000      	b.n	8001c84 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001c82:	2001      	movs	r0, #1
}
 8001c84:	bd10      	pop	{r4, pc}
 8001c86:	bf00      	nop
 8001c88:	20000004 	.word	0x20000004
 8001c8c:	20000000 	.word	0x20000000
 8001c90:	20000008 	.word	0x20000008

08001c94 <HAL_Init>:
{
 8001c94:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c96:	2003      	movs	r0, #3
 8001c98:	f000 f860 	bl	8001d5c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c9c:	200f      	movs	r0, #15
 8001c9e:	f7ff ffd3 	bl	8001c48 <HAL_InitTick>
  HAL_MspInit();
 8001ca2:	f7ff fe6f 	bl	8001984 <HAL_MspInit>
}
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	bd08      	pop	{r3, pc}
	...

08001cac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001cac:	4a03      	ldr	r2, [pc, #12]	@ (8001cbc <HAL_IncTick+0x10>)
 8001cae:	6811      	ldr	r1, [r2, #0]
 8001cb0:	4b03      	ldr	r3, [pc, #12]	@ (8001cc0 <HAL_IncTick+0x14>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	440b      	add	r3, r1
 8001cb6:	6013      	str	r3, [r2, #0]
}
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	20000d24 	.word	0x20000d24
 8001cc0:	20000004 	.word	0x20000004

08001cc4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001cc4:	4b01      	ldr	r3, [pc, #4]	@ (8001ccc <HAL_GetTick+0x8>)
 8001cc6:	6818      	ldr	r0, [r3, #0]
}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	20000d24 	.word	0x20000d24

08001cd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cd0:	b538      	push	{r3, r4, r5, lr}
 8001cd2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001cd4:	f7ff fff6 	bl	8001cc4 <HAL_GetTick>
 8001cd8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cda:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001cde:	d002      	beq.n	8001ce6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ce0:	4b04      	ldr	r3, [pc, #16]	@ (8001cf4 <HAL_Delay+0x24>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ce6:	f7ff ffed 	bl	8001cc4 <HAL_GetTick>
 8001cea:	1b40      	subs	r0, r0, r5
 8001cec:	42a0      	cmp	r0, r4
 8001cee:	d3fa      	bcc.n	8001ce6 <HAL_Delay+0x16>
  {
  }
}
 8001cf0:	bd38      	pop	{r3, r4, r5, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000004 	.word	0x20000004

08001cf8 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001cf8:	2800      	cmp	r0, #0
 8001cfa:	db04      	blt.n	8001d06 <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cfc:	0109      	lsls	r1, r1, #4
 8001cfe:	b2c9      	uxtb	r1, r1
 8001d00:	4b04      	ldr	r3, [pc, #16]	@ (8001d14 <__NVIC_SetPriority+0x1c>)
 8001d02:	5419      	strb	r1, [r3, r0]
 8001d04:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d06:	f000 000f 	and.w	r0, r0, #15
 8001d0a:	0109      	lsls	r1, r1, #4
 8001d0c:	b2c9      	uxtb	r1, r1
 8001d0e:	4b02      	ldr	r3, [pc, #8]	@ (8001d18 <__NVIC_SetPriority+0x20>)
 8001d10:	5419      	strb	r1, [r3, r0]
  }
}
 8001d12:	4770      	bx	lr
 8001d14:	e000e400 	.word	0xe000e400
 8001d18:	e000ed14 	.word	0xe000ed14

08001d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d1c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d1e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d22:	f1c0 0c07 	rsb	ip, r0, #7
 8001d26:	f1bc 0f04 	cmp.w	ip, #4
 8001d2a:	bf28      	it	cs
 8001d2c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d30:	1d03      	adds	r3, r0, #4
 8001d32:	2b06      	cmp	r3, #6
 8001d34:	d90f      	bls.n	8001d56 <NVIC_EncodePriority+0x3a>
 8001d36:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d38:	f04f 3eff 	mov.w	lr, #4294967295
 8001d3c:	fa0e f00c 	lsl.w	r0, lr, ip
 8001d40:	ea21 0100 	bic.w	r1, r1, r0
 8001d44:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d46:	fa0e fe03 	lsl.w	lr, lr, r3
 8001d4a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001d4e:	ea41 0002 	orr.w	r0, r1, r2
 8001d52:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d56:	2300      	movs	r3, #0
 8001d58:	e7ee      	b.n	8001d38 <NVIC_EncodePriority+0x1c>
	...

08001d5c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d5c:	4906      	ldr	r1, [pc, #24]	@ (8001d78 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8001d5e:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d60:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001d64:	041b      	lsls	r3, r3, #16
 8001d66:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d68:	0200      	lsls	r0, r0, #8
 8001d6a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d6e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001d70:	4a02      	ldr	r2, [pc, #8]	@ (8001d7c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001d72:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8001d74:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001d76:	4770      	bx	lr
 8001d78:	e000ed00 	.word	0xe000ed00
 8001d7c:	05fa0000 	.word	0x05fa0000

08001d80 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d80:	b510      	push	{r4, lr}
 8001d82:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d84:	4b05      	ldr	r3, [pc, #20]	@ (8001d9c <HAL_NVIC_SetPriority+0x1c>)
 8001d86:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d88:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001d8c:	f7ff ffc6 	bl	8001d1c <NVIC_EncodePriority>
 8001d90:	4601      	mov	r1, r0
 8001d92:	4620      	mov	r0, r4
 8001d94:	f7ff ffb0 	bl	8001cf8 <__NVIC_SetPriority>
}
 8001d98:	bd10      	pop	{r4, pc}
 8001d9a:	bf00      	nop
 8001d9c:	e000ed00 	.word	0xe000ed00

08001da0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001da0:	2800      	cmp	r0, #0
 8001da2:	db07      	blt.n	8001db4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da4:	f000 021f 	and.w	r2, r0, #31
 8001da8:	0940      	lsrs	r0, r0, #5
 8001daa:	2301      	movs	r3, #1
 8001dac:	4093      	lsls	r3, r2
 8001dae:	4a02      	ldr	r2, [pc, #8]	@ (8001db8 <HAL_NVIC_EnableIRQ+0x18>)
 8001db0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000e100 	.word	0xe000e100

08001dbc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dbc:	3801      	subs	r0, #1
 8001dbe:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001dc2:	d20b      	bcs.n	8001ddc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dc4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001dc8:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dca:	4a05      	ldr	r2, [pc, #20]	@ (8001de0 <HAL_SYSTICK_Config+0x24>)
 8001dcc:	21f0      	movs	r1, #240	@ 0xf0
 8001dce:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dd6:	2207      	movs	r2, #7
 8001dd8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dda:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001ddc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001dde:	4770      	bx	lr
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001de4:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001de8:	4b04      	ldr	r3, [pc, #16]	@ (8001dfc <HAL_MPU_Disable+0x18>)
 8001dea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dec:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001df0:	625a      	str	r2, [r3, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001df2:	2200      	movs	r2, #0
 8001df4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	e000ed00 	.word	0xe000ed00

08001e00 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001e00:	f040 0001 	orr.w	r0, r0, #1
 8001e04:	4b05      	ldr	r3, [pc, #20]	@ (8001e1c <HAL_MPU_Enable+0x1c>)
 8001e06:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001e0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e0c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001e10:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001e12:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001e16:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001e1a:	4770      	bx	lr
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001e20:	7843      	ldrb	r3, [r0, #1]
 8001e22:	4a14      	ldr	r2, [pc, #80]	@ (8001e74 <HAL_MPU_ConfigRegion+0x54>)
 8001e24:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001e28:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8001e2c:	f023 0301 	bic.w	r3, r3, #1
 8001e30:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001e34:	6843      	ldr	r3, [r0, #4]
 8001e36:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001e3a:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001e3c:	7ac3      	ldrb	r3, [r0, #11]
 8001e3e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001e40:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001e44:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001e46:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001e4a:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001e4c:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001e50:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001e52:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001e56:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001e58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001e5c:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001e5e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001e62:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001e64:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001e68:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001e6a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001e6c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001e78:	2300      	movs	r3, #0
 8001e7a:	2b0f      	cmp	r3, #15
 8001e7c:	f200 80f4 	bhi.w	8002068 <HAL_GPIO_Init+0x1f0>
{
 8001e80:	b570      	push	{r4, r5, r6, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	e066      	b.n	8001f54 <HAL_GPIO_Init+0xdc>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e86:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e88:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001e8c:	2403      	movs	r4, #3
 8001e8e:	fa04 f40e 	lsl.w	r4, r4, lr
 8001e92:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e96:	68cc      	ldr	r4, [r1, #12]
 8001e98:	fa04 f40e 	lsl.w	r4, r4, lr
 8001e9c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001e9e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ea0:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ea2:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ea6:	684a      	ldr	r2, [r1, #4]
 8001ea8:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8001eac:	409a      	lsls	r2, r3
 8001eae:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8001eb0:	6042      	str	r2, [r0, #4]
 8001eb2:	e05d      	b.n	8001f70 <HAL_GPIO_Init+0xf8>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001eb4:	08dc      	lsrs	r4, r3, #3
 8001eb6:	3408      	adds	r4, #8
 8001eb8:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001ebc:	f003 0507 	and.w	r5, r3, #7
 8001ec0:	00ad      	lsls	r5, r5, #2
 8001ec2:	f04f 0e0f 	mov.w	lr, #15
 8001ec6:	fa0e fe05 	lsl.w	lr, lr, r5
 8001eca:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ece:	690a      	ldr	r2, [r1, #16]
 8001ed0:	40aa      	lsls	r2, r5
 8001ed2:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3] = temp;
 8001ed6:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8001eda:	e05d      	b.n	8001f98 <HAL_GPIO_Init+0x120>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001edc:	2209      	movs	r2, #9
 8001ede:	e000      	b.n	8001ee2 <HAL_GPIO_Init+0x6a>
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	fa02 f20e 	lsl.w	r2, r2, lr
 8001ee6:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2] = temp;
 8001ee8:	3402      	adds	r4, #2
 8001eea:	4d60      	ldr	r5, [pc, #384]	@ (800206c <HAL_GPIO_Init+0x1f4>)
 8001eec:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ef0:	4a5f      	ldr	r2, [pc, #380]	@ (8002070 <HAL_GPIO_Init+0x1f8>)
 8001ef2:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001ef4:	ea6f 020c 	mvn.w	r2, ip
 8001ef8:	ea24 050c 	bic.w	r5, r4, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001efc:	684e      	ldr	r6, [r1, #4]
 8001efe:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8001f02:	d001      	beq.n	8001f08 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8001f04:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8001f08:	4c59      	ldr	r4, [pc, #356]	@ (8002070 <HAL_GPIO_Init+0x1f8>)
 8001f0a:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8001f0c:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001f0e:	ea02 0504 	and.w	r5, r2, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f12:	684e      	ldr	r6, [r1, #4]
 8001f14:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8001f18:	d001      	beq.n	8001f1e <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8001f1a:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8001f1e:	4c54      	ldr	r4, [pc, #336]	@ (8002070 <HAL_GPIO_Init+0x1f8>)
 8001f20:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8001f22:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001f24:	ea02 0504 	and.w	r5, r2, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f28:	684e      	ldr	r6, [r1, #4]
 8001f2a:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8001f2e:	d001      	beq.n	8001f34 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001f30:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8001f34:	4c4e      	ldr	r4, [pc, #312]	@ (8002070 <HAL_GPIO_Init+0x1f8>)
 8001f36:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f38:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001f3a:	4022      	ands	r2, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f3c:	684d      	ldr	r5, [r1, #4]
 8001f3e:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8001f42:	d001      	beq.n	8001f48 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8001f44:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8001f48:	4c49      	ldr	r4, [pc, #292]	@ (8002070 <HAL_GPIO_Init+0x1f8>)
 8001f4a:	6022      	str	r2, [r4, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	2b0f      	cmp	r3, #15
 8001f50:	f200 8088 	bhi.w	8002064 <HAL_GPIO_Init+0x1ec>
    ioposition = ((uint32_t)0x01) << position;
 8001f54:	2201      	movs	r2, #1
 8001f56:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f58:	680c      	ldr	r4, [r1, #0]
 8001f5a:	ea04 0c02 	and.w	ip, r4, r2
    if (iocurrent == ioposition)
 8001f5e:	ea32 0404 	bics.w	r4, r2, r4
 8001f62:	d1f3      	bne.n	8001f4c <HAL_GPIO_Init+0xd4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f64:	684c      	ldr	r4, [r1, #4]
 8001f66:	f004 0403 	and.w	r4, r4, #3
 8001f6a:	3c01      	subs	r4, #1
 8001f6c:	2c01      	cmp	r4, #1
 8001f6e:	d98a      	bls.n	8001e86 <HAL_GPIO_Init+0xe>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f70:	684a      	ldr	r2, [r1, #4]
 8001f72:	f002 0203 	and.w	r2, r2, #3
 8001f76:	2a03      	cmp	r2, #3
 8001f78:	d009      	beq.n	8001f8e <HAL_GPIO_Init+0x116>
        temp = GPIOx->PUPDR;
 8001f7a:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001f7c:	005d      	lsls	r5, r3, #1
 8001f7e:	2203      	movs	r2, #3
 8001f80:	40aa      	lsls	r2, r5
 8001f82:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001f86:	688a      	ldr	r2, [r1, #8]
 8001f88:	40aa      	lsls	r2, r5
 8001f8a:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8001f8c:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f8e:	684a      	ldr	r2, [r1, #4]
 8001f90:	f002 0203 	and.w	r2, r2, #3
 8001f94:	2a02      	cmp	r2, #2
 8001f96:	d08d      	beq.n	8001eb4 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8001f98:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f9a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001f9e:	2203      	movs	r2, #3
 8001fa0:	fa02 f20e 	lsl.w	r2, r2, lr
 8001fa4:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001fa8:	684a      	ldr	r2, [r1, #4]
 8001faa:	f002 0203 	and.w	r2, r2, #3
 8001fae:	fa02 f20e 	lsl.w	r2, r2, lr
 8001fb2:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001fb4:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fb6:	684a      	ldr	r2, [r1, #4]
 8001fb8:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8001fbc:	d0c6      	beq.n	8001f4c <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fbe:	4a2d      	ldr	r2, [pc, #180]	@ (8002074 <HAL_GPIO_Init+0x1fc>)
 8001fc0:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8001fc2:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8001fc6:	6454      	str	r4, [r2, #68]	@ 0x44
 8001fc8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001fca:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001fce:	9201      	str	r2, [sp, #4]
 8001fd0:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001fd2:	089c      	lsrs	r4, r3, #2
 8001fd4:	1ca5      	adds	r5, r4, #2
 8001fd6:	4a25      	ldr	r2, [pc, #148]	@ (800206c <HAL_GPIO_Init+0x1f4>)
 8001fd8:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fdc:	f003 0e03 	and.w	lr, r3, #3
 8001fe0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001fe4:	220f      	movs	r2, #15
 8001fe6:	fa02 f20e 	lsl.w	r2, r2, lr
 8001fea:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001fee:	4a22      	ldr	r2, [pc, #136]	@ (8002078 <HAL_GPIO_Init+0x200>)
 8001ff0:	4290      	cmp	r0, r2
 8001ff2:	f43f af75 	beq.w	8001ee0 <HAL_GPIO_Init+0x68>
 8001ff6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001ffa:	4290      	cmp	r0, r2
 8001ffc:	d022      	beq.n	8002044 <HAL_GPIO_Init+0x1cc>
 8001ffe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002002:	4290      	cmp	r0, r2
 8002004:	d020      	beq.n	8002048 <HAL_GPIO_Init+0x1d0>
 8002006:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800200a:	4290      	cmp	r0, r2
 800200c:	d01e      	beq.n	800204c <HAL_GPIO_Init+0x1d4>
 800200e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002012:	4290      	cmp	r0, r2
 8002014:	d01c      	beq.n	8002050 <HAL_GPIO_Init+0x1d8>
 8002016:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800201a:	4290      	cmp	r0, r2
 800201c:	d01a      	beq.n	8002054 <HAL_GPIO_Init+0x1dc>
 800201e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002022:	4290      	cmp	r0, r2
 8002024:	d018      	beq.n	8002058 <HAL_GPIO_Init+0x1e0>
 8002026:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800202a:	4290      	cmp	r0, r2
 800202c:	d016      	beq.n	800205c <HAL_GPIO_Init+0x1e4>
 800202e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002032:	4290      	cmp	r0, r2
 8002034:	d014      	beq.n	8002060 <HAL_GPIO_Init+0x1e8>
 8002036:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800203a:	4290      	cmp	r0, r2
 800203c:	f43f af4e 	beq.w	8001edc <HAL_GPIO_Init+0x64>
 8002040:	220a      	movs	r2, #10
 8002042:	e74e      	b.n	8001ee2 <HAL_GPIO_Init+0x6a>
 8002044:	2201      	movs	r2, #1
 8002046:	e74c      	b.n	8001ee2 <HAL_GPIO_Init+0x6a>
 8002048:	2202      	movs	r2, #2
 800204a:	e74a      	b.n	8001ee2 <HAL_GPIO_Init+0x6a>
 800204c:	2203      	movs	r2, #3
 800204e:	e748      	b.n	8001ee2 <HAL_GPIO_Init+0x6a>
 8002050:	2204      	movs	r2, #4
 8002052:	e746      	b.n	8001ee2 <HAL_GPIO_Init+0x6a>
 8002054:	2205      	movs	r2, #5
 8002056:	e744      	b.n	8001ee2 <HAL_GPIO_Init+0x6a>
 8002058:	2206      	movs	r2, #6
 800205a:	e742      	b.n	8001ee2 <HAL_GPIO_Init+0x6a>
 800205c:	2207      	movs	r2, #7
 800205e:	e740      	b.n	8001ee2 <HAL_GPIO_Init+0x6a>
 8002060:	2208      	movs	r2, #8
 8002062:	e73e      	b.n	8001ee2 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8002064:	b002      	add	sp, #8
 8002066:	bd70      	pop	{r4, r5, r6, pc}
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	40013800 	.word	0x40013800
 8002070:	40013c00 	.word	0x40013c00
 8002074:	40023800 	.word	0x40023800
 8002078:	40020000 	.word	0x40020000

0800207c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800207c:	b10a      	cbz	r2, 8002082 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800207e:	6181      	str	r1, [r0, #24]
 8002080:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002082:	0409      	lsls	r1, r1, #16
 8002084:	6181      	str	r1, [r0, #24]
  }
}
 8002086:	4770      	bx	lr

08002088 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002088:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800208a:	4b05      	ldr	r3, [pc, #20]	@ (80020a0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	4203      	tst	r3, r0
 8002090:	d100      	bne.n	8002094 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8002092:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002094:	4b02      	ldr	r3, [pc, #8]	@ (80020a0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002096:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002098:	f7ff fafa 	bl	8001690 <HAL_GPIO_EXTI_Callback>
}
 800209c:	e7f9      	b.n	8002092 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800209e:	bf00      	nop
 80020a0:	40013c00 	.word	0x40013c00

080020a4 <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80020a4:	2800      	cmp	r0, #0
 80020a6:	d031      	beq.n	800210c <HAL_IWDG_Init+0x68>
{
 80020a8:	b538      	push	{r3, r4, r5, lr}
 80020aa:	4604      	mov	r4, r0
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80020ac:	6803      	ldr	r3, [r0, #0]
 80020ae:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80020b2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80020b4:	6803      	ldr	r3, [r0, #0]
 80020b6:	f245 5255 	movw	r2, #21845	@ 0x5555
 80020ba:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80020bc:	6803      	ldr	r3, [r0, #0]
 80020be:	6842      	ldr	r2, [r0, #4]
 80020c0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80020c2:	6803      	ldr	r3, [r0, #0]
 80020c4:	6882      	ldr	r2, [r0, #8]
 80020c6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80020c8:	f7ff fdfc 	bl	8001cc4 <HAL_GetTick>
 80020cc:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80020ce:	6823      	ldr	r3, [r4, #0]
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	f012 0f07 	tst.w	r2, #7
 80020d6:	d00d      	beq.n	80020f4 <HAL_IWDG_Init+0x50>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80020d8:	f7ff fdf4 	bl	8001cc4 <HAL_GetTick>
 80020dc:	1b40      	subs	r0, r0, r5
 80020de:	f641 0301 	movw	r3, #6145	@ 0x1801
 80020e2:	4298      	cmp	r0, r3
 80020e4:	d9f3      	bls.n	80020ce <HAL_IWDG_Init+0x2a>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80020e6:	6823      	ldr	r3, [r4, #0]
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	f013 0f07 	tst.w	r3, #7
 80020ee:	d0ee      	beq.n	80020ce <HAL_IWDG_Init+0x2a>
      {
        return HAL_TIMEOUT;
 80020f0:	2003      	movs	r0, #3
 80020f2:	e005      	b.n	8002100 <HAL_IWDG_Init+0x5c>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80020f4:	6919      	ldr	r1, [r3, #16]
 80020f6:	68e2      	ldr	r2, [r4, #12]
 80020f8:	4291      	cmp	r1, r2
 80020fa:	d002      	beq.n	8002102 <HAL_IWDG_Init+0x5e>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80020fc:	611a      	str	r2, [r3, #16]
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
 80020fe:	2000      	movs	r0, #0
}
 8002100:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002102:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002106:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002108:	2000      	movs	r0, #0
 800210a:	e7f9      	b.n	8002100 <HAL_IWDG_Init+0x5c>
    return HAL_ERROR;
 800210c:	2001      	movs	r0, #1
}
 800210e:	4770      	bx	lr

08002110 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002110:	6803      	ldr	r3, [r0, #0]
 8002112:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002116:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8002118:	2000      	movs	r0, #0
 800211a:	4770      	bx	lr

0800211c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800211c:	b510      	push	{r4, lr}
 800211e:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8002120:	4b1b      	ldr	r3, [pc, #108]	@ (8002190 <HAL_PWREx_EnableOverDrive+0x74>)
 8002122:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002124:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002128:	641a      	str	r2, [r3, #64]	@ 0x40
 800212a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002130:	9301      	str	r3, [sp, #4]
 8002132:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002134:	4a17      	ldr	r2, [pc, #92]	@ (8002194 <HAL_PWREx_EnableOverDrive+0x78>)
 8002136:	6813      	ldr	r3, [r2, #0]
 8002138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800213c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800213e:	f7ff fdc1 	bl	8001cc4 <HAL_GetTick>
 8002142:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002144:	4b13      	ldr	r3, [pc, #76]	@ (8002194 <HAL_PWREx_EnableOverDrive+0x78>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800214c:	d108      	bne.n	8002160 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800214e:	f7ff fdb9 	bl	8001cc4 <HAL_GetTick>
 8002152:	1b00      	subs	r0, r0, r4
 8002154:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002158:	d9f4      	bls.n	8002144 <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 800215a:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 800215c:	b002      	add	sp, #8
 800215e:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002160:	4a0c      	ldr	r2, [pc, #48]	@ (8002194 <HAL_PWREx_EnableOverDrive+0x78>)
 8002162:	6813      	ldr	r3, [r2, #0]
 8002164:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002168:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800216a:	f7ff fdab 	bl	8001cc4 <HAL_GetTick>
 800216e:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002170:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <HAL_PWREx_EnableOverDrive+0x78>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002178:	d107      	bne.n	800218a <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800217a:	f7ff fda3 	bl	8001cc4 <HAL_GetTick>
 800217e:	1b00      	subs	r0, r0, r4
 8002180:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002184:	d9f4      	bls.n	8002170 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 8002186:	2003      	movs	r0, #3
 8002188:	e7e8      	b.n	800215c <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 800218a:	2000      	movs	r0, #0
 800218c:	e7e6      	b.n	800215c <HAL_PWREx_EnableOverDrive+0x40>
 800218e:	bf00      	nop
 8002190:	40023800 	.word	0x40023800
 8002194:	40007000 	.word	0x40007000

08002198 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002198:	2800      	cmp	r0, #0
 800219a:	f000 81ff 	beq.w	800259c <HAL_RCC_OscConfig+0x404>
{
 800219e:	b570      	push	{r4, r5, r6, lr}
 80021a0:	b082      	sub	sp, #8
 80021a2:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021a4:	6803      	ldr	r3, [r0, #0]
 80021a6:	f013 0f01 	tst.w	r3, #1
 80021aa:	d029      	beq.n	8002200 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021ac:	4b95      	ldr	r3, [pc, #596]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f003 030c 	and.w	r3, r3, #12
 80021b4:	2b04      	cmp	r3, #4
 80021b6:	d01a      	beq.n	80021ee <HAL_RCC_OscConfig+0x56>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021b8:	4b92      	ldr	r3, [pc, #584]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f003 030c 	and.w	r3, r3, #12
 80021c0:	2b08      	cmp	r3, #8
 80021c2:	d00f      	beq.n	80021e4 <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021c4:	6863      	ldr	r3, [r4, #4]
 80021c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021ca:	d040      	beq.n	800224e <HAL_RCC_OscConfig+0xb6>
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d154      	bne.n	800227a <HAL_RCC_OscConfig+0xe2>
 80021d0:	4b8c      	ldr	r3, [pc, #560]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	e039      	b.n	8002258 <HAL_RCC_OscConfig+0xc0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021e4:	4b87      	ldr	r3, [pc, #540]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80021ec:	d0ea      	beq.n	80021c4 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ee:	4b85      	ldr	r3, [pc, #532]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80021f6:	d003      	beq.n	8002200 <HAL_RCC_OscConfig+0x68>
 80021f8:	6863      	ldr	r3, [r4, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f000 81d0 	beq.w	80025a0 <HAL_RCC_OscConfig+0x408>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002200:	6823      	ldr	r3, [r4, #0]
 8002202:	f013 0f02 	tst.w	r3, #2
 8002206:	d074      	beq.n	80022f2 <HAL_RCC_OscConfig+0x15a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002208:	4b7e      	ldr	r3, [pc, #504]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f013 0f0c 	tst.w	r3, #12
 8002210:	d05e      	beq.n	80022d0 <HAL_RCC_OscConfig+0x138>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002212:	4b7c      	ldr	r3, [pc, #496]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f003 030c 	and.w	r3, r3, #12
 800221a:	2b08      	cmp	r3, #8
 800221c:	d053      	beq.n	80022c6 <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800221e:	68e3      	ldr	r3, [r4, #12]
 8002220:	2b00      	cmp	r3, #0
 8002222:	f000 8089 	beq.w	8002338 <HAL_RCC_OscConfig+0x1a0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002226:	4a77      	ldr	r2, [pc, #476]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002228:	6813      	ldr	r3, [r2, #0]
 800222a:	f043 0301 	orr.w	r3, r3, #1
 800222e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002230:	f7ff fd48 	bl	8001cc4 <HAL_GetTick>
 8002234:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002236:	4b73      	ldr	r3, [pc, #460]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f013 0f02 	tst.w	r3, #2
 800223e:	d172      	bne.n	8002326 <HAL_RCC_OscConfig+0x18e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002240:	f7ff fd40 	bl	8001cc4 <HAL_GetTick>
 8002244:	1b40      	subs	r0, r0, r5
 8002246:	2802      	cmp	r0, #2
 8002248:	d9f5      	bls.n	8002236 <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 800224a:	2003      	movs	r0, #3
 800224c:	e1ad      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800224e:	4a6d      	ldr	r2, [pc, #436]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002250:	6813      	ldr	r3, [r2, #0]
 8002252:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002256:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002258:	6863      	ldr	r3, [r4, #4]
 800225a:	b32b      	cbz	r3, 80022a8 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 800225c:	f7ff fd32 	bl	8001cc4 <HAL_GetTick>
 8002260:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002262:	4b68      	ldr	r3, [pc, #416]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800226a:	d1c9      	bne.n	8002200 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800226c:	f7ff fd2a 	bl	8001cc4 <HAL_GetTick>
 8002270:	1b40      	subs	r0, r0, r5
 8002272:	2864      	cmp	r0, #100	@ 0x64
 8002274:	d9f5      	bls.n	8002262 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8002276:	2003      	movs	r0, #3
 8002278:	e197      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800227a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800227e:	d009      	beq.n	8002294 <HAL_RCC_OscConfig+0xfc>
 8002280:	4b60      	ldr	r3, [pc, #384]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	e7e1      	b.n	8002258 <HAL_RCC_OscConfig+0xc0>
 8002294:	4b5b      	ldr	r3, [pc, #364]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	e7d7      	b.n	8002258 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 80022a8:	f7ff fd0c 	bl	8001cc4 <HAL_GetTick>
 80022ac:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ae:	4b55      	ldr	r3, [pc, #340]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80022b6:	d0a3      	beq.n	8002200 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022b8:	f7ff fd04 	bl	8001cc4 <HAL_GetTick>
 80022bc:	1b40      	subs	r0, r0, r5
 80022be:	2864      	cmp	r0, #100	@ 0x64
 80022c0:	d9f5      	bls.n	80022ae <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 80022c2:	2003      	movs	r0, #3
 80022c4:	e171      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022c6:	4b4f      	ldr	r3, [pc, #316]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80022ce:	d1a6      	bne.n	800221e <HAL_RCC_OscConfig+0x86>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022d0:	4b4c      	ldr	r3, [pc, #304]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f013 0f02 	tst.w	r3, #2
 80022d8:	d003      	beq.n	80022e2 <HAL_RCC_OscConfig+0x14a>
 80022da:	68e3      	ldr	r3, [r4, #12]
 80022dc:	2b01      	cmp	r3, #1
 80022de:	f040 8161 	bne.w	80025a4 <HAL_RCC_OscConfig+0x40c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e2:	4a48      	ldr	r2, [pc, #288]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022e4:	6813      	ldr	r3, [r2, #0]
 80022e6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80022ea:	6921      	ldr	r1, [r4, #16]
 80022ec:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80022f0:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022f2:	6823      	ldr	r3, [r4, #0]
 80022f4:	f013 0f08 	tst.w	r3, #8
 80022f8:	d046      	beq.n	8002388 <HAL_RCC_OscConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80022fa:	6963      	ldr	r3, [r4, #20]
 80022fc:	b383      	cbz	r3, 8002360 <HAL_RCC_OscConfig+0x1c8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022fe:	4a41      	ldr	r2, [pc, #260]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002300:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002302:	f043 0301 	orr.w	r3, r3, #1
 8002306:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002308:	f7ff fcdc 	bl	8001cc4 <HAL_GetTick>
 800230c:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800230e:	4b3d      	ldr	r3, [pc, #244]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002312:	f013 0f02 	tst.w	r3, #2
 8002316:	d137      	bne.n	8002388 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002318:	f7ff fcd4 	bl	8001cc4 <HAL_GetTick>
 800231c:	1b40      	subs	r0, r0, r5
 800231e:	2802      	cmp	r0, #2
 8002320:	d9f5      	bls.n	800230e <HAL_RCC_OscConfig+0x176>
        {
          return HAL_TIMEOUT;
 8002322:	2003      	movs	r0, #3
 8002324:	e141      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002326:	4a37      	ldr	r2, [pc, #220]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002328:	6813      	ldr	r3, [r2, #0]
 800232a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800232e:	6921      	ldr	r1, [r4, #16]
 8002330:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	e7dc      	b.n	80022f2 <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_DISABLE();
 8002338:	4a32      	ldr	r2, [pc, #200]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800233a:	6813      	ldr	r3, [r2, #0]
 800233c:	f023 0301 	bic.w	r3, r3, #1
 8002340:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002342:	f7ff fcbf 	bl	8001cc4 <HAL_GetTick>
 8002346:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002348:	4b2e      	ldr	r3, [pc, #184]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f013 0f02 	tst.w	r3, #2
 8002350:	d0cf      	beq.n	80022f2 <HAL_RCC_OscConfig+0x15a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002352:	f7ff fcb7 	bl	8001cc4 <HAL_GetTick>
 8002356:	1b40      	subs	r0, r0, r5
 8002358:	2802      	cmp	r0, #2
 800235a:	d9f5      	bls.n	8002348 <HAL_RCC_OscConfig+0x1b0>
            return HAL_TIMEOUT;
 800235c:	2003      	movs	r0, #3
 800235e:	e124      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002360:	4a28      	ldr	r2, [pc, #160]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002362:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002364:	f023 0301 	bic.w	r3, r3, #1
 8002368:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800236a:	f7ff fcab 	bl	8001cc4 <HAL_GetTick>
 800236e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002370:	4b24      	ldr	r3, [pc, #144]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002372:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002374:	f013 0f02 	tst.w	r3, #2
 8002378:	d006      	beq.n	8002388 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800237a:	f7ff fca3 	bl	8001cc4 <HAL_GetTick>
 800237e:	1b40      	subs	r0, r0, r5
 8002380:	2802      	cmp	r0, #2
 8002382:	d9f5      	bls.n	8002370 <HAL_RCC_OscConfig+0x1d8>
        {
          return HAL_TIMEOUT;
 8002384:	2003      	movs	r0, #3
 8002386:	e110      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002388:	6823      	ldr	r3, [r4, #0]
 800238a:	f013 0f04 	tst.w	r3, #4
 800238e:	d07d      	beq.n	800248c <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002390:	4b1c      	ldr	r3, [pc, #112]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002394:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002398:	d11e      	bne.n	80023d8 <HAL_RCC_OscConfig+0x240>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800239a:	4b1a      	ldr	r3, [pc, #104]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800239c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800239e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80023a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023aa:	9301      	str	r3, [sp, #4]
 80023ac:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80023ae:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023b0:	4b15      	ldr	r3, [pc, #84]	@ (8002408 <HAL_RCC_OscConfig+0x270>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80023b8:	d010      	beq.n	80023dc <HAL_RCC_OscConfig+0x244>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023ba:	68a3      	ldr	r3, [r4, #8]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d025      	beq.n	800240c <HAL_RCC_OscConfig+0x274>
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d13b      	bne.n	800243c <HAL_RCC_OscConfig+0x2a4>
 80023c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80023c6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80023c8:	f022 0201 	bic.w	r2, r2, #1
 80023cc:	671a      	str	r2, [r3, #112]	@ 0x70
 80023ce:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80023d0:	f022 0204 	bic.w	r2, r2, #4
 80023d4:	671a      	str	r2, [r3, #112]	@ 0x70
 80023d6:	e01e      	b.n	8002416 <HAL_RCC_OscConfig+0x27e>
  FlagStatus pwrclkchanged = RESET;
 80023d8:	2500      	movs	r5, #0
 80023da:	e7e9      	b.n	80023b0 <HAL_RCC_OscConfig+0x218>
      PWR->CR1 |= PWR_CR1_DBP;
 80023dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002408 <HAL_RCC_OscConfig+0x270>)
 80023de:	6813      	ldr	r3, [r2, #0]
 80023e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023e4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80023e6:	f7ff fc6d 	bl	8001cc4 <HAL_GetTick>
 80023ea:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023ec:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <HAL_RCC_OscConfig+0x270>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80023f4:	d1e1      	bne.n	80023ba <HAL_RCC_OscConfig+0x222>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023f6:	f7ff fc65 	bl	8001cc4 <HAL_GetTick>
 80023fa:	1b80      	subs	r0, r0, r6
 80023fc:	2864      	cmp	r0, #100	@ 0x64
 80023fe:	d9f5      	bls.n	80023ec <HAL_RCC_OscConfig+0x254>
          return HAL_TIMEOUT;
 8002400:	2003      	movs	r0, #3
 8002402:	e0d2      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
 8002404:	40023800 	.word	0x40023800
 8002408:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800240c:	4a6e      	ldr	r2, [pc, #440]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 800240e:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002416:	68a3      	ldr	r3, [r4, #8]
 8002418:	b333      	cbz	r3, 8002468 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800241a:	f7ff fc53 	bl	8001cc4 <HAL_GetTick>
 800241e:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002420:	4b69      	ldr	r3, [pc, #420]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 8002422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002424:	f013 0f02 	tst.w	r3, #2
 8002428:	d12f      	bne.n	800248a <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800242a:	f7ff fc4b 	bl	8001cc4 <HAL_GetTick>
 800242e:	1b80      	subs	r0, r0, r6
 8002430:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002434:	4298      	cmp	r0, r3
 8002436:	d9f3      	bls.n	8002420 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002438:	2003      	movs	r0, #3
 800243a:	e0b6      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800243c:	2b05      	cmp	r3, #5
 800243e:	d009      	beq.n	8002454 <HAL_RCC_OscConfig+0x2bc>
 8002440:	4b61      	ldr	r3, [pc, #388]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 8002442:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002444:	f022 0201 	bic.w	r2, r2, #1
 8002448:	671a      	str	r2, [r3, #112]	@ 0x70
 800244a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800244c:	f022 0204 	bic.w	r2, r2, #4
 8002450:	671a      	str	r2, [r3, #112]	@ 0x70
 8002452:	e7e0      	b.n	8002416 <HAL_RCC_OscConfig+0x27e>
 8002454:	4b5c      	ldr	r3, [pc, #368]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 8002456:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002458:	f042 0204 	orr.w	r2, r2, #4
 800245c:	671a      	str	r2, [r3, #112]	@ 0x70
 800245e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002460:	f042 0201 	orr.w	r2, r2, #1
 8002464:	671a      	str	r2, [r3, #112]	@ 0x70
 8002466:	e7d6      	b.n	8002416 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002468:	f7ff fc2c 	bl	8001cc4 <HAL_GetTick>
 800246c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800246e:	4b56      	ldr	r3, [pc, #344]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 8002470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002472:	f013 0f02 	tst.w	r3, #2
 8002476:	d008      	beq.n	800248a <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002478:	f7ff fc24 	bl	8001cc4 <HAL_GetTick>
 800247c:	1b80      	subs	r0, r0, r6
 800247e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002482:	4298      	cmp	r0, r3
 8002484:	d9f3      	bls.n	800246e <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 8002486:	2003      	movs	r0, #3
 8002488:	e08f      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800248a:	b9fd      	cbnz	r5, 80024cc <HAL_RCC_OscConfig+0x334>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800248c:	69a3      	ldr	r3, [r4, #24]
 800248e:	2b00      	cmp	r3, #0
 8002490:	f000 808a 	beq.w	80025a8 <HAL_RCC_OscConfig+0x410>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002494:	4a4c      	ldr	r2, [pc, #304]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 8002496:	6892      	ldr	r2, [r2, #8]
 8002498:	f002 020c 	and.w	r2, r2, #12
 800249c:	2a08      	cmp	r2, #8
 800249e:	d058      	beq.n	8002552 <HAL_RCC_OscConfig+0x3ba>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d019      	beq.n	80024d8 <HAL_RCC_OscConfig+0x340>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024a4:	4a48      	ldr	r2, [pc, #288]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 80024a6:	6813      	ldr	r3, [r2, #0]
 80024a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ae:	f7ff fc09 	bl	8001cc4 <HAL_GetTick>
 80024b2:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024b4:	4b44      	ldr	r3, [pc, #272]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80024bc:	d047      	beq.n	800254e <HAL_RCC_OscConfig+0x3b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024be:	f7ff fc01 	bl	8001cc4 <HAL_GetTick>
 80024c2:	1b00      	subs	r0, r0, r4
 80024c4:	2802      	cmp	r0, #2
 80024c6:	d9f5      	bls.n	80024b4 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 80024c8:	2003      	movs	r0, #3
 80024ca:	e06e      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
      __HAL_RCC_PWR_CLK_DISABLE();
 80024cc:	4a3e      	ldr	r2, [pc, #248]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 80024ce:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80024d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80024d6:	e7d9      	b.n	800248c <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 80024d8:	4a3b      	ldr	r2, [pc, #236]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 80024da:	6813      	ldr	r3, [r2, #0]
 80024dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024e0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80024e2:	f7ff fbef 	bl	8001cc4 <HAL_GetTick>
 80024e6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024e8:	4b37      	ldr	r3, [pc, #220]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80024f0:	d006      	beq.n	8002500 <HAL_RCC_OscConfig+0x368>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024f2:	f7ff fbe7 	bl	8001cc4 <HAL_GetTick>
 80024f6:	1b40      	subs	r0, r0, r5
 80024f8:	2802      	cmp	r0, #2
 80024fa:	d9f5      	bls.n	80024e8 <HAL_RCC_OscConfig+0x350>
            return HAL_TIMEOUT;
 80024fc:	2003      	movs	r0, #3
 80024fe:	e054      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002500:	69e3      	ldr	r3, [r4, #28]
 8002502:	6a22      	ldr	r2, [r4, #32]
 8002504:	4313      	orrs	r3, r2
 8002506:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002508:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800250c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800250e:	0852      	lsrs	r2, r2, #1
 8002510:	3a01      	subs	r2, #1
 8002512:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002516:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002518:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800251c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002520:	4a29      	ldr	r2, [pc, #164]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 8002522:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8002524:	6813      	ldr	r3, [r2, #0]
 8002526:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800252a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800252c:	f7ff fbca 	bl	8001cc4 <HAL_GetTick>
 8002530:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002532:	4b25      	ldr	r3, [pc, #148]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800253a:	d106      	bne.n	800254a <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800253c:	f7ff fbc2 	bl	8001cc4 <HAL_GetTick>
 8002540:	1b00      	subs	r0, r0, r4
 8002542:	2802      	cmp	r0, #2
 8002544:	d9f5      	bls.n	8002532 <HAL_RCC_OscConfig+0x39a>
            return HAL_TIMEOUT;
 8002546:	2003      	movs	r0, #3
 8002548:	e02f      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800254a:	2000      	movs	r0, #0
 800254c:	e02d      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
 800254e:	2000      	movs	r0, #0
 8002550:	e02b      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
      pll_config = RCC->PLLCFGR;
 8002552:	4a1d      	ldr	r2, [pc, #116]	@ (80025c8 <HAL_RCC_OscConfig+0x430>)
 8002554:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002556:	2b01      	cmp	r3, #1
 8002558:	d029      	beq.n	80025ae <HAL_RCC_OscConfig+0x416>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255a:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800255e:	69e1      	ldr	r1, [r4, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002560:	428b      	cmp	r3, r1
 8002562:	d126      	bne.n	80025b2 <HAL_RCC_OscConfig+0x41a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002564:	f002 033f 	and.w	r3, r2, #63	@ 0x3f
 8002568:	6a21      	ldr	r1, [r4, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800256a:	428b      	cmp	r3, r1
 800256c:	d123      	bne.n	80025b6 <HAL_RCC_OscConfig+0x41e>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800256e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002570:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002574:	4013      	ands	r3, r2
 8002576:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 800257a:	d11e      	bne.n	80025ba <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800257c:	f402 3140 	and.w	r1, r2, #196608	@ 0x30000
 8002580:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002582:	085b      	lsrs	r3, r3, #1
 8002584:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002586:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 800258a:	d118      	bne.n	80025be <HAL_RCC_OscConfig+0x426>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800258c:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
 8002590:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002592:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
 8002596:	d114      	bne.n	80025c2 <HAL_RCC_OscConfig+0x42a>
  return HAL_OK;
 8002598:	2000      	movs	r0, #0
 800259a:	e006      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
    return HAL_ERROR;
 800259c:	2001      	movs	r0, #1
}
 800259e:	4770      	bx	lr
        return HAL_ERROR;
 80025a0:	2001      	movs	r0, #1
 80025a2:	e002      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
        return HAL_ERROR;
 80025a4:	2001      	movs	r0, #1
 80025a6:	e000      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
  return HAL_OK;
 80025a8:	2000      	movs	r0, #0
}
 80025aa:	b002      	add	sp, #8
 80025ac:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80025ae:	2001      	movs	r0, #1
 80025b0:	e7fb      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
 80025b2:	2001      	movs	r0, #1
 80025b4:	e7f9      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
 80025b6:	2001      	movs	r0, #1
 80025b8:	e7f7      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
 80025ba:	2001      	movs	r0, #1
 80025bc:	e7f5      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
 80025be:	2001      	movs	r0, #1
 80025c0:	e7f3      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
 80025c2:	2001      	movs	r0, #1
 80025c4:	e7f1      	b.n	80025aa <HAL_RCC_OscConfig+0x412>
 80025c6:	bf00      	nop
 80025c8:	40023800 	.word	0x40023800

080025cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025cc:	b508      	push	{r3, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025ce:	4b33      	ldr	r3, [pc, #204]	@ (800269c <HAL_RCC_GetSysClockFreq+0xd0>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f003 030c 	and.w	r3, r3, #12
 80025d6:	2b04      	cmp	r3, #4
 80025d8:	d05b      	beq.n	8002692 <HAL_RCC_GetSysClockFreq+0xc6>
 80025da:	2b08      	cmp	r3, #8
 80025dc:	d15b      	bne.n	8002696 <HAL_RCC_GetSysClockFreq+0xca>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025de:	4b2f      	ldr	r3, [pc, #188]	@ (800269c <HAL_RCC_GetSysClockFreq+0xd0>)
 80025e0:	685a      	ldr	r2, [r3, #4]
 80025e2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80025ec:	d02c      	beq.n	8002648 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ee:	4b2b      	ldr	r3, [pc, #172]	@ (800269c <HAL_RCC_GetSysClockFreq+0xd0>)
 80025f0:	6858      	ldr	r0, [r3, #4]
 80025f2:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80025f6:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80025fa:	ebbc 0c00 	subs.w	ip, ip, r0
 80025fe:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8002602:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8002606:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 800260a:	ea4f 118c 	mov.w	r1, ip, lsl #6
 800260e:	ebb1 010c 	subs.w	r1, r1, ip
 8002612:	eb63 030e 	sbc.w	r3, r3, lr
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800261c:	00c9      	lsls	r1, r1, #3
 800261e:	eb11 0c00 	adds.w	ip, r1, r0
 8002622:	f143 0300 	adc.w	r3, r3, #0
 8002626:	0259      	lsls	r1, r3, #9
 8002628:	2300      	movs	r3, #0
 800262a:	ea4f 204c 	mov.w	r0, ip, lsl #9
 800262e:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8002632:	f7fe fb29 	bl	8000c88 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002636:	4b19      	ldr	r3, [pc, #100]	@ (800269c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800263e:	3301      	adds	r3, #1
 8002640:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002642:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002646:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002648:	4b14      	ldr	r3, [pc, #80]	@ (800269c <HAL_RCC_GetSysClockFreq+0xd0>)
 800264a:	6858      	ldr	r0, [r3, #4]
 800264c:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8002650:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8002654:	ebbc 0c00 	subs.w	ip, ip, r0
 8002658:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800265c:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8002660:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8002664:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8002668:	ebb1 010c 	subs.w	r1, r1, ip
 800266c:	eb63 030e 	sbc.w	r3, r3, lr
 8002670:	00db      	lsls	r3, r3, #3
 8002672:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002676:	00c9      	lsls	r1, r1, #3
 8002678:	eb11 0c00 	adds.w	ip, r1, r0
 800267c:	f143 0300 	adc.w	r3, r3, #0
 8002680:	0299      	lsls	r1, r3, #10
 8002682:	2300      	movs	r3, #0
 8002684:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8002688:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 800268c:	f7fe fafc 	bl	8000c88 <__aeabi_uldivmod>
 8002690:	e7d1      	b.n	8002636 <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 8002692:	4803      	ldr	r0, [pc, #12]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002694:	e7d7      	b.n	8002646 <HAL_RCC_GetSysClockFreq+0x7a>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002696:	4803      	ldr	r0, [pc, #12]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0xd8>)
  return sysclockfreq;
 8002698:	e7d5      	b.n	8002646 <HAL_RCC_GetSysClockFreq+0x7a>
 800269a:	bf00      	nop
 800269c:	40023800 	.word	0x40023800
 80026a0:	007a1200 	.word	0x007a1200
 80026a4:	00f42400 	.word	0x00f42400

080026a8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80026a8:	2800      	cmp	r0, #0
 80026aa:	f000 80a0 	beq.w	80027ee <HAL_RCC_ClockConfig+0x146>
{
 80026ae:	b570      	push	{r4, r5, r6, lr}
 80026b0:	460d      	mov	r5, r1
 80026b2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026b4:	4b52      	ldr	r3, [pc, #328]	@ (8002800 <HAL_RCC_ClockConfig+0x158>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 030f 	and.w	r3, r3, #15
 80026bc:	428b      	cmp	r3, r1
 80026be:	d20b      	bcs.n	80026d8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026c0:	4a4f      	ldr	r2, [pc, #316]	@ (8002800 <HAL_RCC_ClockConfig+0x158>)
 80026c2:	6813      	ldr	r3, [r2, #0]
 80026c4:	f023 030f 	bic.w	r3, r3, #15
 80026c8:	430b      	orrs	r3, r1
 80026ca:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026cc:	6813      	ldr	r3, [r2, #0]
 80026ce:	f003 030f 	and.w	r3, r3, #15
 80026d2:	428b      	cmp	r3, r1
 80026d4:	f040 808d 	bne.w	80027f2 <HAL_RCC_ClockConfig+0x14a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d8:	6823      	ldr	r3, [r4, #0]
 80026da:	f013 0f02 	tst.w	r3, #2
 80026de:	d017      	beq.n	8002710 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026e0:	f013 0f04 	tst.w	r3, #4
 80026e4:	d004      	beq.n	80026f0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026e6:	4a47      	ldr	r2, [pc, #284]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 80026e8:	6893      	ldr	r3, [r2, #8]
 80026ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80026ee:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026f0:	6823      	ldr	r3, [r4, #0]
 80026f2:	f013 0f08 	tst.w	r3, #8
 80026f6:	d004      	beq.n	8002702 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026f8:	4a42      	ldr	r2, [pc, #264]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 80026fa:	6893      	ldr	r3, [r2, #8]
 80026fc:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002700:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002702:	4a40      	ldr	r2, [pc, #256]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 8002704:	6893      	ldr	r3, [r2, #8]
 8002706:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800270a:	68a1      	ldr	r1, [r4, #8]
 800270c:	430b      	orrs	r3, r1
 800270e:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002710:	6823      	ldr	r3, [r4, #0]
 8002712:	f013 0f01 	tst.w	r3, #1
 8002716:	d031      	beq.n	800277c <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002718:	6863      	ldr	r3, [r4, #4]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d020      	beq.n	8002760 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800271e:	2b02      	cmp	r3, #2
 8002720:	d025      	beq.n	800276e <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002722:	4a38      	ldr	r2, [pc, #224]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 8002724:	6812      	ldr	r2, [r2, #0]
 8002726:	f012 0f02 	tst.w	r2, #2
 800272a:	d064      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800272c:	4935      	ldr	r1, [pc, #212]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 800272e:	688a      	ldr	r2, [r1, #8]
 8002730:	f022 0203 	bic.w	r2, r2, #3
 8002734:	4313      	orrs	r3, r2
 8002736:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002738:	f7ff fac4 	bl	8001cc4 <HAL_GetTick>
 800273c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800273e:	4b31      	ldr	r3, [pc, #196]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f003 030c 	and.w	r3, r3, #12
 8002746:	6862      	ldr	r2, [r4, #4]
 8002748:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800274c:	d016      	beq.n	800277c <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800274e:	f7ff fab9 	bl	8001cc4 <HAL_GetTick>
 8002752:	1b80      	subs	r0, r0, r6
 8002754:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002758:	4298      	cmp	r0, r3
 800275a:	d9f0      	bls.n	800273e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 800275c:	2003      	movs	r0, #3
 800275e:	e045      	b.n	80027ec <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002760:	4a28      	ldr	r2, [pc, #160]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 8002762:	6812      	ldr	r2, [r2, #0]
 8002764:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002768:	d1e0      	bne.n	800272c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 800276a:	2001      	movs	r0, #1
 800276c:	e03e      	b.n	80027ec <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800276e:	4a25      	ldr	r2, [pc, #148]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 8002770:	6812      	ldr	r2, [r2, #0]
 8002772:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002776:	d1d9      	bne.n	800272c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002778:	2001      	movs	r0, #1
 800277a:	e037      	b.n	80027ec <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800277c:	4b20      	ldr	r3, [pc, #128]	@ (8002800 <HAL_RCC_ClockConfig+0x158>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 030f 	and.w	r3, r3, #15
 8002784:	42ab      	cmp	r3, r5
 8002786:	d90a      	bls.n	800279e <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002788:	4a1d      	ldr	r2, [pc, #116]	@ (8002800 <HAL_RCC_ClockConfig+0x158>)
 800278a:	6813      	ldr	r3, [r2, #0]
 800278c:	f023 030f 	bic.w	r3, r3, #15
 8002790:	432b      	orrs	r3, r5
 8002792:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002794:	6813      	ldr	r3, [r2, #0]
 8002796:	f003 030f 	and.w	r3, r3, #15
 800279a:	42ab      	cmp	r3, r5
 800279c:	d12d      	bne.n	80027fa <HAL_RCC_ClockConfig+0x152>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800279e:	6823      	ldr	r3, [r4, #0]
 80027a0:	f013 0f04 	tst.w	r3, #4
 80027a4:	d006      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027a6:	4a17      	ldr	r2, [pc, #92]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 80027a8:	6893      	ldr	r3, [r2, #8]
 80027aa:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80027ae:	68e1      	ldr	r1, [r4, #12]
 80027b0:	430b      	orrs	r3, r1
 80027b2:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027b4:	6823      	ldr	r3, [r4, #0]
 80027b6:	f013 0f08 	tst.w	r3, #8
 80027ba:	d007      	beq.n	80027cc <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027bc:	4a11      	ldr	r2, [pc, #68]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 80027be:	6893      	ldr	r3, [r2, #8]
 80027c0:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80027c4:	6921      	ldr	r1, [r4, #16]
 80027c6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80027ca:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027cc:	f7ff fefe 	bl	80025cc <HAL_RCC_GetSysClockFreq>
 80027d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002804 <HAL_RCC_ClockConfig+0x15c>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80027d8:	4a0b      	ldr	r2, [pc, #44]	@ (8002808 <HAL_RCC_ClockConfig+0x160>)
 80027da:	5cd3      	ldrb	r3, [r2, r3]
 80027dc:	40d8      	lsrs	r0, r3
 80027de:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <HAL_RCC_ClockConfig+0x164>)
 80027e0:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80027e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002810 <HAL_RCC_ClockConfig+0x168>)
 80027e4:	6818      	ldr	r0, [r3, #0]
 80027e6:	f7ff fa2f 	bl	8001c48 <HAL_InitTick>
  return HAL_OK;
 80027ea:	2000      	movs	r0, #0
}
 80027ec:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80027ee:	2001      	movs	r0, #1
}
 80027f0:	4770      	bx	lr
      return HAL_ERROR;
 80027f2:	2001      	movs	r0, #1
 80027f4:	e7fa      	b.n	80027ec <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 80027f6:	2001      	movs	r0, #1
 80027f8:	e7f8      	b.n	80027ec <HAL_RCC_ClockConfig+0x144>
      return HAL_ERROR;
 80027fa:	2001      	movs	r0, #1
 80027fc:	e7f6      	b.n	80027ec <HAL_RCC_ClockConfig+0x144>
 80027fe:	bf00      	nop
 8002800:	40023c00 	.word	0x40023c00
 8002804:	40023800 	.word	0x40023800
 8002808:	0800648c 	.word	0x0800648c
 800280c:	20000000 	.word	0x20000000
 8002810:	20000008 	.word	0x20000008

08002814 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002814:	4b01      	ldr	r3, [pc, #4]	@ (800281c <HAL_RCC_GetHCLKFreq+0x8>)
 8002816:	6818      	ldr	r0, [r3, #0]
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	20000000 	.word	0x20000000

08002820 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002820:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002822:	f7ff fff7 	bl	8002814 <HAL_RCC_GetHCLKFreq>
 8002826:	4b04      	ldr	r3, [pc, #16]	@ (8002838 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800282e:	4a03      	ldr	r2, [pc, #12]	@ (800283c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002830:	5cd3      	ldrb	r3, [r2, r3]
}
 8002832:	40d8      	lsrs	r0, r3
 8002834:	bd08      	pop	{r3, pc}
 8002836:	bf00      	nop
 8002838:	40023800 	.word	0x40023800
 800283c:	08006484 	.word	0x08006484

08002840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002840:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002842:	f7ff ffe7 	bl	8002814 <HAL_RCC_GetHCLKFreq>
 8002846:	4b04      	ldr	r3, [pc, #16]	@ (8002858 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800284e:	4a03      	ldr	r2, [pc, #12]	@ (800285c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002850:	5cd3      	ldrb	r3, [r2, r3]
}
 8002852:	40d8      	lsrs	r0, r3
 8002854:	bd08      	pop	{r3, pc}
 8002856:	bf00      	nop
 8002858:	40023800 	.word	0x40023800
 800285c:	08006484 	.word	0x08006484

08002860 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002862:	b083      	sub	sp, #12
 8002864:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002866:	6806      	ldr	r6, [r0, #0]
 8002868:	f016 0601 	ands.w	r6, r6, #1
 800286c:	d00d      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800286e:	4ba7      	ldr	r3, [pc, #668]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	689a      	ldr	r2, [r3, #8]
 800287a:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800287c:	430a      	orrs	r2, r1
 800287e:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002880:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8002882:	2b00      	cmp	r3, #0
 8002884:	f000 8139 	beq.w	8002afa <HAL_RCCEx_PeriphCLKConfig+0x29a>
  uint32_t plli2sused = 0;
 8002888:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800288a:	6825      	ldr	r5, [r4, #0]
 800288c:	f415 2500 	ands.w	r5, r5, #524288	@ 0x80000
 8002890:	d011      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002892:	4a9e      	ldr	r2, [pc, #632]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002894:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002898:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800289c:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800289e:	430b      	orrs	r3, r1
 80028a0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80028a4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80028a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80028aa:	f000 8128 	beq.w	8002afe <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f000 8127 	beq.w	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  uint32_t pllsaiused = 0;
 80028b4:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80028b6:	6823      	ldr	r3, [r4, #0]
 80028b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80028bc:	d00f      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80028be:	4a93      	ldr	r2, [pc, #588]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80028c0:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 80028c4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80028c8:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80028ca:	430b      	orrs	r3, r1
 80028cc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80028d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80028d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028d6:	f000 8116 	beq.w	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80028da:	b903      	cbnz	r3, 80028de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      pllsaiused = 1;
 80028dc:	2501      	movs	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80028de:	6823      	ldr	r3, [r4, #0]
 80028e0:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80028e4:	d000      	beq.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
      plli2sused = 1;
 80028e6:	2601      	movs	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028e8:	f013 0f20 	tst.w	r3, #32
 80028ec:	f040 8110 	bne.w	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80028f0:	6823      	ldr	r3, [r4, #0]
 80028f2:	f013 0f10 	tst.w	r3, #16
 80028f6:	d00c      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80028f8:	4b84      	ldr	r3, [pc, #528]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80028fa:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80028fe:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8002902:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8002906:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800290a:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800290c:	430a      	orrs	r2, r1
 800290e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002912:	6823      	ldr	r3, [r4, #0]
 8002914:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8002918:	d008      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800291a:	4a7c      	ldr	r2, [pc, #496]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800291c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002920:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002924:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8002926:	430b      	orrs	r3, r1
 8002928:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800292c:	6823      	ldr	r3, [r4, #0]
 800292e:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8002932:	d008      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002934:	4a75      	ldr	r2, [pc, #468]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002936:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800293a:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800293e:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8002940:	430b      	orrs	r3, r1
 8002942:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002946:	6823      	ldr	r3, [r4, #0]
 8002948:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800294c:	d008      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800294e:	4a6f      	ldr	r2, [pc, #444]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002950:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002954:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002958:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 800295a:	430b      	orrs	r3, r1
 800295c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002960:	6823      	ldr	r3, [r4, #0]
 8002962:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002966:	d008      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002968:	4a68      	ldr	r2, [pc, #416]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800296a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800296e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002972:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8002974:	430b      	orrs	r3, r1
 8002976:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800297a:	6823      	ldr	r3, [r4, #0]
 800297c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002980:	d008      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002982:	4a62      	ldr	r2, [pc, #392]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002984:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002988:	f023 0303 	bic.w	r3, r3, #3
 800298c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800298e:	430b      	orrs	r3, r1
 8002990:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002994:	6823      	ldr	r3, [r4, #0]
 8002996:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800299a:	d008      	beq.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800299c:	4a5b      	ldr	r2, [pc, #364]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800299e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80029a2:	f023 030c 	bic.w	r3, r3, #12
 80029a6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80029a8:	430b      	orrs	r3, r1
 80029aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80029ae:	6823      	ldr	r3, [r4, #0]
 80029b0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80029b4:	d008      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80029b6:	4a55      	ldr	r2, [pc, #340]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80029b8:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80029bc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80029c0:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80029c2:	430b      	orrs	r3, r1
 80029c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029c8:	6823      	ldr	r3, [r4, #0]
 80029ca:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80029ce:	d008      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029d0:	4a4e      	ldr	r2, [pc, #312]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80029d2:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80029d6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80029da:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80029dc:	430b      	orrs	r3, r1
 80029de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029e2:	6823      	ldr	r3, [r4, #0]
 80029e4:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80029e8:	d008      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029ea:	4a48      	ldr	r2, [pc, #288]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80029ec:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80029f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029f4:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80029f6:	430b      	orrs	r3, r1
 80029f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80029fc:	6823      	ldr	r3, [r4, #0]
 80029fe:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8002a02:	d008      	beq.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002a04:	4a41      	ldr	r2, [pc, #260]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002a06:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002a0a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002a0e:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8002a10:	430b      	orrs	r3, r1
 8002a12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002a16:	6823      	ldr	r3, [r4, #0]
 8002a18:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8002a1c:	d008      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002a1e:	4a3b      	ldr	r2, [pc, #236]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002a20:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002a24:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a28:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8002a2a:	430b      	orrs	r3, r1
 8002a2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002a30:	6823      	ldr	r3, [r4, #0]
 8002a32:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002a36:	d008      	beq.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002a38:	4a34      	ldr	r2, [pc, #208]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002a3a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002a3e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002a42:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8002a44:	430b      	orrs	r3, r1
 8002a46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002a4a:	6823      	ldr	r3, [r4, #0]
 8002a4c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002a50:	d008      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002a52:	4a2e      	ldr	r2, [pc, #184]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002a54:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002a58:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a5c:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8002a5e:	430b      	orrs	r3, r1
 8002a60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002a64:	6823      	ldr	r3, [r4, #0]
 8002a66:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8002a6a:	d00d      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002a6c:	4a27      	ldr	r2, [pc, #156]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002a6e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002a72:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8002a76:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8002a78:	430b      	orrs	r3, r1
 8002a7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002a7e:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8002a80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a84:	f000 80aa 	beq.w	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x37c>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002a88:	6823      	ldr	r3, [r4, #0]
 8002a8a:	f013 0f08 	tst.w	r3, #8
 8002a8e:	d000      	beq.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    pllsaiused = 1;
 8002a90:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002a92:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8002a96:	d008      	beq.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a98:	4a1c      	ldr	r2, [pc, #112]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002a9a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002a9e:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8002aa2:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8002aa4:	430b      	orrs	r3, r1
 8002aa6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002aaa:	6823      	ldr	r3, [r4, #0]
 8002aac:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8002ab0:	d009      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ab2:	4a16      	ldr	r2, [pc, #88]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002ab4:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002ab8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002abc:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8002ac0:	430b      	orrs	r3, r1
 8002ac2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002ac6:	b926      	cbnz	r6, 8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002ac8:	6823      	ldr	r3, [r4, #0]
 8002aca:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002ace:	f000 8105 	beq.w	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002ad2:	4a0e      	ldr	r2, [pc, #56]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002ad4:	6813      	ldr	r3, [r2, #0]
 8002ad6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ada:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002adc:	f7ff f8f2 	bl	8001cc4 <HAL_GetTick>
 8002ae0:	4606      	mov	r6, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002aea:	d079      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002aec:	f7ff f8ea 	bl	8001cc4 <HAL_GetTick>
 8002af0:	1b80      	subs	r0, r0, r6
 8002af2:	2864      	cmp	r0, #100	@ 0x64
 8002af4:	d9f5      	bls.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x282>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002af6:	2003      	movs	r0, #3
 8002af8:	e0f3      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x482>
      plli2sused = 1;
 8002afa:	2601      	movs	r6, #1
 8002afc:	e6c5      	b.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 8002afe:	2601      	movs	r6, #1
 8002b00:	e6d5      	b.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
      pllsaiused = 1;
 8002b02:	2501      	movs	r5, #1
 8002b04:	e6d7      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
      plli2sused = 1;
 8002b06:	2601      	movs	r6, #1
 8002b08:	e6e7      	b.n	80028da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002b0a:	bf00      	nop
 8002b0c:	40023800 	.word	0x40023800
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b10:	4b7f      	ldr	r3, [pc, #508]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002b12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b14:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002b18:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b20:	9301      	str	r3, [sp, #4]
 8002b22:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8002b24:	4a7b      	ldr	r2, [pc, #492]	@ (8002d14 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8002b26:	6813      	ldr	r3, [r2, #0]
 8002b28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b2c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002b2e:	f7ff f8c9 	bl	8001cc4 <HAL_GetTick>
 8002b32:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b34:	4b77      	ldr	r3, [pc, #476]	@ (8002d14 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002b3c:	d106      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b3e:	f7ff f8c1 	bl	8001cc4 <HAL_GetTick>
 8002b42:	1bc0      	subs	r0, r0, r7
 8002b44:	2864      	cmp	r0, #100	@ 0x64
 8002b46:	d9f5      	bls.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        return HAL_TIMEOUT;
 8002b48:	2003      	movs	r0, #3
 8002b4a:	e0ca      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x482>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b4c:	4b70      	ldr	r3, [pc, #448]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b50:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8002b54:	d015      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8002b56:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002b58:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d010      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x322>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b60:	4b6b      	ldr	r3, [pc, #428]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002b62:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b64:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b68:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002b6a:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8002b6e:	6719      	str	r1, [r3, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b70:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002b72:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8002b76:	6719      	str	r1, [r3, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 8002b78:	671a      	str	r2, [r3, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002b7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b7c:	f013 0f01 	tst.w	r3, #1
 8002b80:	d112      	bne.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x348>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b82:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002b84:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8002b88:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8002b8c:	d01d      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002b8e:	4a60      	ldr	r2, [pc, #384]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002b90:	6893      	ldr	r3, [r2, #8]
 8002b92:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002b96:	6093      	str	r3, [r2, #8]
 8002b98:	495d      	ldr	r1, [pc, #372]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002b9a:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8002b9c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002b9e:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	670b      	str	r3, [r1, #112]	@ 0x70
 8002ba6:	e6a3      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 8002ba8:	f7ff f88c 	bl	8001cc4 <HAL_GetTick>
 8002bac:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bae:	4b58      	ldr	r3, [pc, #352]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb2:	f013 0f02 	tst.w	r3, #2
 8002bb6:	d1e4      	bne.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x322>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bb8:	f7ff f884 	bl	8001cc4 <HAL_GetTick>
 8002bbc:	1bc0      	subs	r0, r0, r7
 8002bbe:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002bc2:	4298      	cmp	r0, r3
 8002bc4:	d9f3      	bls.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x34e>
            return HAL_TIMEOUT;
 8002bc6:	2003      	movs	r0, #3
 8002bc8:	e08b      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x482>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bca:	4851      	ldr	r0, [pc, #324]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002bcc:	6882      	ldr	r2, [r0, #8]
 8002bce:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8002bd2:	4951      	ldr	r1, [pc, #324]	@ (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 8002bd4:	4019      	ands	r1, r3
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	6082      	str	r2, [r0, #8]
 8002bda:	e7dd      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x338>
      pllsaiused = 1;
 8002bdc:	2501      	movs	r5, #1
 8002bde:	e753      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x228>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002be0:	6823      	ldr	r3, [r4, #0]
 8002be2:	f013 0f01 	tst.w	r3, #1
 8002be6:	d013      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8002be8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002bea:	b98b      	cbnz	r3, 8002c10 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002bec:	4a48      	ldr	r2, [pc, #288]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002bee:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002bf2:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002bf6:	6860      	ldr	r0, [r4, #4]
 8002bf8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bfc:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002c00:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8002c04:	430b      	orrs	r3, r1
 8002c06:	68a1      	ldr	r1, [r4, #8]
 8002c08:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8002c0c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002c10:	6823      	ldr	r3, [r4, #0]
 8002c12:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002c16:	d003      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8002c18:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002c1a:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8002c1e:	d006      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8002c20:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8002c24:	d01e      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x404>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002c26:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002c28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c2c:	d11a      	bne.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x404>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002c2e:	4a38      	ldr	r2, [pc, #224]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002c30:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c34:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002c38:	6860      	ldr	r0, [r4, #4]
 8002c3a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c3e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002c42:	68e0      	ldr	r0, [r4, #12]
 8002c44:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002c48:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8002c4c:	430b      	orrs	r3, r1
 8002c4e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002c52:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002c56:	f023 031f 	bic.w	r3, r3, #31
 8002c5a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002c5c:	3901      	subs	r1, #1
 8002c5e:	430b      	orrs	r3, r1
 8002c60:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c64:	6823      	ldr	r3, [r4, #0]
 8002c66:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8002c6a:	d011      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002c6c:	4a28      	ldr	r2, [pc, #160]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002c6e:	f8d2 0084 	ldr.w	r0, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c72:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002c76:	6866      	ldr	r6, [r4, #4]
 8002c78:	6923      	ldr	r3, [r4, #16]
 8002c7a:	041b      	lsls	r3, r3, #16
 8002c7c:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8002c80:	f000 6070 	and.w	r0, r0, #251658240	@ 0xf000000
 8002c84:	4303      	orrs	r3, r0
 8002c86:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8002c8a:	430b      	orrs	r3, r1
 8002c8c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002c90:	6823      	ldr	r3, [r4, #0]
 8002c92:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002c96:	d00d      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002c98:	6862      	ldr	r2, [r4, #4]
 8002c9a:	6923      	ldr	r3, [r4, #16]
 8002c9c:	041b      	lsls	r3, r3, #16
 8002c9e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002ca2:	68e2      	ldr	r2, [r4, #12]
 8002ca4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002ca8:	68a2      	ldr	r2, [r4, #8]
 8002caa:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002cae:	4a18      	ldr	r2, [pc, #96]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002cb0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002cb4:	4a16      	ldr	r2, [pc, #88]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002cb6:	6813      	ldr	r3, [r2, #0]
 8002cb8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002cbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cbe:	f7ff f801 	bl	8001cc4 <HAL_GetTick>
 8002cc2:	4606      	mov	r6, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002cc4:	4b12      	ldr	r3, [pc, #72]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002ccc:	d106      	bne.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002cce:	f7fe fff9 	bl	8001cc4 <HAL_GetTick>
 8002cd2:	1b80      	subs	r0, r0, r6
 8002cd4:	2864      	cmp	r0, #100	@ 0x64
 8002cd6:	d9f5      	bls.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x464>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cd8:	2003      	movs	r0, #3
 8002cda:	e002      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x482>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002cdc:	2d01      	cmp	r5, #1
 8002cde:	d002      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x486>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002ce0:	2000      	movs	r0, #0
}
 8002ce2:	b003      	add	sp, #12
 8002ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 8002ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002ce8:	6813      	ldr	r3, [r2, #0]
 8002cea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cee:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002cf0:	f7fe ffe8 	bl	8001cc4 <HAL_GetTick>
 8002cf4:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002cf6:	4b06      	ldr	r3, [pc, #24]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8002cfe:	d00d      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002d00:	f7fe ffe0 	bl	8001cc4 <HAL_GetTick>
 8002d04:	1b40      	subs	r0, r0, r5
 8002d06:	2864      	cmp	r0, #100	@ 0x64
 8002d08:	d9f5      	bls.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x496>
        return HAL_TIMEOUT;
 8002d0a:	2003      	movs	r0, #3
 8002d0c:	e7e9      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8002d0e:	bf00      	nop
 8002d10:	40023800 	.word	0x40023800
 8002d14:	40007000 	.word	0x40007000
 8002d18:	0ffffcff 	.word	0x0ffffcff
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002d1c:	6823      	ldr	r3, [r4, #0]
 8002d1e:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002d22:	d001      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
 8002d24:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002d26:	b122      	cbz	r2, 8002d32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002d28:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8002d2c:	d01d      	beq.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x50a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d2e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002d30:	b9db      	cbnz	r3, 8002d6a <HAL_RCCEx_PeriphCLKConfig+0x50a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002d32:	4a35      	ldr	r2, [pc, #212]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 8002d34:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002d38:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002d3c:	6960      	ldr	r0, [r4, #20]
 8002d3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d42:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002d46:	69a0      	ldr	r0, [r4, #24]
 8002d48:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002d4c:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8002d50:	430b      	orrs	r3, r1
 8002d52:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002d56:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002d5a:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8002d5e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002d60:	3901      	subs	r1, #1
 8002d62:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002d66:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002d6a:	6823      	ldr	r3, [r4, #0]
 8002d6c:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8002d70:	d003      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002d72:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8002d74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d78:	d031      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x57e>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002d7a:	6823      	ldr	r3, [r4, #0]
 8002d7c:	f013 0f08 	tst.w	r3, #8
 8002d80:	d019      	beq.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x556>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002d82:	4a21      	ldr	r2, [pc, #132]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 8002d84:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002d88:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002d8c:	6960      	ldr	r0, [r4, #20]
 8002d8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d92:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002d96:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8002d9a:	430b      	orrs	r3, r1
 8002d9c:	69e1      	ldr	r1, [r4, #28]
 8002d9e:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8002da2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002da6:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002daa:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002dae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002db0:	430b      	orrs	r3, r1
 8002db2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8002db6:	4a14      	ldr	r2, [pc, #80]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 8002db8:	6813      	ldr	r3, [r2, #0]
 8002dba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dbe:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002dc0:	f7fe ff80 	bl	8001cc4 <HAL_GetTick>
 8002dc4:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002dc6:	4b10      	ldr	r3, [pc, #64]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8002dce:	d119      	bne.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002dd0:	f7fe ff78 	bl	8001cc4 <HAL_GetTick>
 8002dd4:	1b00      	subs	r0, r0, r4
 8002dd6:	2864      	cmp	r0, #100	@ 0x64
 8002dd8:	d9f5      	bls.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x566>
        return HAL_TIMEOUT;
 8002dda:	2003      	movs	r0, #3
 8002ddc:	e781      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x482>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002dde:	4a0a      	ldr	r2, [pc, #40]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 8002de0:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002de4:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002de8:	6965      	ldr	r5, [r4, #20]
 8002dea:	6a23      	ldr	r3, [r4, #32]
 8002dec:	041b      	lsls	r3, r3, #16
 8002dee:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8002df2:	f000 6070 	and.w	r0, r0, #251658240	@ 0xf000000
 8002df6:	4303      	orrs	r3, r0
 8002df8:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8002dfc:	430b      	orrs	r3, r1
 8002dfe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8002e02:	e7ba      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x51a>
  return HAL_OK;
 8002e04:	2000      	movs	r0, #0
 8002e06:	e76c      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8002e08:	40023800 	.word	0x40023800

08002e0c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e0c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e0e:	e852 3f00 	ldrex	r3, [r2]
 8002e12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e16:	e842 3100 	strex	r1, r3, [r2]
 8002e1a:	2900      	cmp	r1, #0
 8002e1c:	d1f6      	bne.n	8002e0c <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e1e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e20:	f102 0308 	add.w	r3, r2, #8
 8002e24:	e853 3f00 	ldrex	r3, [r3]
 8002e28:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e2c:	3208      	adds	r2, #8
 8002e2e:	e842 3100 	strex	r1, r3, [r2]
 8002e32:	2900      	cmp	r1, #0
 8002e34:	d1f3      	bne.n	8002e1e <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e36:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d006      	beq.n	8002e4a <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e3c:	2320      	movs	r3, #32
 8002e3e:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e42:	2300      	movs	r3, #0
 8002e44:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e46:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8002e48:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e4a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e4c:	e852 3f00 	ldrex	r3, [r2]
 8002e50:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e54:	e842 3100 	strex	r1, r3, [r2]
 8002e58:	2900      	cmp	r1, #0
 8002e5a:	d1f6      	bne.n	8002e4a <UART_EndRxTransfer+0x3e>
 8002e5c:	e7ee      	b.n	8002e3c <UART_EndRxTransfer+0x30>
	...

08002e60 <UART_SetConfig>:
{
 8002e60:	b510      	push	{r4, lr}
 8002e62:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e64:	6883      	ldr	r3, [r0, #8]
 8002e66:	6902      	ldr	r2, [r0, #16]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	6942      	ldr	r2, [r0, #20]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	69c2      	ldr	r2, [r0, #28]
 8002e70:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e72:	6801      	ldr	r1, [r0, #0]
 8002e74:	6808      	ldr	r0, [r1, #0]
 8002e76:	4a91      	ldr	r2, [pc, #580]	@ (80030bc <UART_SetConfig+0x25c>)
 8002e78:	4002      	ands	r2, r0
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e7e:	6822      	ldr	r2, [r4, #0]
 8002e80:	6853      	ldr	r3, [r2, #4]
 8002e82:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e86:	68e1      	ldr	r1, [r4, #12]
 8002e88:	430b      	orrs	r3, r1
 8002e8a:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e8c:	69a2      	ldr	r2, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 8002e8e:	6a23      	ldr	r3, [r4, #32]
 8002e90:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e92:	6821      	ldr	r1, [r4, #0]
 8002e94:	688b      	ldr	r3, [r1, #8]
 8002e96:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e9e:	6823      	ldr	r3, [r4, #0]
 8002ea0:	4a87      	ldr	r2, [pc, #540]	@ (80030c0 <UART_SetConfig+0x260>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d018      	beq.n	8002ed8 <UART_SetConfig+0x78>
 8002ea6:	4a87      	ldr	r2, [pc, #540]	@ (80030c4 <UART_SetConfig+0x264>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d03a      	beq.n	8002f22 <UART_SetConfig+0xc2>
 8002eac:	4a86      	ldr	r2, [pc, #536]	@ (80030c8 <UART_SetConfig+0x268>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d04f      	beq.n	8002f52 <UART_SetConfig+0xf2>
 8002eb2:	4a86      	ldr	r2, [pc, #536]	@ (80030cc <UART_SetConfig+0x26c>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d05e      	beq.n	8002f76 <UART_SetConfig+0x116>
 8002eb8:	4a85      	ldr	r2, [pc, #532]	@ (80030d0 <UART_SetConfig+0x270>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d06d      	beq.n	8002f9a <UART_SetConfig+0x13a>
 8002ebe:	4a85      	ldr	r2, [pc, #532]	@ (80030d4 <UART_SetConfig+0x274>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d07f      	beq.n	8002fc4 <UART_SetConfig+0x164>
 8002ec4:	4a84      	ldr	r2, [pc, #528]	@ (80030d8 <UART_SetConfig+0x278>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	f000 8091 	beq.w	8002fee <UART_SetConfig+0x18e>
 8002ecc:	4a83      	ldr	r2, [pc, #524]	@ (80030dc <UART_SetConfig+0x27c>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	f000 80a2 	beq.w	8003018 <UART_SetConfig+0x1b8>
 8002ed4:	2310      	movs	r3, #16
 8002ed6:	e00b      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002ed8:	4b81      	ldr	r3, [pc, #516]	@ (80030e0 <UART_SetConfig+0x280>)
 8002eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	2b03      	cmp	r3, #3
 8002ee4:	d81b      	bhi.n	8002f1e <UART_SetConfig+0xbe>
 8002ee6:	e8df f003 	tbb	[pc, r3]
 8002eea:	1602      	.short	0x1602
 8002eec:	18ab      	.short	0x18ab
 8002eee:	2301      	movs	r3, #1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ef0:	69e0      	ldr	r0, [r4, #28]
 8002ef2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002ef6:	f000 80d7 	beq.w	80030a8 <UART_SetConfig+0x248>
    switch (clocksource)
 8002efa:	2b08      	cmp	r3, #8
 8002efc:	f200 8138 	bhi.w	8003170 <UART_SetConfig+0x310>
 8002f00:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002f04:	01270114 	.word	0x01270114
 8002f08:	01360112 	.word	0x01360112
 8002f0c:	0136012a 	.word	0x0136012a
 8002f10:	01360136 	.word	0x01360136
 8002f14:	012d      	.short	0x012d
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f16:	2304      	movs	r3, #4
 8002f18:	e7ea      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f1a:	2308      	movs	r3, #8
 8002f1c:	e7e8      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f1e:	2310      	movs	r3, #16
 8002f20:	e7e6      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f22:	4b6f      	ldr	r3, [pc, #444]	@ (80030e0 <UART_SetConfig+0x280>)
 8002f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f28:	f003 030c 	and.w	r3, r3, #12
 8002f2c:	2b0c      	cmp	r3, #12
 8002f2e:	d80e      	bhi.n	8002f4e <UART_SetConfig+0xee>
 8002f30:	e8df f003 	tbb	[pc, r3]
 8002f34:	0d0d0d07 	.word	0x0d0d0d07
 8002f38:	0d0d0d09 	.word	0x0d0d0d09
 8002f3c:	0d0d0d88 	.word	0x0d0d0d88
 8002f40:	0b          	.byte	0x0b
 8002f41:	00          	.byte	0x00
 8002f42:	2300      	movs	r3, #0
 8002f44:	e7d4      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f46:	2304      	movs	r3, #4
 8002f48:	e7d2      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f4a:	2308      	movs	r3, #8
 8002f4c:	e7d0      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f4e:	2310      	movs	r3, #16
 8002f50:	e7ce      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f52:	4b63      	ldr	r3, [pc, #396]	@ (80030e0 <UART_SetConfig+0x280>)
 8002f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f58:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f5c:	2b20      	cmp	r3, #32
 8002f5e:	d073      	beq.n	8003048 <UART_SetConfig+0x1e8>
 8002f60:	d805      	bhi.n	8002f6e <UART_SetConfig+0x10e>
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d072      	beq.n	800304c <UART_SetConfig+0x1ec>
 8002f66:	2b10      	cmp	r3, #16
 8002f68:	d172      	bne.n	8003050 <UART_SetConfig+0x1f0>
 8002f6a:	2304      	movs	r3, #4
 8002f6c:	e7c0      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f6e:	2b30      	cmp	r3, #48	@ 0x30
 8002f70:	d170      	bne.n	8003054 <UART_SetConfig+0x1f4>
 8002f72:	2308      	movs	r3, #8
 8002f74:	e7bc      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f76:	4b5a      	ldr	r3, [pc, #360]	@ (80030e0 <UART_SetConfig+0x280>)
 8002f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f7c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002f80:	2b80      	cmp	r3, #128	@ 0x80
 8002f82:	d069      	beq.n	8003058 <UART_SetConfig+0x1f8>
 8002f84:	d805      	bhi.n	8002f92 <UART_SetConfig+0x132>
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d068      	beq.n	800305c <UART_SetConfig+0x1fc>
 8002f8a:	2b40      	cmp	r3, #64	@ 0x40
 8002f8c:	d168      	bne.n	8003060 <UART_SetConfig+0x200>
 8002f8e:	2304      	movs	r3, #4
 8002f90:	e7ae      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f92:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f94:	d166      	bne.n	8003064 <UART_SetConfig+0x204>
 8002f96:	2308      	movs	r3, #8
 8002f98:	e7aa      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002f9a:	4b51      	ldr	r3, [pc, #324]	@ (80030e0 <UART_SetConfig+0x280>)
 8002f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fa8:	d05e      	beq.n	8003068 <UART_SetConfig+0x208>
 8002faa:	d806      	bhi.n	8002fba <UART_SetConfig+0x15a>
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d05d      	beq.n	800306c <UART_SetConfig+0x20c>
 8002fb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fb4:	d15c      	bne.n	8003070 <UART_SetConfig+0x210>
 8002fb6:	2304      	movs	r3, #4
 8002fb8:	e79a      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002fba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fbe:	d159      	bne.n	8003074 <UART_SetConfig+0x214>
 8002fc0:	2308      	movs	r3, #8
 8002fc2:	e795      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002fc4:	4b46      	ldr	r3, [pc, #280]	@ (80030e0 <UART_SetConfig+0x280>)
 8002fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002fce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002fd2:	d051      	beq.n	8003078 <UART_SetConfig+0x218>
 8002fd4:	d806      	bhi.n	8002fe4 <UART_SetConfig+0x184>
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d050      	beq.n	800307c <UART_SetConfig+0x21c>
 8002fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fde:	d14f      	bne.n	8003080 <UART_SetConfig+0x220>
 8002fe0:	2304      	movs	r3, #4
 8002fe2:	e785      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002fe4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002fe8:	d14c      	bne.n	8003084 <UART_SetConfig+0x224>
 8002fea:	2308      	movs	r3, #8
 8002fec:	e780      	b.n	8002ef0 <UART_SetConfig+0x90>
 8002fee:	4b3c      	ldr	r3, [pc, #240]	@ (80030e0 <UART_SetConfig+0x280>)
 8002ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002ff8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ffc:	d044      	beq.n	8003088 <UART_SetConfig+0x228>
 8002ffe:	d806      	bhi.n	800300e <UART_SetConfig+0x1ae>
 8003000:	2b00      	cmp	r3, #0
 8003002:	d043      	beq.n	800308c <UART_SetConfig+0x22c>
 8003004:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003008:	d142      	bne.n	8003090 <UART_SetConfig+0x230>
 800300a:	2304      	movs	r3, #4
 800300c:	e770      	b.n	8002ef0 <UART_SetConfig+0x90>
 800300e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003012:	d13f      	bne.n	8003094 <UART_SetConfig+0x234>
 8003014:	2308      	movs	r3, #8
 8003016:	e76b      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003018:	4b31      	ldr	r3, [pc, #196]	@ (80030e0 <UART_SetConfig+0x280>)
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003022:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003026:	d037      	beq.n	8003098 <UART_SetConfig+0x238>
 8003028:	d805      	bhi.n	8003036 <UART_SetConfig+0x1d6>
 800302a:	b3bb      	cbz	r3, 800309c <UART_SetConfig+0x23c>
 800302c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003030:	d136      	bne.n	80030a0 <UART_SetConfig+0x240>
 8003032:	2304      	movs	r3, #4
 8003034:	e75c      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003036:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800303a:	d133      	bne.n	80030a4 <UART_SetConfig+0x244>
 800303c:	2308      	movs	r3, #8
 800303e:	e757      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003040:	2302      	movs	r3, #2
 8003042:	e755      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003044:	2302      	movs	r3, #2
 8003046:	e753      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003048:	2302      	movs	r3, #2
 800304a:	e751      	b.n	8002ef0 <UART_SetConfig+0x90>
 800304c:	2300      	movs	r3, #0
 800304e:	e74f      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003050:	2310      	movs	r3, #16
 8003052:	e74d      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003054:	2310      	movs	r3, #16
 8003056:	e74b      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003058:	2302      	movs	r3, #2
 800305a:	e749      	b.n	8002ef0 <UART_SetConfig+0x90>
 800305c:	2300      	movs	r3, #0
 800305e:	e747      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003060:	2310      	movs	r3, #16
 8003062:	e745      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003064:	2310      	movs	r3, #16
 8003066:	e743      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003068:	2302      	movs	r3, #2
 800306a:	e741      	b.n	8002ef0 <UART_SetConfig+0x90>
 800306c:	2300      	movs	r3, #0
 800306e:	e73f      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003070:	2310      	movs	r3, #16
 8003072:	e73d      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003074:	2310      	movs	r3, #16
 8003076:	e73b      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003078:	2302      	movs	r3, #2
 800307a:	e739      	b.n	8002ef0 <UART_SetConfig+0x90>
 800307c:	2301      	movs	r3, #1
 800307e:	e737      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003080:	2310      	movs	r3, #16
 8003082:	e735      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003084:	2310      	movs	r3, #16
 8003086:	e733      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003088:	2302      	movs	r3, #2
 800308a:	e731      	b.n	8002ef0 <UART_SetConfig+0x90>
 800308c:	2300      	movs	r3, #0
 800308e:	e72f      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003090:	2310      	movs	r3, #16
 8003092:	e72d      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003094:	2310      	movs	r3, #16
 8003096:	e72b      	b.n	8002ef0 <UART_SetConfig+0x90>
 8003098:	2302      	movs	r3, #2
 800309a:	e729      	b.n	8002ef0 <UART_SetConfig+0x90>
 800309c:	2300      	movs	r3, #0
 800309e:	e727      	b.n	8002ef0 <UART_SetConfig+0x90>
 80030a0:	2310      	movs	r3, #16
 80030a2:	e725      	b.n	8002ef0 <UART_SetConfig+0x90>
 80030a4:	2310      	movs	r3, #16
 80030a6:	e723      	b.n	8002ef0 <UART_SetConfig+0x90>
    switch (clocksource)
 80030a8:	2b08      	cmp	r3, #8
 80030aa:	d85b      	bhi.n	8003164 <UART_SetConfig+0x304>
 80030ac:	e8df f003 	tbb	[pc, r3]
 80030b0:	5a3a341a 	.word	0x5a3a341a
 80030b4:	5a5a5a37 	.word	0x5a5a5a37
 80030b8:	1e          	.byte	0x1e
 80030b9:	00          	.byte	0x00
 80030ba:	bf00      	nop
 80030bc:	efff69f3 	.word	0xefff69f3
 80030c0:	40011000 	.word	0x40011000
 80030c4:	40004400 	.word	0x40004400
 80030c8:	40004800 	.word	0x40004800
 80030cc:	40004c00 	.word	0x40004c00
 80030d0:	40005000 	.word	0x40005000
 80030d4:	40011400 	.word	0x40011400
 80030d8:	40007800 	.word	0x40007800
 80030dc:	40007c00 	.word	0x40007c00
 80030e0:	40023800 	.word	0x40023800
        pclk = HAL_RCC_GetPCLK1Freq();
 80030e4:	f7ff fb9c 	bl	8002820 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80030e8:	2800      	cmp	r0, #0
 80030ea:	d03d      	beq.n	8003168 <UART_SetConfig+0x308>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80030ec:	6862      	ldr	r2, [r4, #4]
 80030ee:	0853      	lsrs	r3, r2, #1
 80030f0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80030f4:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030f8:	f1a3 0110 	sub.w	r1, r3, #16
 80030fc:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8003100:	4291      	cmp	r1, r2
 8003102:	d833      	bhi.n	800316c <UART_SetConfig+0x30c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003104:	b29a      	uxth	r2, r3
 8003106:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800310a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800310e:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8003110:	6822      	ldr	r2, [r4, #0]
 8003112:	60d3      	str	r3, [r2, #12]
 8003114:	2000      	movs	r0, #0
 8003116:	e030      	b.n	800317a <UART_SetConfig+0x31a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003118:	f7ff fb92 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
        break;
 800311c:	e7e4      	b.n	80030e8 <UART_SetConfig+0x288>
        pclk = HAL_RCC_GetSysClockFreq();
 800311e:	f7ff fa55 	bl	80025cc <HAL_RCC_GetSysClockFreq>
        break;
 8003122:	e7e1      	b.n	80030e8 <UART_SetConfig+0x288>
        pclk = (uint32_t) HSI_VALUE;
 8003124:	4817      	ldr	r0, [pc, #92]	@ (8003184 <UART_SetConfig+0x324>)
 8003126:	e7e1      	b.n	80030ec <UART_SetConfig+0x28c>
    switch (clocksource)
 8003128:	4816      	ldr	r0, [pc, #88]	@ (8003184 <UART_SetConfig+0x324>)
 800312a:	e002      	b.n	8003132 <UART_SetConfig+0x2d2>
        pclk = HAL_RCC_GetPCLK1Freq();
 800312c:	f7ff fb78 	bl	8002820 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003130:	b300      	cbz	r0, 8003174 <UART_SetConfig+0x314>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003132:	6863      	ldr	r3, [r4, #4]
 8003134:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003138:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800313c:	f1a0 0210 	sub.w	r2, r0, #16
 8003140:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8003144:	429a      	cmp	r2, r3
 8003146:	d817      	bhi.n	8003178 <UART_SetConfig+0x318>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003148:	6823      	ldr	r3, [r4, #0]
 800314a:	b280      	uxth	r0, r0
 800314c:	60d8      	str	r0, [r3, #12]
 800314e:	2000      	movs	r0, #0
 8003150:	e013      	b.n	800317a <UART_SetConfig+0x31a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003152:	f7ff fb75 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
        break;
 8003156:	e7eb      	b.n	8003130 <UART_SetConfig+0x2d0>
        pclk = HAL_RCC_GetSysClockFreq();
 8003158:	f7ff fa38 	bl	80025cc <HAL_RCC_GetSysClockFreq>
        break;
 800315c:	e7e8      	b.n	8003130 <UART_SetConfig+0x2d0>
        pclk = (uint32_t) LSE_VALUE;
 800315e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003162:	e7e6      	b.n	8003132 <UART_SetConfig+0x2d2>
    switch (clocksource)
 8003164:	2001      	movs	r0, #1
 8003166:	e008      	b.n	800317a <UART_SetConfig+0x31a>
 8003168:	2000      	movs	r0, #0
 800316a:	e006      	b.n	800317a <UART_SetConfig+0x31a>
        ret = HAL_ERROR;
 800316c:	2001      	movs	r0, #1
 800316e:	e004      	b.n	800317a <UART_SetConfig+0x31a>
    switch (clocksource)
 8003170:	2001      	movs	r0, #1
 8003172:	e002      	b.n	800317a <UART_SetConfig+0x31a>
 8003174:	2000      	movs	r0, #0
 8003176:	e000      	b.n	800317a <UART_SetConfig+0x31a>
        ret = HAL_ERROR;
 8003178:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800317a:	2300      	movs	r3, #0
 800317c:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 800317e:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 8003180:	bd10      	pop	{r4, pc}
 8003182:	bf00      	nop
 8003184:	00f42400 	.word	0x00f42400

08003188 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003188:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800318a:	f013 0f08 	tst.w	r3, #8
 800318e:	d006      	beq.n	800319e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003190:	6802      	ldr	r2, [r0, #0]
 8003192:	6853      	ldr	r3, [r2, #4]
 8003194:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003198:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800319a:	430b      	orrs	r3, r1
 800319c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800319e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80031a0:	f013 0f01 	tst.w	r3, #1
 80031a4:	d006      	beq.n	80031b4 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031a6:	6802      	ldr	r2, [r0, #0]
 80031a8:	6853      	ldr	r3, [r2, #4]
 80031aa:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80031ae:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80031b0:	430b      	orrs	r3, r1
 80031b2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031b4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80031b6:	f013 0f02 	tst.w	r3, #2
 80031ba:	d006      	beq.n	80031ca <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80031bc:	6802      	ldr	r2, [r0, #0]
 80031be:	6853      	ldr	r3, [r2, #4]
 80031c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031c4:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80031c6:	430b      	orrs	r3, r1
 80031c8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031ca:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80031cc:	f013 0f04 	tst.w	r3, #4
 80031d0:	d006      	beq.n	80031e0 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031d2:	6802      	ldr	r2, [r0, #0]
 80031d4:	6853      	ldr	r3, [r2, #4]
 80031d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031da:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80031dc:	430b      	orrs	r3, r1
 80031de:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031e0:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80031e2:	f013 0f10 	tst.w	r3, #16
 80031e6:	d006      	beq.n	80031f6 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031e8:	6802      	ldr	r2, [r0, #0]
 80031ea:	6893      	ldr	r3, [r2, #8]
 80031ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031f0:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80031f2:	430b      	orrs	r3, r1
 80031f4:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80031f6:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80031f8:	f013 0f20 	tst.w	r3, #32
 80031fc:	d006      	beq.n	800320c <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80031fe:	6802      	ldr	r2, [r0, #0]
 8003200:	6893      	ldr	r3, [r2, #8]
 8003202:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003206:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8003208:	430b      	orrs	r3, r1
 800320a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800320c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800320e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003212:	d00a      	beq.n	800322a <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003214:	6802      	ldr	r2, [r0, #0]
 8003216:	6853      	ldr	r3, [r2, #4]
 8003218:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800321c:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800321e:	430b      	orrs	r3, r1
 8003220:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003222:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003224:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003228:	d00b      	beq.n	8003242 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800322a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800322c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003230:	d006      	beq.n	8003240 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003232:	6802      	ldr	r2, [r0, #0]
 8003234:	6853      	ldr	r3, [r2, #4]
 8003236:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800323a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800323c:	430b      	orrs	r3, r1
 800323e:	6053      	str	r3, [r2, #4]
}
 8003240:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003242:	6802      	ldr	r2, [r0, #0]
 8003244:	6853      	ldr	r3, [r2, #4]
 8003246:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800324a:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800324c:	430b      	orrs	r3, r1
 800324e:	6053      	str	r3, [r2, #4]
 8003250:	e7eb      	b.n	800322a <UART_AdvFeatureConfig+0xa2>

08003252 <UART_WaitOnFlagUntilTimeout>:
{
 8003252:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003256:	4605      	mov	r5, r0
 8003258:	460e      	mov	r6, r1
 800325a:	4617      	mov	r7, r2
 800325c:	4699      	mov	r9, r3
 800325e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003262:	682b      	ldr	r3, [r5, #0]
 8003264:	69dc      	ldr	r4, [r3, #28]
 8003266:	ea36 0404 	bics.w	r4, r6, r4
 800326a:	bf0c      	ite	eq
 800326c:	2401      	moveq	r4, #1
 800326e:	2400      	movne	r4, #0
 8003270:	42bc      	cmp	r4, r7
 8003272:	d13a      	bne.n	80032ea <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 8003274:	f1b8 3fff 	cmp.w	r8, #4294967295
 8003278:	d0f3      	beq.n	8003262 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800327a:	f7fe fd23 	bl	8001cc4 <HAL_GetTick>
 800327e:	eba0 0009 	sub.w	r0, r0, r9
 8003282:	4540      	cmp	r0, r8
 8003284:	d834      	bhi.n	80032f0 <UART_WaitOnFlagUntilTimeout+0x9e>
 8003286:	f1b8 0f00 	cmp.w	r8, #0
 800328a:	d033      	beq.n	80032f4 <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800328c:	682b      	ldr	r3, [r5, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	f012 0f04 	tst.w	r2, #4
 8003294:	d0e5      	beq.n	8003262 <UART_WaitOnFlagUntilTimeout+0x10>
 8003296:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 800329a:	bf18      	it	ne
 800329c:	2201      	movne	r2, #1
 800329e:	2e80      	cmp	r6, #128	@ 0x80
 80032a0:	d0df      	beq.n	8003262 <UART_WaitOnFlagUntilTimeout+0x10>
 80032a2:	2a00      	cmp	r2, #0
 80032a4:	d0dd      	beq.n	8003262 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80032a6:	69da      	ldr	r2, [r3, #28]
 80032a8:	f012 0f08 	tst.w	r2, #8
 80032ac:	d111      	bne.n	80032d2 <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032ae:	69da      	ldr	r2, [r3, #28]
 80032b0:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80032b4:	d0d5      	beq.n	8003262 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032ba:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80032bc:	4628      	mov	r0, r5
 80032be:	f7ff fda5 	bl	8002e0c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80032c2:	2320      	movs	r3, #32
 80032c4:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 80032c8:	2300      	movs	r3, #0
 80032ca:	f885 3078 	strb.w	r3, [r5, #120]	@ 0x78
          return HAL_TIMEOUT;
 80032ce:	2003      	movs	r0, #3
 80032d0:	e00c      	b.n	80032ec <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80032d2:	2408      	movs	r4, #8
 80032d4:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 80032d6:	4628      	mov	r0, r5
 80032d8:	f7ff fd98 	bl	8002e0c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032dc:	f8c5 4084 	str.w	r4, [r5, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 80032e0:	2300      	movs	r3, #0
 80032e2:	f885 3078 	strb.w	r3, [r5, #120]	@ 0x78
          return HAL_ERROR;
 80032e6:	2001      	movs	r0, #1
 80032e8:	e000      	b.n	80032ec <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 80032ea:	2000      	movs	r0, #0
}
 80032ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80032f0:	2003      	movs	r0, #3
 80032f2:	e7fb      	b.n	80032ec <UART_WaitOnFlagUntilTimeout+0x9a>
 80032f4:	2003      	movs	r0, #3
 80032f6:	e7f9      	b.n	80032ec <UART_WaitOnFlagUntilTimeout+0x9a>

080032f8 <HAL_UART_Transmit>:
{
 80032f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032fc:	b082      	sub	sp, #8
 80032fe:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003300:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8003302:	2b20      	cmp	r3, #32
 8003304:	d157      	bne.n	80033b6 <HAL_UART_Transmit+0xbe>
 8003306:	4604      	mov	r4, r0
 8003308:	460d      	mov	r5, r1
 800330a:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800330c:	2a00      	cmp	r2, #0
 800330e:	bf18      	it	ne
 8003310:	2900      	cmpne	r1, #0
 8003312:	d101      	bne.n	8003318 <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 8003314:	2001      	movs	r0, #1
 8003316:	e04f      	b.n	80033b8 <HAL_UART_Transmit+0xc0>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003318:	2300      	movs	r3, #0
 800331a:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800331e:	2321      	movs	r3, #33	@ 0x21
 8003320:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8003322:	f7fe fccf 	bl	8001cc4 <HAL_GetTick>
 8003326:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8003328:	f8a4 8050 	strh.w	r8, [r4, #80]	@ 0x50
    huart->TxXferCount = Size;
 800332c:	f8a4 8052 	strh.w	r8, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003330:	68a3      	ldr	r3, [r4, #8]
 8003332:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003336:	d002      	beq.n	800333e <HAL_UART_Transmit+0x46>
      pdata16bits = NULL;
 8003338:	f04f 0800 	mov.w	r8, #0
 800333c:	e015      	b.n	800336a <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800333e:	6923      	ldr	r3, [r4, #16]
 8003340:	b33b      	cbz	r3, 8003392 <HAL_UART_Transmit+0x9a>
      pdata16bits = NULL;
 8003342:	f04f 0800 	mov.w	r8, #0
 8003346:	e010      	b.n	800336a <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 8003348:	2320      	movs	r3, #32
 800334a:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 800334c:	2003      	movs	r0, #3
 800334e:	e033      	b.n	80033b8 <HAL_UART_Transmit+0xc0>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003350:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003354:	6822      	ldr	r2, [r4, #0]
 8003356:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800335a:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800335c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 8003360:	b292      	uxth	r2, r2
 8003362:	3a01      	subs	r2, #1
 8003364:	b292      	uxth	r2, r2
 8003366:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800336a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 800336e:	b29b      	uxth	r3, r3
 8003370:	b193      	cbz	r3, 8003398 <HAL_UART_Transmit+0xa0>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003372:	9600      	str	r6, [sp, #0]
 8003374:	463b      	mov	r3, r7
 8003376:	2200      	movs	r2, #0
 8003378:	2180      	movs	r1, #128	@ 0x80
 800337a:	4620      	mov	r0, r4
 800337c:	f7ff ff69 	bl	8003252 <UART_WaitOnFlagUntilTimeout>
 8003380:	2800      	cmp	r0, #0
 8003382:	d1e1      	bne.n	8003348 <HAL_UART_Transmit+0x50>
      if (pdata8bits == NULL)
 8003384:	2d00      	cmp	r5, #0
 8003386:	d0e3      	beq.n	8003350 <HAL_UART_Transmit+0x58>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003388:	f815 2b01 	ldrb.w	r2, [r5], #1
 800338c:	6823      	ldr	r3, [r4, #0]
 800338e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003390:	e7e4      	b.n	800335c <HAL_UART_Transmit+0x64>
      pdata16bits = (const uint16_t *) pData;
 8003392:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8003394:	2500      	movs	r5, #0
 8003396:	e7e8      	b.n	800336a <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003398:	9600      	str	r6, [sp, #0]
 800339a:	463b      	mov	r3, r7
 800339c:	2200      	movs	r2, #0
 800339e:	2140      	movs	r1, #64	@ 0x40
 80033a0:	4620      	mov	r0, r4
 80033a2:	f7ff ff56 	bl	8003252 <UART_WaitOnFlagUntilTimeout>
 80033a6:	b910      	cbnz	r0, 80033ae <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 80033a8:	2320      	movs	r3, #32
 80033aa:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 80033ac:	e004      	b.n	80033b8 <HAL_UART_Transmit+0xc0>
      huart->gState = HAL_UART_STATE_READY;
 80033ae:	2320      	movs	r3, #32
 80033b0:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 80033b2:	2003      	movs	r0, #3
 80033b4:	e000      	b.n	80033b8 <HAL_UART_Transmit+0xc0>
    return HAL_BUSY;
 80033b6:	2002      	movs	r0, #2
}
 80033b8:	b002      	add	sp, #8
 80033ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080033be <UART_CheckIdleState>:
{
 80033be:	b510      	push	{r4, lr}
 80033c0:	b082      	sub	sp, #8
 80033c2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c4:	2300      	movs	r3, #0
 80033c6:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 80033ca:	f7fe fc7b 	bl	8001cc4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033ce:	6823      	ldr	r3, [r4, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f013 0f08 	tst.w	r3, #8
 80033d6:	d10a      	bne.n	80033ee <UART_CheckIdleState+0x30>
  huart->gState = HAL_UART_STATE_READY;
 80033d8:	2320      	movs	r3, #32
 80033da:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80033dc:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033e0:	2000      	movs	r0, #0
 80033e2:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033e4:	6660      	str	r0, [r4, #100]	@ 0x64
  __HAL_UNLOCK(huart);
 80033e6:	f884 0078 	strb.w	r0, [r4, #120]	@ 0x78
}
 80033ea:	b002      	add	sp, #8
 80033ec:	bd10      	pop	{r4, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80033f2:	9300      	str	r3, [sp, #0]
 80033f4:	4603      	mov	r3, r0
 80033f6:	2200      	movs	r2, #0
 80033f8:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80033fc:	4620      	mov	r0, r4
 80033fe:	f7ff ff28 	bl	8003252 <UART_WaitOnFlagUntilTimeout>
 8003402:	2800      	cmp	r0, #0
 8003404:	d0e8      	beq.n	80033d8 <UART_CheckIdleState+0x1a>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003406:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003408:	e852 3f00 	ldrex	r3, [r2]
 800340c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003410:	e842 3100 	strex	r1, r3, [r2]
 8003414:	2900      	cmp	r1, #0
 8003416:	d1f6      	bne.n	8003406 <UART_CheckIdleState+0x48>
      huart->gState = HAL_UART_STATE_READY;
 8003418:	2320      	movs	r3, #32
 800341a:	67e3      	str	r3, [r4, #124]	@ 0x7c
      __HAL_UNLOCK(huart);
 800341c:	2300      	movs	r3, #0
 800341e:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
      return HAL_TIMEOUT;
 8003422:	2003      	movs	r0, #3
 8003424:	e7e1      	b.n	80033ea <UART_CheckIdleState+0x2c>

08003426 <HAL_UART_Init>:
  if (huart == NULL)
 8003426:	b368      	cbz	r0, 8003484 <HAL_UART_Init+0x5e>
{
 8003428:	b510      	push	{r4, lr}
 800342a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800342c:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 800342e:	b303      	cbz	r3, 8003472 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8003430:	2324      	movs	r3, #36	@ 0x24
 8003432:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8003434:	6822      	ldr	r2, [r4, #0]
 8003436:	6813      	ldr	r3, [r2, #0]
 8003438:	f023 0301 	bic.w	r3, r3, #1
 800343c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800343e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003440:	b9e3      	cbnz	r3, 800347c <HAL_UART_Init+0x56>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003442:	4620      	mov	r0, r4
 8003444:	f7ff fd0c 	bl	8002e60 <UART_SetConfig>
 8003448:	2801      	cmp	r0, #1
 800344a:	d011      	beq.n	8003470 <HAL_UART_Init+0x4a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800344c:	6822      	ldr	r2, [r4, #0]
 800344e:	6853      	ldr	r3, [r2, #4]
 8003450:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8003454:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003456:	6822      	ldr	r2, [r4, #0]
 8003458:	6893      	ldr	r3, [r2, #8]
 800345a:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800345e:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003460:	6822      	ldr	r2, [r4, #0]
 8003462:	6813      	ldr	r3, [r2, #0]
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800346a:	4620      	mov	r0, r4
 800346c:	f7ff ffa7 	bl	80033be <UART_CheckIdleState>
}
 8003470:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003472:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8003476:	f7fe fa9d 	bl	80019b4 <HAL_UART_MspInit>
 800347a:	e7d9      	b.n	8003430 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 800347c:	4620      	mov	r0, r4
 800347e:	f7ff fe83 	bl	8003188 <UART_AdvFeatureConfig>
 8003482:	e7de      	b.n	8003442 <HAL_UART_Init+0x1c>
    return HAL_ERROR;
 8003484:	2001      	movs	r0, #1
}
 8003486:	4770      	bx	lr

08003488 <__cvt>:
 8003488:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800348c:	ec57 6b10 	vmov	r6, r7, d0
 8003490:	2f00      	cmp	r7, #0
 8003492:	460c      	mov	r4, r1
 8003494:	4619      	mov	r1, r3
 8003496:	463b      	mov	r3, r7
 8003498:	bfbb      	ittet	lt
 800349a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800349e:	461f      	movlt	r7, r3
 80034a0:	2300      	movge	r3, #0
 80034a2:	232d      	movlt	r3, #45	@ 0x2d
 80034a4:	700b      	strb	r3, [r1, #0]
 80034a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80034a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80034ac:	4691      	mov	r9, r2
 80034ae:	f023 0820 	bic.w	r8, r3, #32
 80034b2:	bfbc      	itt	lt
 80034b4:	4632      	movlt	r2, r6
 80034b6:	4616      	movlt	r6, r2
 80034b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80034bc:	d005      	beq.n	80034ca <__cvt+0x42>
 80034be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80034c2:	d100      	bne.n	80034c6 <__cvt+0x3e>
 80034c4:	3401      	adds	r4, #1
 80034c6:	2102      	movs	r1, #2
 80034c8:	e000      	b.n	80034cc <__cvt+0x44>
 80034ca:	2103      	movs	r1, #3
 80034cc:	ab03      	add	r3, sp, #12
 80034ce:	9301      	str	r3, [sp, #4]
 80034d0:	ab02      	add	r3, sp, #8
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	ec47 6b10 	vmov	d0, r6, r7
 80034d8:	4653      	mov	r3, sl
 80034da:	4622      	mov	r2, r4
 80034dc:	f000 ff68 	bl	80043b0 <_dtoa_r>
 80034e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80034e4:	4605      	mov	r5, r0
 80034e6:	d119      	bne.n	800351c <__cvt+0x94>
 80034e8:	f019 0f01 	tst.w	r9, #1
 80034ec:	d00e      	beq.n	800350c <__cvt+0x84>
 80034ee:	eb00 0904 	add.w	r9, r0, r4
 80034f2:	2200      	movs	r2, #0
 80034f4:	2300      	movs	r3, #0
 80034f6:	4630      	mov	r0, r6
 80034f8:	4639      	mov	r1, r7
 80034fa:	f7fd fb05 	bl	8000b08 <__aeabi_dcmpeq>
 80034fe:	b108      	cbz	r0, 8003504 <__cvt+0x7c>
 8003500:	f8cd 900c 	str.w	r9, [sp, #12]
 8003504:	2230      	movs	r2, #48	@ 0x30
 8003506:	9b03      	ldr	r3, [sp, #12]
 8003508:	454b      	cmp	r3, r9
 800350a:	d31e      	bcc.n	800354a <__cvt+0xc2>
 800350c:	9b03      	ldr	r3, [sp, #12]
 800350e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003510:	1b5b      	subs	r3, r3, r5
 8003512:	4628      	mov	r0, r5
 8003514:	6013      	str	r3, [r2, #0]
 8003516:	b004      	add	sp, #16
 8003518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800351c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003520:	eb00 0904 	add.w	r9, r0, r4
 8003524:	d1e5      	bne.n	80034f2 <__cvt+0x6a>
 8003526:	7803      	ldrb	r3, [r0, #0]
 8003528:	2b30      	cmp	r3, #48	@ 0x30
 800352a:	d10a      	bne.n	8003542 <__cvt+0xba>
 800352c:	2200      	movs	r2, #0
 800352e:	2300      	movs	r3, #0
 8003530:	4630      	mov	r0, r6
 8003532:	4639      	mov	r1, r7
 8003534:	f7fd fae8 	bl	8000b08 <__aeabi_dcmpeq>
 8003538:	b918      	cbnz	r0, 8003542 <__cvt+0xba>
 800353a:	f1c4 0401 	rsb	r4, r4, #1
 800353e:	f8ca 4000 	str.w	r4, [sl]
 8003542:	f8da 3000 	ldr.w	r3, [sl]
 8003546:	4499      	add	r9, r3
 8003548:	e7d3      	b.n	80034f2 <__cvt+0x6a>
 800354a:	1c59      	adds	r1, r3, #1
 800354c:	9103      	str	r1, [sp, #12]
 800354e:	701a      	strb	r2, [r3, #0]
 8003550:	e7d9      	b.n	8003506 <__cvt+0x7e>

08003552 <__exponent>:
 8003552:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003554:	2900      	cmp	r1, #0
 8003556:	bfba      	itte	lt
 8003558:	4249      	neglt	r1, r1
 800355a:	232d      	movlt	r3, #45	@ 0x2d
 800355c:	232b      	movge	r3, #43	@ 0x2b
 800355e:	2909      	cmp	r1, #9
 8003560:	7002      	strb	r2, [r0, #0]
 8003562:	7043      	strb	r3, [r0, #1]
 8003564:	dd29      	ble.n	80035ba <__exponent+0x68>
 8003566:	f10d 0307 	add.w	r3, sp, #7
 800356a:	461d      	mov	r5, r3
 800356c:	270a      	movs	r7, #10
 800356e:	461a      	mov	r2, r3
 8003570:	fbb1 f6f7 	udiv	r6, r1, r7
 8003574:	fb07 1416 	mls	r4, r7, r6, r1
 8003578:	3430      	adds	r4, #48	@ 0x30
 800357a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800357e:	460c      	mov	r4, r1
 8003580:	2c63      	cmp	r4, #99	@ 0x63
 8003582:	f103 33ff 	add.w	r3, r3, #4294967295
 8003586:	4631      	mov	r1, r6
 8003588:	dcf1      	bgt.n	800356e <__exponent+0x1c>
 800358a:	3130      	adds	r1, #48	@ 0x30
 800358c:	1e94      	subs	r4, r2, #2
 800358e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003592:	1c41      	adds	r1, r0, #1
 8003594:	4623      	mov	r3, r4
 8003596:	42ab      	cmp	r3, r5
 8003598:	d30a      	bcc.n	80035b0 <__exponent+0x5e>
 800359a:	f10d 0309 	add.w	r3, sp, #9
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	42ac      	cmp	r4, r5
 80035a2:	bf88      	it	hi
 80035a4:	2300      	movhi	r3, #0
 80035a6:	3302      	adds	r3, #2
 80035a8:	4403      	add	r3, r0
 80035aa:	1a18      	subs	r0, r3, r0
 80035ac:	b003      	add	sp, #12
 80035ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035b0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80035b4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80035b8:	e7ed      	b.n	8003596 <__exponent+0x44>
 80035ba:	2330      	movs	r3, #48	@ 0x30
 80035bc:	3130      	adds	r1, #48	@ 0x30
 80035be:	7083      	strb	r3, [r0, #2]
 80035c0:	70c1      	strb	r1, [r0, #3]
 80035c2:	1d03      	adds	r3, r0, #4
 80035c4:	e7f1      	b.n	80035aa <__exponent+0x58>
	...

080035c8 <_printf_float>:
 80035c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035cc:	b08d      	sub	sp, #52	@ 0x34
 80035ce:	460c      	mov	r4, r1
 80035d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80035d4:	4616      	mov	r6, r2
 80035d6:	461f      	mov	r7, r3
 80035d8:	4605      	mov	r5, r0
 80035da:	f000 fde7 	bl	80041ac <_localeconv_r>
 80035de:	6803      	ldr	r3, [r0, #0]
 80035e0:	9304      	str	r3, [sp, #16]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fc fe64 	bl	80002b0 <strlen>
 80035e8:	2300      	movs	r3, #0
 80035ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80035ec:	f8d8 3000 	ldr.w	r3, [r8]
 80035f0:	9005      	str	r0, [sp, #20]
 80035f2:	3307      	adds	r3, #7
 80035f4:	f023 0307 	bic.w	r3, r3, #7
 80035f8:	f103 0208 	add.w	r2, r3, #8
 80035fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003600:	f8d4 b000 	ldr.w	fp, [r4]
 8003604:	f8c8 2000 	str.w	r2, [r8]
 8003608:	e9d3 8900 	ldrd	r8, r9, [r3]
 800360c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003610:	9307      	str	r3, [sp, #28]
 8003612:	f8cd 8018 	str.w	r8, [sp, #24]
 8003616:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800361a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800361e:	4b9c      	ldr	r3, [pc, #624]	@ (8003890 <_printf_float+0x2c8>)
 8003620:	f04f 32ff 	mov.w	r2, #4294967295
 8003624:	f7fd faa2 	bl	8000b6c <__aeabi_dcmpun>
 8003628:	bb70      	cbnz	r0, 8003688 <_printf_float+0xc0>
 800362a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800362e:	4b98      	ldr	r3, [pc, #608]	@ (8003890 <_printf_float+0x2c8>)
 8003630:	f04f 32ff 	mov.w	r2, #4294967295
 8003634:	f7fd fa7c 	bl	8000b30 <__aeabi_dcmple>
 8003638:	bb30      	cbnz	r0, 8003688 <_printf_float+0xc0>
 800363a:	2200      	movs	r2, #0
 800363c:	2300      	movs	r3, #0
 800363e:	4640      	mov	r0, r8
 8003640:	4649      	mov	r1, r9
 8003642:	f7fd fa6b 	bl	8000b1c <__aeabi_dcmplt>
 8003646:	b110      	cbz	r0, 800364e <_printf_float+0x86>
 8003648:	232d      	movs	r3, #45	@ 0x2d
 800364a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800364e:	4a91      	ldr	r2, [pc, #580]	@ (8003894 <_printf_float+0x2cc>)
 8003650:	4b91      	ldr	r3, [pc, #580]	@ (8003898 <_printf_float+0x2d0>)
 8003652:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003656:	bf8c      	ite	hi
 8003658:	4690      	movhi	r8, r2
 800365a:	4698      	movls	r8, r3
 800365c:	2303      	movs	r3, #3
 800365e:	6123      	str	r3, [r4, #16]
 8003660:	f02b 0304 	bic.w	r3, fp, #4
 8003664:	6023      	str	r3, [r4, #0]
 8003666:	f04f 0900 	mov.w	r9, #0
 800366a:	9700      	str	r7, [sp, #0]
 800366c:	4633      	mov	r3, r6
 800366e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003670:	4621      	mov	r1, r4
 8003672:	4628      	mov	r0, r5
 8003674:	f000 f9d2 	bl	8003a1c <_printf_common>
 8003678:	3001      	adds	r0, #1
 800367a:	f040 808d 	bne.w	8003798 <_printf_float+0x1d0>
 800367e:	f04f 30ff 	mov.w	r0, #4294967295
 8003682:	b00d      	add	sp, #52	@ 0x34
 8003684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003688:	4642      	mov	r2, r8
 800368a:	464b      	mov	r3, r9
 800368c:	4640      	mov	r0, r8
 800368e:	4649      	mov	r1, r9
 8003690:	f7fd fa6c 	bl	8000b6c <__aeabi_dcmpun>
 8003694:	b140      	cbz	r0, 80036a8 <_printf_float+0xe0>
 8003696:	464b      	mov	r3, r9
 8003698:	2b00      	cmp	r3, #0
 800369a:	bfbc      	itt	lt
 800369c:	232d      	movlt	r3, #45	@ 0x2d
 800369e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80036a2:	4a7e      	ldr	r2, [pc, #504]	@ (800389c <_printf_float+0x2d4>)
 80036a4:	4b7e      	ldr	r3, [pc, #504]	@ (80038a0 <_printf_float+0x2d8>)
 80036a6:	e7d4      	b.n	8003652 <_printf_float+0x8a>
 80036a8:	6863      	ldr	r3, [r4, #4]
 80036aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80036ae:	9206      	str	r2, [sp, #24]
 80036b0:	1c5a      	adds	r2, r3, #1
 80036b2:	d13b      	bne.n	800372c <_printf_float+0x164>
 80036b4:	2306      	movs	r3, #6
 80036b6:	6063      	str	r3, [r4, #4]
 80036b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80036bc:	2300      	movs	r3, #0
 80036be:	6022      	str	r2, [r4, #0]
 80036c0:	9303      	str	r3, [sp, #12]
 80036c2:	ab0a      	add	r3, sp, #40	@ 0x28
 80036c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80036c8:	ab09      	add	r3, sp, #36	@ 0x24
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	6861      	ldr	r1, [r4, #4]
 80036ce:	ec49 8b10 	vmov	d0, r8, r9
 80036d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80036d6:	4628      	mov	r0, r5
 80036d8:	f7ff fed6 	bl	8003488 <__cvt>
 80036dc:	9b06      	ldr	r3, [sp, #24]
 80036de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80036e0:	2b47      	cmp	r3, #71	@ 0x47
 80036e2:	4680      	mov	r8, r0
 80036e4:	d129      	bne.n	800373a <_printf_float+0x172>
 80036e6:	1cc8      	adds	r0, r1, #3
 80036e8:	db02      	blt.n	80036f0 <_printf_float+0x128>
 80036ea:	6863      	ldr	r3, [r4, #4]
 80036ec:	4299      	cmp	r1, r3
 80036ee:	dd41      	ble.n	8003774 <_printf_float+0x1ac>
 80036f0:	f1aa 0a02 	sub.w	sl, sl, #2
 80036f4:	fa5f fa8a 	uxtb.w	sl, sl
 80036f8:	3901      	subs	r1, #1
 80036fa:	4652      	mov	r2, sl
 80036fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003700:	9109      	str	r1, [sp, #36]	@ 0x24
 8003702:	f7ff ff26 	bl	8003552 <__exponent>
 8003706:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003708:	1813      	adds	r3, r2, r0
 800370a:	2a01      	cmp	r2, #1
 800370c:	4681      	mov	r9, r0
 800370e:	6123      	str	r3, [r4, #16]
 8003710:	dc02      	bgt.n	8003718 <_printf_float+0x150>
 8003712:	6822      	ldr	r2, [r4, #0]
 8003714:	07d2      	lsls	r2, r2, #31
 8003716:	d501      	bpl.n	800371c <_printf_float+0x154>
 8003718:	3301      	adds	r3, #1
 800371a:	6123      	str	r3, [r4, #16]
 800371c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0a2      	beq.n	800366a <_printf_float+0xa2>
 8003724:	232d      	movs	r3, #45	@ 0x2d
 8003726:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800372a:	e79e      	b.n	800366a <_printf_float+0xa2>
 800372c:	9a06      	ldr	r2, [sp, #24]
 800372e:	2a47      	cmp	r2, #71	@ 0x47
 8003730:	d1c2      	bne.n	80036b8 <_printf_float+0xf0>
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1c0      	bne.n	80036b8 <_printf_float+0xf0>
 8003736:	2301      	movs	r3, #1
 8003738:	e7bd      	b.n	80036b6 <_printf_float+0xee>
 800373a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800373e:	d9db      	bls.n	80036f8 <_printf_float+0x130>
 8003740:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003744:	d118      	bne.n	8003778 <_printf_float+0x1b0>
 8003746:	2900      	cmp	r1, #0
 8003748:	6863      	ldr	r3, [r4, #4]
 800374a:	dd0b      	ble.n	8003764 <_printf_float+0x19c>
 800374c:	6121      	str	r1, [r4, #16]
 800374e:	b913      	cbnz	r3, 8003756 <_printf_float+0x18e>
 8003750:	6822      	ldr	r2, [r4, #0]
 8003752:	07d0      	lsls	r0, r2, #31
 8003754:	d502      	bpl.n	800375c <_printf_float+0x194>
 8003756:	3301      	adds	r3, #1
 8003758:	440b      	add	r3, r1
 800375a:	6123      	str	r3, [r4, #16]
 800375c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800375e:	f04f 0900 	mov.w	r9, #0
 8003762:	e7db      	b.n	800371c <_printf_float+0x154>
 8003764:	b913      	cbnz	r3, 800376c <_printf_float+0x1a4>
 8003766:	6822      	ldr	r2, [r4, #0]
 8003768:	07d2      	lsls	r2, r2, #31
 800376a:	d501      	bpl.n	8003770 <_printf_float+0x1a8>
 800376c:	3302      	adds	r3, #2
 800376e:	e7f4      	b.n	800375a <_printf_float+0x192>
 8003770:	2301      	movs	r3, #1
 8003772:	e7f2      	b.n	800375a <_printf_float+0x192>
 8003774:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003778:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800377a:	4299      	cmp	r1, r3
 800377c:	db05      	blt.n	800378a <_printf_float+0x1c2>
 800377e:	6823      	ldr	r3, [r4, #0]
 8003780:	6121      	str	r1, [r4, #16]
 8003782:	07d8      	lsls	r0, r3, #31
 8003784:	d5ea      	bpl.n	800375c <_printf_float+0x194>
 8003786:	1c4b      	adds	r3, r1, #1
 8003788:	e7e7      	b.n	800375a <_printf_float+0x192>
 800378a:	2900      	cmp	r1, #0
 800378c:	bfd4      	ite	le
 800378e:	f1c1 0202 	rsble	r2, r1, #2
 8003792:	2201      	movgt	r2, #1
 8003794:	4413      	add	r3, r2
 8003796:	e7e0      	b.n	800375a <_printf_float+0x192>
 8003798:	6823      	ldr	r3, [r4, #0]
 800379a:	055a      	lsls	r2, r3, #21
 800379c:	d407      	bmi.n	80037ae <_printf_float+0x1e6>
 800379e:	6923      	ldr	r3, [r4, #16]
 80037a0:	4642      	mov	r2, r8
 80037a2:	4631      	mov	r1, r6
 80037a4:	4628      	mov	r0, r5
 80037a6:	47b8      	blx	r7
 80037a8:	3001      	adds	r0, #1
 80037aa:	d12b      	bne.n	8003804 <_printf_float+0x23c>
 80037ac:	e767      	b.n	800367e <_printf_float+0xb6>
 80037ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80037b2:	f240 80dd 	bls.w	8003970 <_printf_float+0x3a8>
 80037b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80037ba:	2200      	movs	r2, #0
 80037bc:	2300      	movs	r3, #0
 80037be:	f7fd f9a3 	bl	8000b08 <__aeabi_dcmpeq>
 80037c2:	2800      	cmp	r0, #0
 80037c4:	d033      	beq.n	800382e <_printf_float+0x266>
 80037c6:	4a37      	ldr	r2, [pc, #220]	@ (80038a4 <_printf_float+0x2dc>)
 80037c8:	2301      	movs	r3, #1
 80037ca:	4631      	mov	r1, r6
 80037cc:	4628      	mov	r0, r5
 80037ce:	47b8      	blx	r7
 80037d0:	3001      	adds	r0, #1
 80037d2:	f43f af54 	beq.w	800367e <_printf_float+0xb6>
 80037d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80037da:	4543      	cmp	r3, r8
 80037dc:	db02      	blt.n	80037e4 <_printf_float+0x21c>
 80037de:	6823      	ldr	r3, [r4, #0]
 80037e0:	07d8      	lsls	r0, r3, #31
 80037e2:	d50f      	bpl.n	8003804 <_printf_float+0x23c>
 80037e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80037e8:	4631      	mov	r1, r6
 80037ea:	4628      	mov	r0, r5
 80037ec:	47b8      	blx	r7
 80037ee:	3001      	adds	r0, #1
 80037f0:	f43f af45 	beq.w	800367e <_printf_float+0xb6>
 80037f4:	f04f 0900 	mov.w	r9, #0
 80037f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80037fc:	f104 0a1a 	add.w	sl, r4, #26
 8003800:	45c8      	cmp	r8, r9
 8003802:	dc09      	bgt.n	8003818 <_printf_float+0x250>
 8003804:	6823      	ldr	r3, [r4, #0]
 8003806:	079b      	lsls	r3, r3, #30
 8003808:	f100 8103 	bmi.w	8003a12 <_printf_float+0x44a>
 800380c:	68e0      	ldr	r0, [r4, #12]
 800380e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003810:	4298      	cmp	r0, r3
 8003812:	bfb8      	it	lt
 8003814:	4618      	movlt	r0, r3
 8003816:	e734      	b.n	8003682 <_printf_float+0xba>
 8003818:	2301      	movs	r3, #1
 800381a:	4652      	mov	r2, sl
 800381c:	4631      	mov	r1, r6
 800381e:	4628      	mov	r0, r5
 8003820:	47b8      	blx	r7
 8003822:	3001      	adds	r0, #1
 8003824:	f43f af2b 	beq.w	800367e <_printf_float+0xb6>
 8003828:	f109 0901 	add.w	r9, r9, #1
 800382c:	e7e8      	b.n	8003800 <_printf_float+0x238>
 800382e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003830:	2b00      	cmp	r3, #0
 8003832:	dc39      	bgt.n	80038a8 <_printf_float+0x2e0>
 8003834:	4a1b      	ldr	r2, [pc, #108]	@ (80038a4 <_printf_float+0x2dc>)
 8003836:	2301      	movs	r3, #1
 8003838:	4631      	mov	r1, r6
 800383a:	4628      	mov	r0, r5
 800383c:	47b8      	blx	r7
 800383e:	3001      	adds	r0, #1
 8003840:	f43f af1d 	beq.w	800367e <_printf_float+0xb6>
 8003844:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003848:	ea59 0303 	orrs.w	r3, r9, r3
 800384c:	d102      	bne.n	8003854 <_printf_float+0x28c>
 800384e:	6823      	ldr	r3, [r4, #0]
 8003850:	07d9      	lsls	r1, r3, #31
 8003852:	d5d7      	bpl.n	8003804 <_printf_float+0x23c>
 8003854:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003858:	4631      	mov	r1, r6
 800385a:	4628      	mov	r0, r5
 800385c:	47b8      	blx	r7
 800385e:	3001      	adds	r0, #1
 8003860:	f43f af0d 	beq.w	800367e <_printf_float+0xb6>
 8003864:	f04f 0a00 	mov.w	sl, #0
 8003868:	f104 0b1a 	add.w	fp, r4, #26
 800386c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800386e:	425b      	negs	r3, r3
 8003870:	4553      	cmp	r3, sl
 8003872:	dc01      	bgt.n	8003878 <_printf_float+0x2b0>
 8003874:	464b      	mov	r3, r9
 8003876:	e793      	b.n	80037a0 <_printf_float+0x1d8>
 8003878:	2301      	movs	r3, #1
 800387a:	465a      	mov	r2, fp
 800387c:	4631      	mov	r1, r6
 800387e:	4628      	mov	r0, r5
 8003880:	47b8      	blx	r7
 8003882:	3001      	adds	r0, #1
 8003884:	f43f aefb 	beq.w	800367e <_printf_float+0xb6>
 8003888:	f10a 0a01 	add.w	sl, sl, #1
 800388c:	e7ee      	b.n	800386c <_printf_float+0x2a4>
 800388e:	bf00      	nop
 8003890:	7fefffff 	.word	0x7fefffff
 8003894:	080064a0 	.word	0x080064a0
 8003898:	0800649c 	.word	0x0800649c
 800389c:	080064a8 	.word	0x080064a8
 80038a0:	080064a4 	.word	0x080064a4
 80038a4:	080064ac 	.word	0x080064ac
 80038a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80038aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80038ae:	4553      	cmp	r3, sl
 80038b0:	bfa8      	it	ge
 80038b2:	4653      	movge	r3, sl
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	4699      	mov	r9, r3
 80038b8:	dc36      	bgt.n	8003928 <_printf_float+0x360>
 80038ba:	f04f 0b00 	mov.w	fp, #0
 80038be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80038c2:	f104 021a 	add.w	r2, r4, #26
 80038c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80038c8:	9306      	str	r3, [sp, #24]
 80038ca:	eba3 0309 	sub.w	r3, r3, r9
 80038ce:	455b      	cmp	r3, fp
 80038d0:	dc31      	bgt.n	8003936 <_printf_float+0x36e>
 80038d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038d4:	459a      	cmp	sl, r3
 80038d6:	dc3a      	bgt.n	800394e <_printf_float+0x386>
 80038d8:	6823      	ldr	r3, [r4, #0]
 80038da:	07da      	lsls	r2, r3, #31
 80038dc:	d437      	bmi.n	800394e <_printf_float+0x386>
 80038de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038e0:	ebaa 0903 	sub.w	r9, sl, r3
 80038e4:	9b06      	ldr	r3, [sp, #24]
 80038e6:	ebaa 0303 	sub.w	r3, sl, r3
 80038ea:	4599      	cmp	r9, r3
 80038ec:	bfa8      	it	ge
 80038ee:	4699      	movge	r9, r3
 80038f0:	f1b9 0f00 	cmp.w	r9, #0
 80038f4:	dc33      	bgt.n	800395e <_printf_float+0x396>
 80038f6:	f04f 0800 	mov.w	r8, #0
 80038fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80038fe:	f104 0b1a 	add.w	fp, r4, #26
 8003902:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003904:	ebaa 0303 	sub.w	r3, sl, r3
 8003908:	eba3 0309 	sub.w	r3, r3, r9
 800390c:	4543      	cmp	r3, r8
 800390e:	f77f af79 	ble.w	8003804 <_printf_float+0x23c>
 8003912:	2301      	movs	r3, #1
 8003914:	465a      	mov	r2, fp
 8003916:	4631      	mov	r1, r6
 8003918:	4628      	mov	r0, r5
 800391a:	47b8      	blx	r7
 800391c:	3001      	adds	r0, #1
 800391e:	f43f aeae 	beq.w	800367e <_printf_float+0xb6>
 8003922:	f108 0801 	add.w	r8, r8, #1
 8003926:	e7ec      	b.n	8003902 <_printf_float+0x33a>
 8003928:	4642      	mov	r2, r8
 800392a:	4631      	mov	r1, r6
 800392c:	4628      	mov	r0, r5
 800392e:	47b8      	blx	r7
 8003930:	3001      	adds	r0, #1
 8003932:	d1c2      	bne.n	80038ba <_printf_float+0x2f2>
 8003934:	e6a3      	b.n	800367e <_printf_float+0xb6>
 8003936:	2301      	movs	r3, #1
 8003938:	4631      	mov	r1, r6
 800393a:	4628      	mov	r0, r5
 800393c:	9206      	str	r2, [sp, #24]
 800393e:	47b8      	blx	r7
 8003940:	3001      	adds	r0, #1
 8003942:	f43f ae9c 	beq.w	800367e <_printf_float+0xb6>
 8003946:	9a06      	ldr	r2, [sp, #24]
 8003948:	f10b 0b01 	add.w	fp, fp, #1
 800394c:	e7bb      	b.n	80038c6 <_printf_float+0x2fe>
 800394e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003952:	4631      	mov	r1, r6
 8003954:	4628      	mov	r0, r5
 8003956:	47b8      	blx	r7
 8003958:	3001      	adds	r0, #1
 800395a:	d1c0      	bne.n	80038de <_printf_float+0x316>
 800395c:	e68f      	b.n	800367e <_printf_float+0xb6>
 800395e:	9a06      	ldr	r2, [sp, #24]
 8003960:	464b      	mov	r3, r9
 8003962:	4442      	add	r2, r8
 8003964:	4631      	mov	r1, r6
 8003966:	4628      	mov	r0, r5
 8003968:	47b8      	blx	r7
 800396a:	3001      	adds	r0, #1
 800396c:	d1c3      	bne.n	80038f6 <_printf_float+0x32e>
 800396e:	e686      	b.n	800367e <_printf_float+0xb6>
 8003970:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003974:	f1ba 0f01 	cmp.w	sl, #1
 8003978:	dc01      	bgt.n	800397e <_printf_float+0x3b6>
 800397a:	07db      	lsls	r3, r3, #31
 800397c:	d536      	bpl.n	80039ec <_printf_float+0x424>
 800397e:	2301      	movs	r3, #1
 8003980:	4642      	mov	r2, r8
 8003982:	4631      	mov	r1, r6
 8003984:	4628      	mov	r0, r5
 8003986:	47b8      	blx	r7
 8003988:	3001      	adds	r0, #1
 800398a:	f43f ae78 	beq.w	800367e <_printf_float+0xb6>
 800398e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003992:	4631      	mov	r1, r6
 8003994:	4628      	mov	r0, r5
 8003996:	47b8      	blx	r7
 8003998:	3001      	adds	r0, #1
 800399a:	f43f ae70 	beq.w	800367e <_printf_float+0xb6>
 800399e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80039a2:	2200      	movs	r2, #0
 80039a4:	2300      	movs	r3, #0
 80039a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80039aa:	f7fd f8ad 	bl	8000b08 <__aeabi_dcmpeq>
 80039ae:	b9c0      	cbnz	r0, 80039e2 <_printf_float+0x41a>
 80039b0:	4653      	mov	r3, sl
 80039b2:	f108 0201 	add.w	r2, r8, #1
 80039b6:	4631      	mov	r1, r6
 80039b8:	4628      	mov	r0, r5
 80039ba:	47b8      	blx	r7
 80039bc:	3001      	adds	r0, #1
 80039be:	d10c      	bne.n	80039da <_printf_float+0x412>
 80039c0:	e65d      	b.n	800367e <_printf_float+0xb6>
 80039c2:	2301      	movs	r3, #1
 80039c4:	465a      	mov	r2, fp
 80039c6:	4631      	mov	r1, r6
 80039c8:	4628      	mov	r0, r5
 80039ca:	47b8      	blx	r7
 80039cc:	3001      	adds	r0, #1
 80039ce:	f43f ae56 	beq.w	800367e <_printf_float+0xb6>
 80039d2:	f108 0801 	add.w	r8, r8, #1
 80039d6:	45d0      	cmp	r8, sl
 80039d8:	dbf3      	blt.n	80039c2 <_printf_float+0x3fa>
 80039da:	464b      	mov	r3, r9
 80039dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80039e0:	e6df      	b.n	80037a2 <_printf_float+0x1da>
 80039e2:	f04f 0800 	mov.w	r8, #0
 80039e6:	f104 0b1a 	add.w	fp, r4, #26
 80039ea:	e7f4      	b.n	80039d6 <_printf_float+0x40e>
 80039ec:	2301      	movs	r3, #1
 80039ee:	4642      	mov	r2, r8
 80039f0:	e7e1      	b.n	80039b6 <_printf_float+0x3ee>
 80039f2:	2301      	movs	r3, #1
 80039f4:	464a      	mov	r2, r9
 80039f6:	4631      	mov	r1, r6
 80039f8:	4628      	mov	r0, r5
 80039fa:	47b8      	blx	r7
 80039fc:	3001      	adds	r0, #1
 80039fe:	f43f ae3e 	beq.w	800367e <_printf_float+0xb6>
 8003a02:	f108 0801 	add.w	r8, r8, #1
 8003a06:	68e3      	ldr	r3, [r4, #12]
 8003a08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003a0a:	1a5b      	subs	r3, r3, r1
 8003a0c:	4543      	cmp	r3, r8
 8003a0e:	dcf0      	bgt.n	80039f2 <_printf_float+0x42a>
 8003a10:	e6fc      	b.n	800380c <_printf_float+0x244>
 8003a12:	f04f 0800 	mov.w	r8, #0
 8003a16:	f104 0919 	add.w	r9, r4, #25
 8003a1a:	e7f4      	b.n	8003a06 <_printf_float+0x43e>

08003a1c <_printf_common>:
 8003a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a20:	4616      	mov	r6, r2
 8003a22:	4698      	mov	r8, r3
 8003a24:	688a      	ldr	r2, [r1, #8]
 8003a26:	690b      	ldr	r3, [r1, #16]
 8003a28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	bfb8      	it	lt
 8003a30:	4613      	movlt	r3, r2
 8003a32:	6033      	str	r3, [r6, #0]
 8003a34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003a38:	4607      	mov	r7, r0
 8003a3a:	460c      	mov	r4, r1
 8003a3c:	b10a      	cbz	r2, 8003a42 <_printf_common+0x26>
 8003a3e:	3301      	adds	r3, #1
 8003a40:	6033      	str	r3, [r6, #0]
 8003a42:	6823      	ldr	r3, [r4, #0]
 8003a44:	0699      	lsls	r1, r3, #26
 8003a46:	bf42      	ittt	mi
 8003a48:	6833      	ldrmi	r3, [r6, #0]
 8003a4a:	3302      	addmi	r3, #2
 8003a4c:	6033      	strmi	r3, [r6, #0]
 8003a4e:	6825      	ldr	r5, [r4, #0]
 8003a50:	f015 0506 	ands.w	r5, r5, #6
 8003a54:	d106      	bne.n	8003a64 <_printf_common+0x48>
 8003a56:	f104 0a19 	add.w	sl, r4, #25
 8003a5a:	68e3      	ldr	r3, [r4, #12]
 8003a5c:	6832      	ldr	r2, [r6, #0]
 8003a5e:	1a9b      	subs	r3, r3, r2
 8003a60:	42ab      	cmp	r3, r5
 8003a62:	dc26      	bgt.n	8003ab2 <_printf_common+0x96>
 8003a64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003a68:	6822      	ldr	r2, [r4, #0]
 8003a6a:	3b00      	subs	r3, #0
 8003a6c:	bf18      	it	ne
 8003a6e:	2301      	movne	r3, #1
 8003a70:	0692      	lsls	r2, r2, #26
 8003a72:	d42b      	bmi.n	8003acc <_printf_common+0xb0>
 8003a74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003a78:	4641      	mov	r1, r8
 8003a7a:	4638      	mov	r0, r7
 8003a7c:	47c8      	blx	r9
 8003a7e:	3001      	adds	r0, #1
 8003a80:	d01e      	beq.n	8003ac0 <_printf_common+0xa4>
 8003a82:	6823      	ldr	r3, [r4, #0]
 8003a84:	6922      	ldr	r2, [r4, #16]
 8003a86:	f003 0306 	and.w	r3, r3, #6
 8003a8a:	2b04      	cmp	r3, #4
 8003a8c:	bf02      	ittt	eq
 8003a8e:	68e5      	ldreq	r5, [r4, #12]
 8003a90:	6833      	ldreq	r3, [r6, #0]
 8003a92:	1aed      	subeq	r5, r5, r3
 8003a94:	68a3      	ldr	r3, [r4, #8]
 8003a96:	bf0c      	ite	eq
 8003a98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a9c:	2500      	movne	r5, #0
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	bfc4      	itt	gt
 8003aa2:	1a9b      	subgt	r3, r3, r2
 8003aa4:	18ed      	addgt	r5, r5, r3
 8003aa6:	2600      	movs	r6, #0
 8003aa8:	341a      	adds	r4, #26
 8003aaa:	42b5      	cmp	r5, r6
 8003aac:	d11a      	bne.n	8003ae4 <_printf_common+0xc8>
 8003aae:	2000      	movs	r0, #0
 8003ab0:	e008      	b.n	8003ac4 <_printf_common+0xa8>
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	4652      	mov	r2, sl
 8003ab6:	4641      	mov	r1, r8
 8003ab8:	4638      	mov	r0, r7
 8003aba:	47c8      	blx	r9
 8003abc:	3001      	adds	r0, #1
 8003abe:	d103      	bne.n	8003ac8 <_printf_common+0xac>
 8003ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ac8:	3501      	adds	r5, #1
 8003aca:	e7c6      	b.n	8003a5a <_printf_common+0x3e>
 8003acc:	18e1      	adds	r1, r4, r3
 8003ace:	1c5a      	adds	r2, r3, #1
 8003ad0:	2030      	movs	r0, #48	@ 0x30
 8003ad2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ad6:	4422      	add	r2, r4
 8003ad8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003adc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ae0:	3302      	adds	r3, #2
 8003ae2:	e7c7      	b.n	8003a74 <_printf_common+0x58>
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	4622      	mov	r2, r4
 8003ae8:	4641      	mov	r1, r8
 8003aea:	4638      	mov	r0, r7
 8003aec:	47c8      	blx	r9
 8003aee:	3001      	adds	r0, #1
 8003af0:	d0e6      	beq.n	8003ac0 <_printf_common+0xa4>
 8003af2:	3601      	adds	r6, #1
 8003af4:	e7d9      	b.n	8003aaa <_printf_common+0x8e>
	...

08003af8 <_printf_i>:
 8003af8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003afc:	7e0f      	ldrb	r7, [r1, #24]
 8003afe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003b00:	2f78      	cmp	r7, #120	@ 0x78
 8003b02:	4691      	mov	r9, r2
 8003b04:	4680      	mov	r8, r0
 8003b06:	460c      	mov	r4, r1
 8003b08:	469a      	mov	sl, r3
 8003b0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003b0e:	d807      	bhi.n	8003b20 <_printf_i+0x28>
 8003b10:	2f62      	cmp	r7, #98	@ 0x62
 8003b12:	d80a      	bhi.n	8003b2a <_printf_i+0x32>
 8003b14:	2f00      	cmp	r7, #0
 8003b16:	f000 80d1 	beq.w	8003cbc <_printf_i+0x1c4>
 8003b1a:	2f58      	cmp	r7, #88	@ 0x58
 8003b1c:	f000 80b8 	beq.w	8003c90 <_printf_i+0x198>
 8003b20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003b28:	e03a      	b.n	8003ba0 <_printf_i+0xa8>
 8003b2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003b2e:	2b15      	cmp	r3, #21
 8003b30:	d8f6      	bhi.n	8003b20 <_printf_i+0x28>
 8003b32:	a101      	add	r1, pc, #4	@ (adr r1, 8003b38 <_printf_i+0x40>)
 8003b34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b38:	08003b91 	.word	0x08003b91
 8003b3c:	08003ba5 	.word	0x08003ba5
 8003b40:	08003b21 	.word	0x08003b21
 8003b44:	08003b21 	.word	0x08003b21
 8003b48:	08003b21 	.word	0x08003b21
 8003b4c:	08003b21 	.word	0x08003b21
 8003b50:	08003ba5 	.word	0x08003ba5
 8003b54:	08003b21 	.word	0x08003b21
 8003b58:	08003b21 	.word	0x08003b21
 8003b5c:	08003b21 	.word	0x08003b21
 8003b60:	08003b21 	.word	0x08003b21
 8003b64:	08003ca3 	.word	0x08003ca3
 8003b68:	08003bcf 	.word	0x08003bcf
 8003b6c:	08003c5d 	.word	0x08003c5d
 8003b70:	08003b21 	.word	0x08003b21
 8003b74:	08003b21 	.word	0x08003b21
 8003b78:	08003cc5 	.word	0x08003cc5
 8003b7c:	08003b21 	.word	0x08003b21
 8003b80:	08003bcf 	.word	0x08003bcf
 8003b84:	08003b21 	.word	0x08003b21
 8003b88:	08003b21 	.word	0x08003b21
 8003b8c:	08003c65 	.word	0x08003c65
 8003b90:	6833      	ldr	r3, [r6, #0]
 8003b92:	1d1a      	adds	r2, r3, #4
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	6032      	str	r2, [r6, #0]
 8003b98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e09c      	b.n	8003cde <_printf_i+0x1e6>
 8003ba4:	6833      	ldr	r3, [r6, #0]
 8003ba6:	6820      	ldr	r0, [r4, #0]
 8003ba8:	1d19      	adds	r1, r3, #4
 8003baa:	6031      	str	r1, [r6, #0]
 8003bac:	0606      	lsls	r6, r0, #24
 8003bae:	d501      	bpl.n	8003bb4 <_printf_i+0xbc>
 8003bb0:	681d      	ldr	r5, [r3, #0]
 8003bb2:	e003      	b.n	8003bbc <_printf_i+0xc4>
 8003bb4:	0645      	lsls	r5, r0, #25
 8003bb6:	d5fb      	bpl.n	8003bb0 <_printf_i+0xb8>
 8003bb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003bbc:	2d00      	cmp	r5, #0
 8003bbe:	da03      	bge.n	8003bc8 <_printf_i+0xd0>
 8003bc0:	232d      	movs	r3, #45	@ 0x2d
 8003bc2:	426d      	negs	r5, r5
 8003bc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bc8:	4858      	ldr	r0, [pc, #352]	@ (8003d2c <_printf_i+0x234>)
 8003bca:	230a      	movs	r3, #10
 8003bcc:	e011      	b.n	8003bf2 <_printf_i+0xfa>
 8003bce:	6821      	ldr	r1, [r4, #0]
 8003bd0:	6833      	ldr	r3, [r6, #0]
 8003bd2:	0608      	lsls	r0, r1, #24
 8003bd4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003bd8:	d402      	bmi.n	8003be0 <_printf_i+0xe8>
 8003bda:	0649      	lsls	r1, r1, #25
 8003bdc:	bf48      	it	mi
 8003bde:	b2ad      	uxthmi	r5, r5
 8003be0:	2f6f      	cmp	r7, #111	@ 0x6f
 8003be2:	4852      	ldr	r0, [pc, #328]	@ (8003d2c <_printf_i+0x234>)
 8003be4:	6033      	str	r3, [r6, #0]
 8003be6:	bf14      	ite	ne
 8003be8:	230a      	movne	r3, #10
 8003bea:	2308      	moveq	r3, #8
 8003bec:	2100      	movs	r1, #0
 8003bee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003bf2:	6866      	ldr	r6, [r4, #4]
 8003bf4:	60a6      	str	r6, [r4, #8]
 8003bf6:	2e00      	cmp	r6, #0
 8003bf8:	db05      	blt.n	8003c06 <_printf_i+0x10e>
 8003bfa:	6821      	ldr	r1, [r4, #0]
 8003bfc:	432e      	orrs	r6, r5
 8003bfe:	f021 0104 	bic.w	r1, r1, #4
 8003c02:	6021      	str	r1, [r4, #0]
 8003c04:	d04b      	beq.n	8003c9e <_printf_i+0x1a6>
 8003c06:	4616      	mov	r6, r2
 8003c08:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c0c:	fb03 5711 	mls	r7, r3, r1, r5
 8003c10:	5dc7      	ldrb	r7, [r0, r7]
 8003c12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003c16:	462f      	mov	r7, r5
 8003c18:	42bb      	cmp	r3, r7
 8003c1a:	460d      	mov	r5, r1
 8003c1c:	d9f4      	bls.n	8003c08 <_printf_i+0x110>
 8003c1e:	2b08      	cmp	r3, #8
 8003c20:	d10b      	bne.n	8003c3a <_printf_i+0x142>
 8003c22:	6823      	ldr	r3, [r4, #0]
 8003c24:	07df      	lsls	r7, r3, #31
 8003c26:	d508      	bpl.n	8003c3a <_printf_i+0x142>
 8003c28:	6923      	ldr	r3, [r4, #16]
 8003c2a:	6861      	ldr	r1, [r4, #4]
 8003c2c:	4299      	cmp	r1, r3
 8003c2e:	bfde      	ittt	le
 8003c30:	2330      	movle	r3, #48	@ 0x30
 8003c32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c36:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003c3a:	1b92      	subs	r2, r2, r6
 8003c3c:	6122      	str	r2, [r4, #16]
 8003c3e:	f8cd a000 	str.w	sl, [sp]
 8003c42:	464b      	mov	r3, r9
 8003c44:	aa03      	add	r2, sp, #12
 8003c46:	4621      	mov	r1, r4
 8003c48:	4640      	mov	r0, r8
 8003c4a:	f7ff fee7 	bl	8003a1c <_printf_common>
 8003c4e:	3001      	adds	r0, #1
 8003c50:	d14a      	bne.n	8003ce8 <_printf_i+0x1f0>
 8003c52:	f04f 30ff 	mov.w	r0, #4294967295
 8003c56:	b004      	add	sp, #16
 8003c58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c5c:	6823      	ldr	r3, [r4, #0]
 8003c5e:	f043 0320 	orr.w	r3, r3, #32
 8003c62:	6023      	str	r3, [r4, #0]
 8003c64:	4832      	ldr	r0, [pc, #200]	@ (8003d30 <_printf_i+0x238>)
 8003c66:	2778      	movs	r7, #120	@ 0x78
 8003c68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003c6c:	6823      	ldr	r3, [r4, #0]
 8003c6e:	6831      	ldr	r1, [r6, #0]
 8003c70:	061f      	lsls	r7, r3, #24
 8003c72:	f851 5b04 	ldr.w	r5, [r1], #4
 8003c76:	d402      	bmi.n	8003c7e <_printf_i+0x186>
 8003c78:	065f      	lsls	r7, r3, #25
 8003c7a:	bf48      	it	mi
 8003c7c:	b2ad      	uxthmi	r5, r5
 8003c7e:	6031      	str	r1, [r6, #0]
 8003c80:	07d9      	lsls	r1, r3, #31
 8003c82:	bf44      	itt	mi
 8003c84:	f043 0320 	orrmi.w	r3, r3, #32
 8003c88:	6023      	strmi	r3, [r4, #0]
 8003c8a:	b11d      	cbz	r5, 8003c94 <_printf_i+0x19c>
 8003c8c:	2310      	movs	r3, #16
 8003c8e:	e7ad      	b.n	8003bec <_printf_i+0xf4>
 8003c90:	4826      	ldr	r0, [pc, #152]	@ (8003d2c <_printf_i+0x234>)
 8003c92:	e7e9      	b.n	8003c68 <_printf_i+0x170>
 8003c94:	6823      	ldr	r3, [r4, #0]
 8003c96:	f023 0320 	bic.w	r3, r3, #32
 8003c9a:	6023      	str	r3, [r4, #0]
 8003c9c:	e7f6      	b.n	8003c8c <_printf_i+0x194>
 8003c9e:	4616      	mov	r6, r2
 8003ca0:	e7bd      	b.n	8003c1e <_printf_i+0x126>
 8003ca2:	6833      	ldr	r3, [r6, #0]
 8003ca4:	6825      	ldr	r5, [r4, #0]
 8003ca6:	6961      	ldr	r1, [r4, #20]
 8003ca8:	1d18      	adds	r0, r3, #4
 8003caa:	6030      	str	r0, [r6, #0]
 8003cac:	062e      	lsls	r6, r5, #24
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	d501      	bpl.n	8003cb6 <_printf_i+0x1be>
 8003cb2:	6019      	str	r1, [r3, #0]
 8003cb4:	e002      	b.n	8003cbc <_printf_i+0x1c4>
 8003cb6:	0668      	lsls	r0, r5, #25
 8003cb8:	d5fb      	bpl.n	8003cb2 <_printf_i+0x1ba>
 8003cba:	8019      	strh	r1, [r3, #0]
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	6123      	str	r3, [r4, #16]
 8003cc0:	4616      	mov	r6, r2
 8003cc2:	e7bc      	b.n	8003c3e <_printf_i+0x146>
 8003cc4:	6833      	ldr	r3, [r6, #0]
 8003cc6:	1d1a      	adds	r2, r3, #4
 8003cc8:	6032      	str	r2, [r6, #0]
 8003cca:	681e      	ldr	r6, [r3, #0]
 8003ccc:	6862      	ldr	r2, [r4, #4]
 8003cce:	2100      	movs	r1, #0
 8003cd0:	4630      	mov	r0, r6
 8003cd2:	f7fc fa9d 	bl	8000210 <memchr>
 8003cd6:	b108      	cbz	r0, 8003cdc <_printf_i+0x1e4>
 8003cd8:	1b80      	subs	r0, r0, r6
 8003cda:	6060      	str	r0, [r4, #4]
 8003cdc:	6863      	ldr	r3, [r4, #4]
 8003cde:	6123      	str	r3, [r4, #16]
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ce6:	e7aa      	b.n	8003c3e <_printf_i+0x146>
 8003ce8:	6923      	ldr	r3, [r4, #16]
 8003cea:	4632      	mov	r2, r6
 8003cec:	4649      	mov	r1, r9
 8003cee:	4640      	mov	r0, r8
 8003cf0:	47d0      	blx	sl
 8003cf2:	3001      	adds	r0, #1
 8003cf4:	d0ad      	beq.n	8003c52 <_printf_i+0x15a>
 8003cf6:	6823      	ldr	r3, [r4, #0]
 8003cf8:	079b      	lsls	r3, r3, #30
 8003cfa:	d413      	bmi.n	8003d24 <_printf_i+0x22c>
 8003cfc:	68e0      	ldr	r0, [r4, #12]
 8003cfe:	9b03      	ldr	r3, [sp, #12]
 8003d00:	4298      	cmp	r0, r3
 8003d02:	bfb8      	it	lt
 8003d04:	4618      	movlt	r0, r3
 8003d06:	e7a6      	b.n	8003c56 <_printf_i+0x15e>
 8003d08:	2301      	movs	r3, #1
 8003d0a:	4632      	mov	r2, r6
 8003d0c:	4649      	mov	r1, r9
 8003d0e:	4640      	mov	r0, r8
 8003d10:	47d0      	blx	sl
 8003d12:	3001      	adds	r0, #1
 8003d14:	d09d      	beq.n	8003c52 <_printf_i+0x15a>
 8003d16:	3501      	adds	r5, #1
 8003d18:	68e3      	ldr	r3, [r4, #12]
 8003d1a:	9903      	ldr	r1, [sp, #12]
 8003d1c:	1a5b      	subs	r3, r3, r1
 8003d1e:	42ab      	cmp	r3, r5
 8003d20:	dcf2      	bgt.n	8003d08 <_printf_i+0x210>
 8003d22:	e7eb      	b.n	8003cfc <_printf_i+0x204>
 8003d24:	2500      	movs	r5, #0
 8003d26:	f104 0619 	add.w	r6, r4, #25
 8003d2a:	e7f5      	b.n	8003d18 <_printf_i+0x220>
 8003d2c:	080064ae 	.word	0x080064ae
 8003d30:	080064bf 	.word	0x080064bf

08003d34 <std>:
 8003d34:	2300      	movs	r3, #0
 8003d36:	b510      	push	{r4, lr}
 8003d38:	4604      	mov	r4, r0
 8003d3a:	e9c0 3300 	strd	r3, r3, [r0]
 8003d3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d42:	6083      	str	r3, [r0, #8]
 8003d44:	8181      	strh	r1, [r0, #12]
 8003d46:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d48:	81c2      	strh	r2, [r0, #14]
 8003d4a:	6183      	str	r3, [r0, #24]
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	2208      	movs	r2, #8
 8003d50:	305c      	adds	r0, #92	@ 0x5c
 8003d52:	f000 fa23 	bl	800419c <memset>
 8003d56:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <std+0x58>)
 8003d58:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d90 <std+0x5c>)
 8003d5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d94 <std+0x60>)
 8003d60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d62:	4b0d      	ldr	r3, [pc, #52]	@ (8003d98 <std+0x64>)
 8003d64:	6323      	str	r3, [r4, #48]	@ 0x30
 8003d66:	4b0d      	ldr	r3, [pc, #52]	@ (8003d9c <std+0x68>)
 8003d68:	6224      	str	r4, [r4, #32]
 8003d6a:	429c      	cmp	r4, r3
 8003d6c:	d006      	beq.n	8003d7c <std+0x48>
 8003d6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003d72:	4294      	cmp	r4, r2
 8003d74:	d002      	beq.n	8003d7c <std+0x48>
 8003d76:	33d0      	adds	r3, #208	@ 0xd0
 8003d78:	429c      	cmp	r4, r3
 8003d7a:	d105      	bne.n	8003d88 <std+0x54>
 8003d7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003d80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d84:	f000 ba86 	b.w	8004294 <__retarget_lock_init_recursive>
 8003d88:	bd10      	pop	{r4, pc}
 8003d8a:	bf00      	nop
 8003d8c:	08003fed 	.word	0x08003fed
 8003d90:	0800400f 	.word	0x0800400f
 8003d94:	08004047 	.word	0x08004047
 8003d98:	0800406b 	.word	0x0800406b
 8003d9c:	20000d28 	.word	0x20000d28

08003da0 <stdio_exit_handler>:
 8003da0:	4a02      	ldr	r2, [pc, #8]	@ (8003dac <stdio_exit_handler+0xc>)
 8003da2:	4903      	ldr	r1, [pc, #12]	@ (8003db0 <stdio_exit_handler+0x10>)
 8003da4:	4803      	ldr	r0, [pc, #12]	@ (8003db4 <stdio_exit_handler+0x14>)
 8003da6:	f000 b869 	b.w	8003e7c <_fwalk_sglue>
 8003daa:	bf00      	nop
 8003dac:	2000000c 	.word	0x2000000c
 8003db0:	08005e81 	.word	0x08005e81
 8003db4:	2000001c 	.word	0x2000001c

08003db8 <cleanup_stdio>:
 8003db8:	6841      	ldr	r1, [r0, #4]
 8003dba:	4b0c      	ldr	r3, [pc, #48]	@ (8003dec <cleanup_stdio+0x34>)
 8003dbc:	4299      	cmp	r1, r3
 8003dbe:	b510      	push	{r4, lr}
 8003dc0:	4604      	mov	r4, r0
 8003dc2:	d001      	beq.n	8003dc8 <cleanup_stdio+0x10>
 8003dc4:	f002 f85c 	bl	8005e80 <_fflush_r>
 8003dc8:	68a1      	ldr	r1, [r4, #8]
 8003dca:	4b09      	ldr	r3, [pc, #36]	@ (8003df0 <cleanup_stdio+0x38>)
 8003dcc:	4299      	cmp	r1, r3
 8003dce:	d002      	beq.n	8003dd6 <cleanup_stdio+0x1e>
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f002 f855 	bl	8005e80 <_fflush_r>
 8003dd6:	68e1      	ldr	r1, [r4, #12]
 8003dd8:	4b06      	ldr	r3, [pc, #24]	@ (8003df4 <cleanup_stdio+0x3c>)
 8003dda:	4299      	cmp	r1, r3
 8003ddc:	d004      	beq.n	8003de8 <cleanup_stdio+0x30>
 8003dde:	4620      	mov	r0, r4
 8003de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003de4:	f002 b84c 	b.w	8005e80 <_fflush_r>
 8003de8:	bd10      	pop	{r4, pc}
 8003dea:	bf00      	nop
 8003dec:	20000d28 	.word	0x20000d28
 8003df0:	20000d90 	.word	0x20000d90
 8003df4:	20000df8 	.word	0x20000df8

08003df8 <global_stdio_init.part.0>:
 8003df8:	b510      	push	{r4, lr}
 8003dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8003e28 <global_stdio_init.part.0+0x30>)
 8003dfc:	4c0b      	ldr	r4, [pc, #44]	@ (8003e2c <global_stdio_init.part.0+0x34>)
 8003dfe:	4a0c      	ldr	r2, [pc, #48]	@ (8003e30 <global_stdio_init.part.0+0x38>)
 8003e00:	601a      	str	r2, [r3, #0]
 8003e02:	4620      	mov	r0, r4
 8003e04:	2200      	movs	r2, #0
 8003e06:	2104      	movs	r1, #4
 8003e08:	f7ff ff94 	bl	8003d34 <std>
 8003e0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003e10:	2201      	movs	r2, #1
 8003e12:	2109      	movs	r1, #9
 8003e14:	f7ff ff8e 	bl	8003d34 <std>
 8003e18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e22:	2112      	movs	r1, #18
 8003e24:	f7ff bf86 	b.w	8003d34 <std>
 8003e28:	20000e60 	.word	0x20000e60
 8003e2c:	20000d28 	.word	0x20000d28
 8003e30:	08003da1 	.word	0x08003da1

08003e34 <__sfp_lock_acquire>:
 8003e34:	4801      	ldr	r0, [pc, #4]	@ (8003e3c <__sfp_lock_acquire+0x8>)
 8003e36:	f000 ba2e 	b.w	8004296 <__retarget_lock_acquire_recursive>
 8003e3a:	bf00      	nop
 8003e3c:	20000e69 	.word	0x20000e69

08003e40 <__sfp_lock_release>:
 8003e40:	4801      	ldr	r0, [pc, #4]	@ (8003e48 <__sfp_lock_release+0x8>)
 8003e42:	f000 ba29 	b.w	8004298 <__retarget_lock_release_recursive>
 8003e46:	bf00      	nop
 8003e48:	20000e69 	.word	0x20000e69

08003e4c <__sinit>:
 8003e4c:	b510      	push	{r4, lr}
 8003e4e:	4604      	mov	r4, r0
 8003e50:	f7ff fff0 	bl	8003e34 <__sfp_lock_acquire>
 8003e54:	6a23      	ldr	r3, [r4, #32]
 8003e56:	b11b      	cbz	r3, 8003e60 <__sinit+0x14>
 8003e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e5c:	f7ff bff0 	b.w	8003e40 <__sfp_lock_release>
 8003e60:	4b04      	ldr	r3, [pc, #16]	@ (8003e74 <__sinit+0x28>)
 8003e62:	6223      	str	r3, [r4, #32]
 8003e64:	4b04      	ldr	r3, [pc, #16]	@ (8003e78 <__sinit+0x2c>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1f5      	bne.n	8003e58 <__sinit+0xc>
 8003e6c:	f7ff ffc4 	bl	8003df8 <global_stdio_init.part.0>
 8003e70:	e7f2      	b.n	8003e58 <__sinit+0xc>
 8003e72:	bf00      	nop
 8003e74:	08003db9 	.word	0x08003db9
 8003e78:	20000e60 	.word	0x20000e60

08003e7c <_fwalk_sglue>:
 8003e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e80:	4607      	mov	r7, r0
 8003e82:	4688      	mov	r8, r1
 8003e84:	4614      	mov	r4, r2
 8003e86:	2600      	movs	r6, #0
 8003e88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e8c:	f1b9 0901 	subs.w	r9, r9, #1
 8003e90:	d505      	bpl.n	8003e9e <_fwalk_sglue+0x22>
 8003e92:	6824      	ldr	r4, [r4, #0]
 8003e94:	2c00      	cmp	r4, #0
 8003e96:	d1f7      	bne.n	8003e88 <_fwalk_sglue+0xc>
 8003e98:	4630      	mov	r0, r6
 8003e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e9e:	89ab      	ldrh	r3, [r5, #12]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d907      	bls.n	8003eb4 <_fwalk_sglue+0x38>
 8003ea4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	d003      	beq.n	8003eb4 <_fwalk_sglue+0x38>
 8003eac:	4629      	mov	r1, r5
 8003eae:	4638      	mov	r0, r7
 8003eb0:	47c0      	blx	r8
 8003eb2:	4306      	orrs	r6, r0
 8003eb4:	3568      	adds	r5, #104	@ 0x68
 8003eb6:	e7e9      	b.n	8003e8c <_fwalk_sglue+0x10>

08003eb8 <iprintf>:
 8003eb8:	b40f      	push	{r0, r1, r2, r3}
 8003eba:	b507      	push	{r0, r1, r2, lr}
 8003ebc:	4906      	ldr	r1, [pc, #24]	@ (8003ed8 <iprintf+0x20>)
 8003ebe:	ab04      	add	r3, sp, #16
 8003ec0:	6808      	ldr	r0, [r1, #0]
 8003ec2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ec6:	6881      	ldr	r1, [r0, #8]
 8003ec8:	9301      	str	r3, [sp, #4]
 8003eca:	f001 fe3d 	bl	8005b48 <_vfiprintf_r>
 8003ece:	b003      	add	sp, #12
 8003ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ed4:	b004      	add	sp, #16
 8003ed6:	4770      	bx	lr
 8003ed8:	20000018 	.word	0x20000018

08003edc <putchar>:
 8003edc:	4b02      	ldr	r3, [pc, #8]	@ (8003ee8 <putchar+0xc>)
 8003ede:	4601      	mov	r1, r0
 8003ee0:	6818      	ldr	r0, [r3, #0]
 8003ee2:	6882      	ldr	r2, [r0, #8]
 8003ee4:	f002 b856 	b.w	8005f94 <_putc_r>
 8003ee8:	20000018 	.word	0x20000018

08003eec <_puts_r>:
 8003eec:	6a03      	ldr	r3, [r0, #32]
 8003eee:	b570      	push	{r4, r5, r6, lr}
 8003ef0:	6884      	ldr	r4, [r0, #8]
 8003ef2:	4605      	mov	r5, r0
 8003ef4:	460e      	mov	r6, r1
 8003ef6:	b90b      	cbnz	r3, 8003efc <_puts_r+0x10>
 8003ef8:	f7ff ffa8 	bl	8003e4c <__sinit>
 8003efc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003efe:	07db      	lsls	r3, r3, #31
 8003f00:	d405      	bmi.n	8003f0e <_puts_r+0x22>
 8003f02:	89a3      	ldrh	r3, [r4, #12]
 8003f04:	0598      	lsls	r0, r3, #22
 8003f06:	d402      	bmi.n	8003f0e <_puts_r+0x22>
 8003f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f0a:	f000 f9c4 	bl	8004296 <__retarget_lock_acquire_recursive>
 8003f0e:	89a3      	ldrh	r3, [r4, #12]
 8003f10:	0719      	lsls	r1, r3, #28
 8003f12:	d502      	bpl.n	8003f1a <_puts_r+0x2e>
 8003f14:	6923      	ldr	r3, [r4, #16]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d135      	bne.n	8003f86 <_puts_r+0x9a>
 8003f1a:	4621      	mov	r1, r4
 8003f1c:	4628      	mov	r0, r5
 8003f1e:	f000 f8e7 	bl	80040f0 <__swsetup_r>
 8003f22:	b380      	cbz	r0, 8003f86 <_puts_r+0x9a>
 8003f24:	f04f 35ff 	mov.w	r5, #4294967295
 8003f28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f2a:	07da      	lsls	r2, r3, #31
 8003f2c:	d405      	bmi.n	8003f3a <_puts_r+0x4e>
 8003f2e:	89a3      	ldrh	r3, [r4, #12]
 8003f30:	059b      	lsls	r3, r3, #22
 8003f32:	d402      	bmi.n	8003f3a <_puts_r+0x4e>
 8003f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f36:	f000 f9af 	bl	8004298 <__retarget_lock_release_recursive>
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	bd70      	pop	{r4, r5, r6, pc}
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	da04      	bge.n	8003f4c <_puts_r+0x60>
 8003f42:	69a2      	ldr	r2, [r4, #24]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	dc17      	bgt.n	8003f78 <_puts_r+0x8c>
 8003f48:	290a      	cmp	r1, #10
 8003f4a:	d015      	beq.n	8003f78 <_puts_r+0x8c>
 8003f4c:	6823      	ldr	r3, [r4, #0]
 8003f4e:	1c5a      	adds	r2, r3, #1
 8003f50:	6022      	str	r2, [r4, #0]
 8003f52:	7019      	strb	r1, [r3, #0]
 8003f54:	68a3      	ldr	r3, [r4, #8]
 8003f56:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	60a3      	str	r3, [r4, #8]
 8003f5e:	2900      	cmp	r1, #0
 8003f60:	d1ed      	bne.n	8003f3e <_puts_r+0x52>
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	da11      	bge.n	8003f8a <_puts_r+0x9e>
 8003f66:	4622      	mov	r2, r4
 8003f68:	210a      	movs	r1, #10
 8003f6a:	4628      	mov	r0, r5
 8003f6c:	f000 f881 	bl	8004072 <__swbuf_r>
 8003f70:	3001      	adds	r0, #1
 8003f72:	d0d7      	beq.n	8003f24 <_puts_r+0x38>
 8003f74:	250a      	movs	r5, #10
 8003f76:	e7d7      	b.n	8003f28 <_puts_r+0x3c>
 8003f78:	4622      	mov	r2, r4
 8003f7a:	4628      	mov	r0, r5
 8003f7c:	f000 f879 	bl	8004072 <__swbuf_r>
 8003f80:	3001      	adds	r0, #1
 8003f82:	d1e7      	bne.n	8003f54 <_puts_r+0x68>
 8003f84:	e7ce      	b.n	8003f24 <_puts_r+0x38>
 8003f86:	3e01      	subs	r6, #1
 8003f88:	e7e4      	b.n	8003f54 <_puts_r+0x68>
 8003f8a:	6823      	ldr	r3, [r4, #0]
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	6022      	str	r2, [r4, #0]
 8003f90:	220a      	movs	r2, #10
 8003f92:	701a      	strb	r2, [r3, #0]
 8003f94:	e7ee      	b.n	8003f74 <_puts_r+0x88>
	...

08003f98 <puts>:
 8003f98:	4b02      	ldr	r3, [pc, #8]	@ (8003fa4 <puts+0xc>)
 8003f9a:	4601      	mov	r1, r0
 8003f9c:	6818      	ldr	r0, [r3, #0]
 8003f9e:	f7ff bfa5 	b.w	8003eec <_puts_r>
 8003fa2:	bf00      	nop
 8003fa4:	20000018 	.word	0x20000018

08003fa8 <siprintf>:
 8003fa8:	b40e      	push	{r1, r2, r3}
 8003faa:	b510      	push	{r4, lr}
 8003fac:	b09d      	sub	sp, #116	@ 0x74
 8003fae:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003fb0:	9002      	str	r0, [sp, #8]
 8003fb2:	9006      	str	r0, [sp, #24]
 8003fb4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003fb8:	480a      	ldr	r0, [pc, #40]	@ (8003fe4 <siprintf+0x3c>)
 8003fba:	9107      	str	r1, [sp, #28]
 8003fbc:	9104      	str	r1, [sp, #16]
 8003fbe:	490a      	ldr	r1, [pc, #40]	@ (8003fe8 <siprintf+0x40>)
 8003fc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fc4:	9105      	str	r1, [sp, #20]
 8003fc6:	2400      	movs	r4, #0
 8003fc8:	a902      	add	r1, sp, #8
 8003fca:	6800      	ldr	r0, [r0, #0]
 8003fcc:	9301      	str	r3, [sp, #4]
 8003fce:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003fd0:	f001 fc94 	bl	80058fc <_svfiprintf_r>
 8003fd4:	9b02      	ldr	r3, [sp, #8]
 8003fd6:	701c      	strb	r4, [r3, #0]
 8003fd8:	b01d      	add	sp, #116	@ 0x74
 8003fda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fde:	b003      	add	sp, #12
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	20000018 	.word	0x20000018
 8003fe8:	ffff0208 	.word	0xffff0208

08003fec <__sread>:
 8003fec:	b510      	push	{r4, lr}
 8003fee:	460c      	mov	r4, r1
 8003ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ff4:	f000 f900 	bl	80041f8 <_read_r>
 8003ff8:	2800      	cmp	r0, #0
 8003ffa:	bfab      	itete	ge
 8003ffc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003ffe:	89a3      	ldrhlt	r3, [r4, #12]
 8004000:	181b      	addge	r3, r3, r0
 8004002:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004006:	bfac      	ite	ge
 8004008:	6563      	strge	r3, [r4, #84]	@ 0x54
 800400a:	81a3      	strhlt	r3, [r4, #12]
 800400c:	bd10      	pop	{r4, pc}

0800400e <__swrite>:
 800400e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004012:	461f      	mov	r7, r3
 8004014:	898b      	ldrh	r3, [r1, #12]
 8004016:	05db      	lsls	r3, r3, #23
 8004018:	4605      	mov	r5, r0
 800401a:	460c      	mov	r4, r1
 800401c:	4616      	mov	r6, r2
 800401e:	d505      	bpl.n	800402c <__swrite+0x1e>
 8004020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004024:	2302      	movs	r3, #2
 8004026:	2200      	movs	r2, #0
 8004028:	f000 f8d4 	bl	80041d4 <_lseek_r>
 800402c:	89a3      	ldrh	r3, [r4, #12]
 800402e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004032:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004036:	81a3      	strh	r3, [r4, #12]
 8004038:	4632      	mov	r2, r6
 800403a:	463b      	mov	r3, r7
 800403c:	4628      	mov	r0, r5
 800403e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004042:	f000 b8eb 	b.w	800421c <_write_r>

08004046 <__sseek>:
 8004046:	b510      	push	{r4, lr}
 8004048:	460c      	mov	r4, r1
 800404a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800404e:	f000 f8c1 	bl	80041d4 <_lseek_r>
 8004052:	1c43      	adds	r3, r0, #1
 8004054:	89a3      	ldrh	r3, [r4, #12]
 8004056:	bf15      	itete	ne
 8004058:	6560      	strne	r0, [r4, #84]	@ 0x54
 800405a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800405e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004062:	81a3      	strheq	r3, [r4, #12]
 8004064:	bf18      	it	ne
 8004066:	81a3      	strhne	r3, [r4, #12]
 8004068:	bd10      	pop	{r4, pc}

0800406a <__sclose>:
 800406a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800406e:	f000 b8a1 	b.w	80041b4 <_close_r>

08004072 <__swbuf_r>:
 8004072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004074:	460e      	mov	r6, r1
 8004076:	4614      	mov	r4, r2
 8004078:	4605      	mov	r5, r0
 800407a:	b118      	cbz	r0, 8004084 <__swbuf_r+0x12>
 800407c:	6a03      	ldr	r3, [r0, #32]
 800407e:	b90b      	cbnz	r3, 8004084 <__swbuf_r+0x12>
 8004080:	f7ff fee4 	bl	8003e4c <__sinit>
 8004084:	69a3      	ldr	r3, [r4, #24]
 8004086:	60a3      	str	r3, [r4, #8]
 8004088:	89a3      	ldrh	r3, [r4, #12]
 800408a:	071a      	lsls	r2, r3, #28
 800408c:	d501      	bpl.n	8004092 <__swbuf_r+0x20>
 800408e:	6923      	ldr	r3, [r4, #16]
 8004090:	b943      	cbnz	r3, 80040a4 <__swbuf_r+0x32>
 8004092:	4621      	mov	r1, r4
 8004094:	4628      	mov	r0, r5
 8004096:	f000 f82b 	bl	80040f0 <__swsetup_r>
 800409a:	b118      	cbz	r0, 80040a4 <__swbuf_r+0x32>
 800409c:	f04f 37ff 	mov.w	r7, #4294967295
 80040a0:	4638      	mov	r0, r7
 80040a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040a4:	6823      	ldr	r3, [r4, #0]
 80040a6:	6922      	ldr	r2, [r4, #16]
 80040a8:	1a98      	subs	r0, r3, r2
 80040aa:	6963      	ldr	r3, [r4, #20]
 80040ac:	b2f6      	uxtb	r6, r6
 80040ae:	4283      	cmp	r3, r0
 80040b0:	4637      	mov	r7, r6
 80040b2:	dc05      	bgt.n	80040c0 <__swbuf_r+0x4e>
 80040b4:	4621      	mov	r1, r4
 80040b6:	4628      	mov	r0, r5
 80040b8:	f001 fee2 	bl	8005e80 <_fflush_r>
 80040bc:	2800      	cmp	r0, #0
 80040be:	d1ed      	bne.n	800409c <__swbuf_r+0x2a>
 80040c0:	68a3      	ldr	r3, [r4, #8]
 80040c2:	3b01      	subs	r3, #1
 80040c4:	60a3      	str	r3, [r4, #8]
 80040c6:	6823      	ldr	r3, [r4, #0]
 80040c8:	1c5a      	adds	r2, r3, #1
 80040ca:	6022      	str	r2, [r4, #0]
 80040cc:	701e      	strb	r6, [r3, #0]
 80040ce:	6962      	ldr	r2, [r4, #20]
 80040d0:	1c43      	adds	r3, r0, #1
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d004      	beq.n	80040e0 <__swbuf_r+0x6e>
 80040d6:	89a3      	ldrh	r3, [r4, #12]
 80040d8:	07db      	lsls	r3, r3, #31
 80040da:	d5e1      	bpl.n	80040a0 <__swbuf_r+0x2e>
 80040dc:	2e0a      	cmp	r6, #10
 80040de:	d1df      	bne.n	80040a0 <__swbuf_r+0x2e>
 80040e0:	4621      	mov	r1, r4
 80040e2:	4628      	mov	r0, r5
 80040e4:	f001 fecc 	bl	8005e80 <_fflush_r>
 80040e8:	2800      	cmp	r0, #0
 80040ea:	d0d9      	beq.n	80040a0 <__swbuf_r+0x2e>
 80040ec:	e7d6      	b.n	800409c <__swbuf_r+0x2a>
	...

080040f0 <__swsetup_r>:
 80040f0:	b538      	push	{r3, r4, r5, lr}
 80040f2:	4b29      	ldr	r3, [pc, #164]	@ (8004198 <__swsetup_r+0xa8>)
 80040f4:	4605      	mov	r5, r0
 80040f6:	6818      	ldr	r0, [r3, #0]
 80040f8:	460c      	mov	r4, r1
 80040fa:	b118      	cbz	r0, 8004104 <__swsetup_r+0x14>
 80040fc:	6a03      	ldr	r3, [r0, #32]
 80040fe:	b90b      	cbnz	r3, 8004104 <__swsetup_r+0x14>
 8004100:	f7ff fea4 	bl	8003e4c <__sinit>
 8004104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004108:	0719      	lsls	r1, r3, #28
 800410a:	d422      	bmi.n	8004152 <__swsetup_r+0x62>
 800410c:	06da      	lsls	r2, r3, #27
 800410e:	d407      	bmi.n	8004120 <__swsetup_r+0x30>
 8004110:	2209      	movs	r2, #9
 8004112:	602a      	str	r2, [r5, #0]
 8004114:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004118:	81a3      	strh	r3, [r4, #12]
 800411a:	f04f 30ff 	mov.w	r0, #4294967295
 800411e:	e033      	b.n	8004188 <__swsetup_r+0x98>
 8004120:	0758      	lsls	r0, r3, #29
 8004122:	d512      	bpl.n	800414a <__swsetup_r+0x5a>
 8004124:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004126:	b141      	cbz	r1, 800413a <__swsetup_r+0x4a>
 8004128:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800412c:	4299      	cmp	r1, r3
 800412e:	d002      	beq.n	8004136 <__swsetup_r+0x46>
 8004130:	4628      	mov	r0, r5
 8004132:	f000 ff0d 	bl	8004f50 <_free_r>
 8004136:	2300      	movs	r3, #0
 8004138:	6363      	str	r3, [r4, #52]	@ 0x34
 800413a:	89a3      	ldrh	r3, [r4, #12]
 800413c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004140:	81a3      	strh	r3, [r4, #12]
 8004142:	2300      	movs	r3, #0
 8004144:	6063      	str	r3, [r4, #4]
 8004146:	6923      	ldr	r3, [r4, #16]
 8004148:	6023      	str	r3, [r4, #0]
 800414a:	89a3      	ldrh	r3, [r4, #12]
 800414c:	f043 0308 	orr.w	r3, r3, #8
 8004150:	81a3      	strh	r3, [r4, #12]
 8004152:	6923      	ldr	r3, [r4, #16]
 8004154:	b94b      	cbnz	r3, 800416a <__swsetup_r+0x7a>
 8004156:	89a3      	ldrh	r3, [r4, #12]
 8004158:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800415c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004160:	d003      	beq.n	800416a <__swsetup_r+0x7a>
 8004162:	4621      	mov	r1, r4
 8004164:	4628      	mov	r0, r5
 8004166:	f001 fed9 	bl	8005f1c <__smakebuf_r>
 800416a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800416e:	f013 0201 	ands.w	r2, r3, #1
 8004172:	d00a      	beq.n	800418a <__swsetup_r+0x9a>
 8004174:	2200      	movs	r2, #0
 8004176:	60a2      	str	r2, [r4, #8]
 8004178:	6962      	ldr	r2, [r4, #20]
 800417a:	4252      	negs	r2, r2
 800417c:	61a2      	str	r2, [r4, #24]
 800417e:	6922      	ldr	r2, [r4, #16]
 8004180:	b942      	cbnz	r2, 8004194 <__swsetup_r+0xa4>
 8004182:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004186:	d1c5      	bne.n	8004114 <__swsetup_r+0x24>
 8004188:	bd38      	pop	{r3, r4, r5, pc}
 800418a:	0799      	lsls	r1, r3, #30
 800418c:	bf58      	it	pl
 800418e:	6962      	ldrpl	r2, [r4, #20]
 8004190:	60a2      	str	r2, [r4, #8]
 8004192:	e7f4      	b.n	800417e <__swsetup_r+0x8e>
 8004194:	2000      	movs	r0, #0
 8004196:	e7f7      	b.n	8004188 <__swsetup_r+0x98>
 8004198:	20000018 	.word	0x20000018

0800419c <memset>:
 800419c:	4402      	add	r2, r0
 800419e:	4603      	mov	r3, r0
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d100      	bne.n	80041a6 <memset+0xa>
 80041a4:	4770      	bx	lr
 80041a6:	f803 1b01 	strb.w	r1, [r3], #1
 80041aa:	e7f9      	b.n	80041a0 <memset+0x4>

080041ac <_localeconv_r>:
 80041ac:	4800      	ldr	r0, [pc, #0]	@ (80041b0 <_localeconv_r+0x4>)
 80041ae:	4770      	bx	lr
 80041b0:	20000158 	.word	0x20000158

080041b4 <_close_r>:
 80041b4:	b538      	push	{r3, r4, r5, lr}
 80041b6:	4d06      	ldr	r5, [pc, #24]	@ (80041d0 <_close_r+0x1c>)
 80041b8:	2300      	movs	r3, #0
 80041ba:	4604      	mov	r4, r0
 80041bc:	4608      	mov	r0, r1
 80041be:	602b      	str	r3, [r5, #0]
 80041c0:	f7fd fcdd 	bl	8001b7e <_close>
 80041c4:	1c43      	adds	r3, r0, #1
 80041c6:	d102      	bne.n	80041ce <_close_r+0x1a>
 80041c8:	682b      	ldr	r3, [r5, #0]
 80041ca:	b103      	cbz	r3, 80041ce <_close_r+0x1a>
 80041cc:	6023      	str	r3, [r4, #0]
 80041ce:	bd38      	pop	{r3, r4, r5, pc}
 80041d0:	20000e64 	.word	0x20000e64

080041d4 <_lseek_r>:
 80041d4:	b538      	push	{r3, r4, r5, lr}
 80041d6:	4d07      	ldr	r5, [pc, #28]	@ (80041f4 <_lseek_r+0x20>)
 80041d8:	4604      	mov	r4, r0
 80041da:	4608      	mov	r0, r1
 80041dc:	4611      	mov	r1, r2
 80041de:	2200      	movs	r2, #0
 80041e0:	602a      	str	r2, [r5, #0]
 80041e2:	461a      	mov	r2, r3
 80041e4:	f7fd fcd5 	bl	8001b92 <_lseek>
 80041e8:	1c43      	adds	r3, r0, #1
 80041ea:	d102      	bne.n	80041f2 <_lseek_r+0x1e>
 80041ec:	682b      	ldr	r3, [r5, #0]
 80041ee:	b103      	cbz	r3, 80041f2 <_lseek_r+0x1e>
 80041f0:	6023      	str	r3, [r4, #0]
 80041f2:	bd38      	pop	{r3, r4, r5, pc}
 80041f4:	20000e64 	.word	0x20000e64

080041f8 <_read_r>:
 80041f8:	b538      	push	{r3, r4, r5, lr}
 80041fa:	4d07      	ldr	r5, [pc, #28]	@ (8004218 <_read_r+0x20>)
 80041fc:	4604      	mov	r4, r0
 80041fe:	4608      	mov	r0, r1
 8004200:	4611      	mov	r1, r2
 8004202:	2200      	movs	r2, #0
 8004204:	602a      	str	r2, [r5, #0]
 8004206:	461a      	mov	r2, r3
 8004208:	f7fd fca9 	bl	8001b5e <_read>
 800420c:	1c43      	adds	r3, r0, #1
 800420e:	d102      	bne.n	8004216 <_read_r+0x1e>
 8004210:	682b      	ldr	r3, [r5, #0]
 8004212:	b103      	cbz	r3, 8004216 <_read_r+0x1e>
 8004214:	6023      	str	r3, [r4, #0]
 8004216:	bd38      	pop	{r3, r4, r5, pc}
 8004218:	20000e64 	.word	0x20000e64

0800421c <_write_r>:
 800421c:	b538      	push	{r3, r4, r5, lr}
 800421e:	4d07      	ldr	r5, [pc, #28]	@ (800423c <_write_r+0x20>)
 8004220:	4604      	mov	r4, r0
 8004222:	4608      	mov	r0, r1
 8004224:	4611      	mov	r1, r2
 8004226:	2200      	movs	r2, #0
 8004228:	602a      	str	r2, [r5, #0]
 800422a:	461a      	mov	r2, r3
 800422c:	f7fd fa3e 	bl	80016ac <_write>
 8004230:	1c43      	adds	r3, r0, #1
 8004232:	d102      	bne.n	800423a <_write_r+0x1e>
 8004234:	682b      	ldr	r3, [r5, #0]
 8004236:	b103      	cbz	r3, 800423a <_write_r+0x1e>
 8004238:	6023      	str	r3, [r4, #0]
 800423a:	bd38      	pop	{r3, r4, r5, pc}
 800423c:	20000e64 	.word	0x20000e64

08004240 <__errno>:
 8004240:	4b01      	ldr	r3, [pc, #4]	@ (8004248 <__errno+0x8>)
 8004242:	6818      	ldr	r0, [r3, #0]
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	20000018 	.word	0x20000018

0800424c <__libc_init_array>:
 800424c:	b570      	push	{r4, r5, r6, lr}
 800424e:	4d0d      	ldr	r5, [pc, #52]	@ (8004284 <__libc_init_array+0x38>)
 8004250:	4c0d      	ldr	r4, [pc, #52]	@ (8004288 <__libc_init_array+0x3c>)
 8004252:	1b64      	subs	r4, r4, r5
 8004254:	10a4      	asrs	r4, r4, #2
 8004256:	2600      	movs	r6, #0
 8004258:	42a6      	cmp	r6, r4
 800425a:	d109      	bne.n	8004270 <__libc_init_array+0x24>
 800425c:	4d0b      	ldr	r5, [pc, #44]	@ (800428c <__libc_init_array+0x40>)
 800425e:	4c0c      	ldr	r4, [pc, #48]	@ (8004290 <__libc_init_array+0x44>)
 8004260:	f002 f80c 	bl	800627c <_init>
 8004264:	1b64      	subs	r4, r4, r5
 8004266:	10a4      	asrs	r4, r4, #2
 8004268:	2600      	movs	r6, #0
 800426a:	42a6      	cmp	r6, r4
 800426c:	d105      	bne.n	800427a <__libc_init_array+0x2e>
 800426e:	bd70      	pop	{r4, r5, r6, pc}
 8004270:	f855 3b04 	ldr.w	r3, [r5], #4
 8004274:	4798      	blx	r3
 8004276:	3601      	adds	r6, #1
 8004278:	e7ee      	b.n	8004258 <__libc_init_array+0xc>
 800427a:	f855 3b04 	ldr.w	r3, [r5], #4
 800427e:	4798      	blx	r3
 8004280:	3601      	adds	r6, #1
 8004282:	e7f2      	b.n	800426a <__libc_init_array+0x1e>
 8004284:	0800681c 	.word	0x0800681c
 8004288:	0800681c 	.word	0x0800681c
 800428c:	0800681c 	.word	0x0800681c
 8004290:	08006820 	.word	0x08006820

08004294 <__retarget_lock_init_recursive>:
 8004294:	4770      	bx	lr

08004296 <__retarget_lock_acquire_recursive>:
 8004296:	4770      	bx	lr

08004298 <__retarget_lock_release_recursive>:
 8004298:	4770      	bx	lr

0800429a <quorem>:
 800429a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800429e:	6903      	ldr	r3, [r0, #16]
 80042a0:	690c      	ldr	r4, [r1, #16]
 80042a2:	42a3      	cmp	r3, r4
 80042a4:	4607      	mov	r7, r0
 80042a6:	db7e      	blt.n	80043a6 <quorem+0x10c>
 80042a8:	3c01      	subs	r4, #1
 80042aa:	f101 0814 	add.w	r8, r1, #20
 80042ae:	00a3      	lsls	r3, r4, #2
 80042b0:	f100 0514 	add.w	r5, r0, #20
 80042b4:	9300      	str	r3, [sp, #0]
 80042b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80042ba:	9301      	str	r3, [sp, #4]
 80042bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80042c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80042c4:	3301      	adds	r3, #1
 80042c6:	429a      	cmp	r2, r3
 80042c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80042cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80042d0:	d32e      	bcc.n	8004330 <quorem+0x96>
 80042d2:	f04f 0a00 	mov.w	sl, #0
 80042d6:	46c4      	mov	ip, r8
 80042d8:	46ae      	mov	lr, r5
 80042da:	46d3      	mov	fp, sl
 80042dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80042e0:	b298      	uxth	r0, r3
 80042e2:	fb06 a000 	mla	r0, r6, r0, sl
 80042e6:	0c02      	lsrs	r2, r0, #16
 80042e8:	0c1b      	lsrs	r3, r3, #16
 80042ea:	fb06 2303 	mla	r3, r6, r3, r2
 80042ee:	f8de 2000 	ldr.w	r2, [lr]
 80042f2:	b280      	uxth	r0, r0
 80042f4:	b292      	uxth	r2, r2
 80042f6:	1a12      	subs	r2, r2, r0
 80042f8:	445a      	add	r2, fp
 80042fa:	f8de 0000 	ldr.w	r0, [lr]
 80042fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004302:	b29b      	uxth	r3, r3
 8004304:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004308:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800430c:	b292      	uxth	r2, r2
 800430e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004312:	45e1      	cmp	r9, ip
 8004314:	f84e 2b04 	str.w	r2, [lr], #4
 8004318:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800431c:	d2de      	bcs.n	80042dc <quorem+0x42>
 800431e:	9b00      	ldr	r3, [sp, #0]
 8004320:	58eb      	ldr	r3, [r5, r3]
 8004322:	b92b      	cbnz	r3, 8004330 <quorem+0x96>
 8004324:	9b01      	ldr	r3, [sp, #4]
 8004326:	3b04      	subs	r3, #4
 8004328:	429d      	cmp	r5, r3
 800432a:	461a      	mov	r2, r3
 800432c:	d32f      	bcc.n	800438e <quorem+0xf4>
 800432e:	613c      	str	r4, [r7, #16]
 8004330:	4638      	mov	r0, r7
 8004332:	f001 f97f 	bl	8005634 <__mcmp>
 8004336:	2800      	cmp	r0, #0
 8004338:	db25      	blt.n	8004386 <quorem+0xec>
 800433a:	4629      	mov	r1, r5
 800433c:	2000      	movs	r0, #0
 800433e:	f858 2b04 	ldr.w	r2, [r8], #4
 8004342:	f8d1 c000 	ldr.w	ip, [r1]
 8004346:	fa1f fe82 	uxth.w	lr, r2
 800434a:	fa1f f38c 	uxth.w	r3, ip
 800434e:	eba3 030e 	sub.w	r3, r3, lr
 8004352:	4403      	add	r3, r0
 8004354:	0c12      	lsrs	r2, r2, #16
 8004356:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800435a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800435e:	b29b      	uxth	r3, r3
 8004360:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004364:	45c1      	cmp	r9, r8
 8004366:	f841 3b04 	str.w	r3, [r1], #4
 800436a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800436e:	d2e6      	bcs.n	800433e <quorem+0xa4>
 8004370:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004374:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004378:	b922      	cbnz	r2, 8004384 <quorem+0xea>
 800437a:	3b04      	subs	r3, #4
 800437c:	429d      	cmp	r5, r3
 800437e:	461a      	mov	r2, r3
 8004380:	d30b      	bcc.n	800439a <quorem+0x100>
 8004382:	613c      	str	r4, [r7, #16]
 8004384:	3601      	adds	r6, #1
 8004386:	4630      	mov	r0, r6
 8004388:	b003      	add	sp, #12
 800438a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800438e:	6812      	ldr	r2, [r2, #0]
 8004390:	3b04      	subs	r3, #4
 8004392:	2a00      	cmp	r2, #0
 8004394:	d1cb      	bne.n	800432e <quorem+0x94>
 8004396:	3c01      	subs	r4, #1
 8004398:	e7c6      	b.n	8004328 <quorem+0x8e>
 800439a:	6812      	ldr	r2, [r2, #0]
 800439c:	3b04      	subs	r3, #4
 800439e:	2a00      	cmp	r2, #0
 80043a0:	d1ef      	bne.n	8004382 <quorem+0xe8>
 80043a2:	3c01      	subs	r4, #1
 80043a4:	e7ea      	b.n	800437c <quorem+0xe2>
 80043a6:	2000      	movs	r0, #0
 80043a8:	e7ee      	b.n	8004388 <quorem+0xee>
 80043aa:	0000      	movs	r0, r0
 80043ac:	0000      	movs	r0, r0
	...

080043b0 <_dtoa_r>:
 80043b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043b4:	69c7      	ldr	r7, [r0, #28]
 80043b6:	b097      	sub	sp, #92	@ 0x5c
 80043b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80043bc:	ec55 4b10 	vmov	r4, r5, d0
 80043c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80043c2:	9107      	str	r1, [sp, #28]
 80043c4:	4681      	mov	r9, r0
 80043c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80043c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80043ca:	b97f      	cbnz	r7, 80043ec <_dtoa_r+0x3c>
 80043cc:	2010      	movs	r0, #16
 80043ce:	f000 fe09 	bl	8004fe4 <malloc>
 80043d2:	4602      	mov	r2, r0
 80043d4:	f8c9 001c 	str.w	r0, [r9, #28]
 80043d8:	b920      	cbnz	r0, 80043e4 <_dtoa_r+0x34>
 80043da:	4ba9      	ldr	r3, [pc, #676]	@ (8004680 <_dtoa_r+0x2d0>)
 80043dc:	21ef      	movs	r1, #239	@ 0xef
 80043de:	48a9      	ldr	r0, [pc, #676]	@ (8004684 <_dtoa_r+0x2d4>)
 80043e0:	f001 fe66 	bl	80060b0 <__assert_func>
 80043e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80043e8:	6007      	str	r7, [r0, #0]
 80043ea:	60c7      	str	r7, [r0, #12]
 80043ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80043f0:	6819      	ldr	r1, [r3, #0]
 80043f2:	b159      	cbz	r1, 800440c <_dtoa_r+0x5c>
 80043f4:	685a      	ldr	r2, [r3, #4]
 80043f6:	604a      	str	r2, [r1, #4]
 80043f8:	2301      	movs	r3, #1
 80043fa:	4093      	lsls	r3, r2
 80043fc:	608b      	str	r3, [r1, #8]
 80043fe:	4648      	mov	r0, r9
 8004400:	f000 fee6 	bl	80051d0 <_Bfree>
 8004404:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004408:	2200      	movs	r2, #0
 800440a:	601a      	str	r2, [r3, #0]
 800440c:	1e2b      	subs	r3, r5, #0
 800440e:	bfb9      	ittee	lt
 8004410:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004414:	9305      	strlt	r3, [sp, #20]
 8004416:	2300      	movge	r3, #0
 8004418:	6033      	strge	r3, [r6, #0]
 800441a:	9f05      	ldr	r7, [sp, #20]
 800441c:	4b9a      	ldr	r3, [pc, #616]	@ (8004688 <_dtoa_r+0x2d8>)
 800441e:	bfbc      	itt	lt
 8004420:	2201      	movlt	r2, #1
 8004422:	6032      	strlt	r2, [r6, #0]
 8004424:	43bb      	bics	r3, r7
 8004426:	d112      	bne.n	800444e <_dtoa_r+0x9e>
 8004428:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800442a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800442e:	6013      	str	r3, [r2, #0]
 8004430:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004434:	4323      	orrs	r3, r4
 8004436:	f000 855a 	beq.w	8004eee <_dtoa_r+0xb3e>
 800443a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800443c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800469c <_dtoa_r+0x2ec>
 8004440:	2b00      	cmp	r3, #0
 8004442:	f000 855c 	beq.w	8004efe <_dtoa_r+0xb4e>
 8004446:	f10a 0303 	add.w	r3, sl, #3
 800444a:	f000 bd56 	b.w	8004efa <_dtoa_r+0xb4a>
 800444e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004452:	2200      	movs	r2, #0
 8004454:	ec51 0b17 	vmov	r0, r1, d7
 8004458:	2300      	movs	r3, #0
 800445a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800445e:	f7fc fb53 	bl	8000b08 <__aeabi_dcmpeq>
 8004462:	4680      	mov	r8, r0
 8004464:	b158      	cbz	r0, 800447e <_dtoa_r+0xce>
 8004466:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004468:	2301      	movs	r3, #1
 800446a:	6013      	str	r3, [r2, #0]
 800446c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800446e:	b113      	cbz	r3, 8004476 <_dtoa_r+0xc6>
 8004470:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004472:	4b86      	ldr	r3, [pc, #536]	@ (800468c <_dtoa_r+0x2dc>)
 8004474:	6013      	str	r3, [r2, #0]
 8004476:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80046a0 <_dtoa_r+0x2f0>
 800447a:	f000 bd40 	b.w	8004efe <_dtoa_r+0xb4e>
 800447e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004482:	aa14      	add	r2, sp, #80	@ 0x50
 8004484:	a915      	add	r1, sp, #84	@ 0x54
 8004486:	4648      	mov	r0, r9
 8004488:	f001 f984 	bl	8005794 <__d2b>
 800448c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004490:	9002      	str	r0, [sp, #8]
 8004492:	2e00      	cmp	r6, #0
 8004494:	d078      	beq.n	8004588 <_dtoa_r+0x1d8>
 8004496:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004498:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800449c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80044a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80044a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80044ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80044b0:	4619      	mov	r1, r3
 80044b2:	2200      	movs	r2, #0
 80044b4:	4b76      	ldr	r3, [pc, #472]	@ (8004690 <_dtoa_r+0x2e0>)
 80044b6:	f7fb ff07 	bl	80002c8 <__aeabi_dsub>
 80044ba:	a36b      	add	r3, pc, #428	@ (adr r3, 8004668 <_dtoa_r+0x2b8>)
 80044bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c0:	f7fc f8ba 	bl	8000638 <__aeabi_dmul>
 80044c4:	a36a      	add	r3, pc, #424	@ (adr r3, 8004670 <_dtoa_r+0x2c0>)
 80044c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ca:	f7fb feff 	bl	80002cc <__adddf3>
 80044ce:	4604      	mov	r4, r0
 80044d0:	4630      	mov	r0, r6
 80044d2:	460d      	mov	r5, r1
 80044d4:	f7fc f846 	bl	8000564 <__aeabi_i2d>
 80044d8:	a367      	add	r3, pc, #412	@ (adr r3, 8004678 <_dtoa_r+0x2c8>)
 80044da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044de:	f7fc f8ab 	bl	8000638 <__aeabi_dmul>
 80044e2:	4602      	mov	r2, r0
 80044e4:	460b      	mov	r3, r1
 80044e6:	4620      	mov	r0, r4
 80044e8:	4629      	mov	r1, r5
 80044ea:	f7fb feef 	bl	80002cc <__adddf3>
 80044ee:	4604      	mov	r4, r0
 80044f0:	460d      	mov	r5, r1
 80044f2:	f7fc fb51 	bl	8000b98 <__aeabi_d2iz>
 80044f6:	2200      	movs	r2, #0
 80044f8:	4607      	mov	r7, r0
 80044fa:	2300      	movs	r3, #0
 80044fc:	4620      	mov	r0, r4
 80044fe:	4629      	mov	r1, r5
 8004500:	f7fc fb0c 	bl	8000b1c <__aeabi_dcmplt>
 8004504:	b140      	cbz	r0, 8004518 <_dtoa_r+0x168>
 8004506:	4638      	mov	r0, r7
 8004508:	f7fc f82c 	bl	8000564 <__aeabi_i2d>
 800450c:	4622      	mov	r2, r4
 800450e:	462b      	mov	r3, r5
 8004510:	f7fc fafa 	bl	8000b08 <__aeabi_dcmpeq>
 8004514:	b900      	cbnz	r0, 8004518 <_dtoa_r+0x168>
 8004516:	3f01      	subs	r7, #1
 8004518:	2f16      	cmp	r7, #22
 800451a:	d852      	bhi.n	80045c2 <_dtoa_r+0x212>
 800451c:	4b5d      	ldr	r3, [pc, #372]	@ (8004694 <_dtoa_r+0x2e4>)
 800451e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004526:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800452a:	f7fc faf7 	bl	8000b1c <__aeabi_dcmplt>
 800452e:	2800      	cmp	r0, #0
 8004530:	d049      	beq.n	80045c6 <_dtoa_r+0x216>
 8004532:	3f01      	subs	r7, #1
 8004534:	2300      	movs	r3, #0
 8004536:	9310      	str	r3, [sp, #64]	@ 0x40
 8004538:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800453a:	1b9b      	subs	r3, r3, r6
 800453c:	1e5a      	subs	r2, r3, #1
 800453e:	bf45      	ittet	mi
 8004540:	f1c3 0301 	rsbmi	r3, r3, #1
 8004544:	9300      	strmi	r3, [sp, #0]
 8004546:	2300      	movpl	r3, #0
 8004548:	2300      	movmi	r3, #0
 800454a:	9206      	str	r2, [sp, #24]
 800454c:	bf54      	ite	pl
 800454e:	9300      	strpl	r3, [sp, #0]
 8004550:	9306      	strmi	r3, [sp, #24]
 8004552:	2f00      	cmp	r7, #0
 8004554:	db39      	blt.n	80045ca <_dtoa_r+0x21a>
 8004556:	9b06      	ldr	r3, [sp, #24]
 8004558:	970d      	str	r7, [sp, #52]	@ 0x34
 800455a:	443b      	add	r3, r7
 800455c:	9306      	str	r3, [sp, #24]
 800455e:	2300      	movs	r3, #0
 8004560:	9308      	str	r3, [sp, #32]
 8004562:	9b07      	ldr	r3, [sp, #28]
 8004564:	2b09      	cmp	r3, #9
 8004566:	d863      	bhi.n	8004630 <_dtoa_r+0x280>
 8004568:	2b05      	cmp	r3, #5
 800456a:	bfc4      	itt	gt
 800456c:	3b04      	subgt	r3, #4
 800456e:	9307      	strgt	r3, [sp, #28]
 8004570:	9b07      	ldr	r3, [sp, #28]
 8004572:	f1a3 0302 	sub.w	r3, r3, #2
 8004576:	bfcc      	ite	gt
 8004578:	2400      	movgt	r4, #0
 800457a:	2401      	movle	r4, #1
 800457c:	2b03      	cmp	r3, #3
 800457e:	d863      	bhi.n	8004648 <_dtoa_r+0x298>
 8004580:	e8df f003 	tbb	[pc, r3]
 8004584:	2b375452 	.word	0x2b375452
 8004588:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800458c:	441e      	add	r6, r3
 800458e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004592:	2b20      	cmp	r3, #32
 8004594:	bfc1      	itttt	gt
 8004596:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800459a:	409f      	lslgt	r7, r3
 800459c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80045a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80045a4:	bfd6      	itet	le
 80045a6:	f1c3 0320 	rsble	r3, r3, #32
 80045aa:	ea47 0003 	orrgt.w	r0, r7, r3
 80045ae:	fa04 f003 	lslle.w	r0, r4, r3
 80045b2:	f7fb ffc7 	bl	8000544 <__aeabi_ui2d>
 80045b6:	2201      	movs	r2, #1
 80045b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80045bc:	3e01      	subs	r6, #1
 80045be:	9212      	str	r2, [sp, #72]	@ 0x48
 80045c0:	e776      	b.n	80044b0 <_dtoa_r+0x100>
 80045c2:	2301      	movs	r3, #1
 80045c4:	e7b7      	b.n	8004536 <_dtoa_r+0x186>
 80045c6:	9010      	str	r0, [sp, #64]	@ 0x40
 80045c8:	e7b6      	b.n	8004538 <_dtoa_r+0x188>
 80045ca:	9b00      	ldr	r3, [sp, #0]
 80045cc:	1bdb      	subs	r3, r3, r7
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	427b      	negs	r3, r7
 80045d2:	9308      	str	r3, [sp, #32]
 80045d4:	2300      	movs	r3, #0
 80045d6:	930d      	str	r3, [sp, #52]	@ 0x34
 80045d8:	e7c3      	b.n	8004562 <_dtoa_r+0x1b2>
 80045da:	2301      	movs	r3, #1
 80045dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80045de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80045e0:	eb07 0b03 	add.w	fp, r7, r3
 80045e4:	f10b 0301 	add.w	r3, fp, #1
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	9303      	str	r3, [sp, #12]
 80045ec:	bfb8      	it	lt
 80045ee:	2301      	movlt	r3, #1
 80045f0:	e006      	b.n	8004600 <_dtoa_r+0x250>
 80045f2:	2301      	movs	r3, #1
 80045f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80045f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	dd28      	ble.n	800464e <_dtoa_r+0x29e>
 80045fc:	469b      	mov	fp, r3
 80045fe:	9303      	str	r3, [sp, #12]
 8004600:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004604:	2100      	movs	r1, #0
 8004606:	2204      	movs	r2, #4
 8004608:	f102 0514 	add.w	r5, r2, #20
 800460c:	429d      	cmp	r5, r3
 800460e:	d926      	bls.n	800465e <_dtoa_r+0x2ae>
 8004610:	6041      	str	r1, [r0, #4]
 8004612:	4648      	mov	r0, r9
 8004614:	f000 fd9c 	bl	8005150 <_Balloc>
 8004618:	4682      	mov	sl, r0
 800461a:	2800      	cmp	r0, #0
 800461c:	d142      	bne.n	80046a4 <_dtoa_r+0x2f4>
 800461e:	4b1e      	ldr	r3, [pc, #120]	@ (8004698 <_dtoa_r+0x2e8>)
 8004620:	4602      	mov	r2, r0
 8004622:	f240 11af 	movw	r1, #431	@ 0x1af
 8004626:	e6da      	b.n	80043de <_dtoa_r+0x2e>
 8004628:	2300      	movs	r3, #0
 800462a:	e7e3      	b.n	80045f4 <_dtoa_r+0x244>
 800462c:	2300      	movs	r3, #0
 800462e:	e7d5      	b.n	80045dc <_dtoa_r+0x22c>
 8004630:	2401      	movs	r4, #1
 8004632:	2300      	movs	r3, #0
 8004634:	9307      	str	r3, [sp, #28]
 8004636:	9409      	str	r4, [sp, #36]	@ 0x24
 8004638:	f04f 3bff 	mov.w	fp, #4294967295
 800463c:	2200      	movs	r2, #0
 800463e:	f8cd b00c 	str.w	fp, [sp, #12]
 8004642:	2312      	movs	r3, #18
 8004644:	920c      	str	r2, [sp, #48]	@ 0x30
 8004646:	e7db      	b.n	8004600 <_dtoa_r+0x250>
 8004648:	2301      	movs	r3, #1
 800464a:	9309      	str	r3, [sp, #36]	@ 0x24
 800464c:	e7f4      	b.n	8004638 <_dtoa_r+0x288>
 800464e:	f04f 0b01 	mov.w	fp, #1
 8004652:	f8cd b00c 	str.w	fp, [sp, #12]
 8004656:	465b      	mov	r3, fp
 8004658:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800465c:	e7d0      	b.n	8004600 <_dtoa_r+0x250>
 800465e:	3101      	adds	r1, #1
 8004660:	0052      	lsls	r2, r2, #1
 8004662:	e7d1      	b.n	8004608 <_dtoa_r+0x258>
 8004664:	f3af 8000 	nop.w
 8004668:	636f4361 	.word	0x636f4361
 800466c:	3fd287a7 	.word	0x3fd287a7
 8004670:	8b60c8b3 	.word	0x8b60c8b3
 8004674:	3fc68a28 	.word	0x3fc68a28
 8004678:	509f79fb 	.word	0x509f79fb
 800467c:	3fd34413 	.word	0x3fd34413
 8004680:	080064dd 	.word	0x080064dd
 8004684:	080064f4 	.word	0x080064f4
 8004688:	7ff00000 	.word	0x7ff00000
 800468c:	080064ad 	.word	0x080064ad
 8004690:	3ff80000 	.word	0x3ff80000
 8004694:	08006648 	.word	0x08006648
 8004698:	0800654c 	.word	0x0800654c
 800469c:	080064d9 	.word	0x080064d9
 80046a0:	080064ac 	.word	0x080064ac
 80046a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80046a8:	6018      	str	r0, [r3, #0]
 80046aa:	9b03      	ldr	r3, [sp, #12]
 80046ac:	2b0e      	cmp	r3, #14
 80046ae:	f200 80a1 	bhi.w	80047f4 <_dtoa_r+0x444>
 80046b2:	2c00      	cmp	r4, #0
 80046b4:	f000 809e 	beq.w	80047f4 <_dtoa_r+0x444>
 80046b8:	2f00      	cmp	r7, #0
 80046ba:	dd33      	ble.n	8004724 <_dtoa_r+0x374>
 80046bc:	4b9c      	ldr	r3, [pc, #624]	@ (8004930 <_dtoa_r+0x580>)
 80046be:	f007 020f 	and.w	r2, r7, #15
 80046c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80046c6:	ed93 7b00 	vldr	d7, [r3]
 80046ca:	05f8      	lsls	r0, r7, #23
 80046cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80046d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80046d4:	d516      	bpl.n	8004704 <_dtoa_r+0x354>
 80046d6:	4b97      	ldr	r3, [pc, #604]	@ (8004934 <_dtoa_r+0x584>)
 80046d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80046dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80046e0:	f7fc f8d4 	bl	800088c <__aeabi_ddiv>
 80046e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80046e8:	f004 040f 	and.w	r4, r4, #15
 80046ec:	2603      	movs	r6, #3
 80046ee:	4d91      	ldr	r5, [pc, #580]	@ (8004934 <_dtoa_r+0x584>)
 80046f0:	b954      	cbnz	r4, 8004708 <_dtoa_r+0x358>
 80046f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80046f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80046fa:	f7fc f8c7 	bl	800088c <__aeabi_ddiv>
 80046fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004702:	e028      	b.n	8004756 <_dtoa_r+0x3a6>
 8004704:	2602      	movs	r6, #2
 8004706:	e7f2      	b.n	80046ee <_dtoa_r+0x33e>
 8004708:	07e1      	lsls	r1, r4, #31
 800470a:	d508      	bpl.n	800471e <_dtoa_r+0x36e>
 800470c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004710:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004714:	f7fb ff90 	bl	8000638 <__aeabi_dmul>
 8004718:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800471c:	3601      	adds	r6, #1
 800471e:	1064      	asrs	r4, r4, #1
 8004720:	3508      	adds	r5, #8
 8004722:	e7e5      	b.n	80046f0 <_dtoa_r+0x340>
 8004724:	f000 80af 	beq.w	8004886 <_dtoa_r+0x4d6>
 8004728:	427c      	negs	r4, r7
 800472a:	4b81      	ldr	r3, [pc, #516]	@ (8004930 <_dtoa_r+0x580>)
 800472c:	4d81      	ldr	r5, [pc, #516]	@ (8004934 <_dtoa_r+0x584>)
 800472e:	f004 020f 	and.w	r2, r4, #15
 8004732:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800473e:	f7fb ff7b 	bl	8000638 <__aeabi_dmul>
 8004742:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004746:	1124      	asrs	r4, r4, #4
 8004748:	2300      	movs	r3, #0
 800474a:	2602      	movs	r6, #2
 800474c:	2c00      	cmp	r4, #0
 800474e:	f040 808f 	bne.w	8004870 <_dtoa_r+0x4c0>
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1d3      	bne.n	80046fe <_dtoa_r+0x34e>
 8004756:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004758:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800475c:	2b00      	cmp	r3, #0
 800475e:	f000 8094 	beq.w	800488a <_dtoa_r+0x4da>
 8004762:	4b75      	ldr	r3, [pc, #468]	@ (8004938 <_dtoa_r+0x588>)
 8004764:	2200      	movs	r2, #0
 8004766:	4620      	mov	r0, r4
 8004768:	4629      	mov	r1, r5
 800476a:	f7fc f9d7 	bl	8000b1c <__aeabi_dcmplt>
 800476e:	2800      	cmp	r0, #0
 8004770:	f000 808b 	beq.w	800488a <_dtoa_r+0x4da>
 8004774:	9b03      	ldr	r3, [sp, #12]
 8004776:	2b00      	cmp	r3, #0
 8004778:	f000 8087 	beq.w	800488a <_dtoa_r+0x4da>
 800477c:	f1bb 0f00 	cmp.w	fp, #0
 8004780:	dd34      	ble.n	80047ec <_dtoa_r+0x43c>
 8004782:	4620      	mov	r0, r4
 8004784:	4b6d      	ldr	r3, [pc, #436]	@ (800493c <_dtoa_r+0x58c>)
 8004786:	2200      	movs	r2, #0
 8004788:	4629      	mov	r1, r5
 800478a:	f7fb ff55 	bl	8000638 <__aeabi_dmul>
 800478e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004792:	f107 38ff 	add.w	r8, r7, #4294967295
 8004796:	3601      	adds	r6, #1
 8004798:	465c      	mov	r4, fp
 800479a:	4630      	mov	r0, r6
 800479c:	f7fb fee2 	bl	8000564 <__aeabi_i2d>
 80047a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047a4:	f7fb ff48 	bl	8000638 <__aeabi_dmul>
 80047a8:	4b65      	ldr	r3, [pc, #404]	@ (8004940 <_dtoa_r+0x590>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	f7fb fd8e 	bl	80002cc <__adddf3>
 80047b0:	4605      	mov	r5, r0
 80047b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80047b6:	2c00      	cmp	r4, #0
 80047b8:	d16a      	bne.n	8004890 <_dtoa_r+0x4e0>
 80047ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80047be:	4b61      	ldr	r3, [pc, #388]	@ (8004944 <_dtoa_r+0x594>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	f7fb fd81 	bl	80002c8 <__aeabi_dsub>
 80047c6:	4602      	mov	r2, r0
 80047c8:	460b      	mov	r3, r1
 80047ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80047ce:	462a      	mov	r2, r5
 80047d0:	4633      	mov	r3, r6
 80047d2:	f7fc f9c1 	bl	8000b58 <__aeabi_dcmpgt>
 80047d6:	2800      	cmp	r0, #0
 80047d8:	f040 8298 	bne.w	8004d0c <_dtoa_r+0x95c>
 80047dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80047e0:	462a      	mov	r2, r5
 80047e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80047e6:	f7fc f999 	bl	8000b1c <__aeabi_dcmplt>
 80047ea:	bb38      	cbnz	r0, 800483c <_dtoa_r+0x48c>
 80047ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80047f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80047f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	f2c0 8157 	blt.w	8004aaa <_dtoa_r+0x6fa>
 80047fc:	2f0e      	cmp	r7, #14
 80047fe:	f300 8154 	bgt.w	8004aaa <_dtoa_r+0x6fa>
 8004802:	4b4b      	ldr	r3, [pc, #300]	@ (8004930 <_dtoa_r+0x580>)
 8004804:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004808:	ed93 7b00 	vldr	d7, [r3]
 800480c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800480e:	2b00      	cmp	r3, #0
 8004810:	ed8d 7b00 	vstr	d7, [sp]
 8004814:	f280 80e5 	bge.w	80049e2 <_dtoa_r+0x632>
 8004818:	9b03      	ldr	r3, [sp, #12]
 800481a:	2b00      	cmp	r3, #0
 800481c:	f300 80e1 	bgt.w	80049e2 <_dtoa_r+0x632>
 8004820:	d10c      	bne.n	800483c <_dtoa_r+0x48c>
 8004822:	4b48      	ldr	r3, [pc, #288]	@ (8004944 <_dtoa_r+0x594>)
 8004824:	2200      	movs	r2, #0
 8004826:	ec51 0b17 	vmov	r0, r1, d7
 800482a:	f7fb ff05 	bl	8000638 <__aeabi_dmul>
 800482e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004832:	f7fc f987 	bl	8000b44 <__aeabi_dcmpge>
 8004836:	2800      	cmp	r0, #0
 8004838:	f000 8266 	beq.w	8004d08 <_dtoa_r+0x958>
 800483c:	2400      	movs	r4, #0
 800483e:	4625      	mov	r5, r4
 8004840:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004842:	4656      	mov	r6, sl
 8004844:	ea6f 0803 	mvn.w	r8, r3
 8004848:	2700      	movs	r7, #0
 800484a:	4621      	mov	r1, r4
 800484c:	4648      	mov	r0, r9
 800484e:	f000 fcbf 	bl	80051d0 <_Bfree>
 8004852:	2d00      	cmp	r5, #0
 8004854:	f000 80bd 	beq.w	80049d2 <_dtoa_r+0x622>
 8004858:	b12f      	cbz	r7, 8004866 <_dtoa_r+0x4b6>
 800485a:	42af      	cmp	r7, r5
 800485c:	d003      	beq.n	8004866 <_dtoa_r+0x4b6>
 800485e:	4639      	mov	r1, r7
 8004860:	4648      	mov	r0, r9
 8004862:	f000 fcb5 	bl	80051d0 <_Bfree>
 8004866:	4629      	mov	r1, r5
 8004868:	4648      	mov	r0, r9
 800486a:	f000 fcb1 	bl	80051d0 <_Bfree>
 800486e:	e0b0      	b.n	80049d2 <_dtoa_r+0x622>
 8004870:	07e2      	lsls	r2, r4, #31
 8004872:	d505      	bpl.n	8004880 <_dtoa_r+0x4d0>
 8004874:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004878:	f7fb fede 	bl	8000638 <__aeabi_dmul>
 800487c:	3601      	adds	r6, #1
 800487e:	2301      	movs	r3, #1
 8004880:	1064      	asrs	r4, r4, #1
 8004882:	3508      	adds	r5, #8
 8004884:	e762      	b.n	800474c <_dtoa_r+0x39c>
 8004886:	2602      	movs	r6, #2
 8004888:	e765      	b.n	8004756 <_dtoa_r+0x3a6>
 800488a:	9c03      	ldr	r4, [sp, #12]
 800488c:	46b8      	mov	r8, r7
 800488e:	e784      	b.n	800479a <_dtoa_r+0x3ea>
 8004890:	4b27      	ldr	r3, [pc, #156]	@ (8004930 <_dtoa_r+0x580>)
 8004892:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004894:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004898:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800489c:	4454      	add	r4, sl
 800489e:	2900      	cmp	r1, #0
 80048a0:	d054      	beq.n	800494c <_dtoa_r+0x59c>
 80048a2:	4929      	ldr	r1, [pc, #164]	@ (8004948 <_dtoa_r+0x598>)
 80048a4:	2000      	movs	r0, #0
 80048a6:	f7fb fff1 	bl	800088c <__aeabi_ddiv>
 80048aa:	4633      	mov	r3, r6
 80048ac:	462a      	mov	r2, r5
 80048ae:	f7fb fd0b 	bl	80002c8 <__aeabi_dsub>
 80048b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80048b6:	4656      	mov	r6, sl
 80048b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048bc:	f7fc f96c 	bl	8000b98 <__aeabi_d2iz>
 80048c0:	4605      	mov	r5, r0
 80048c2:	f7fb fe4f 	bl	8000564 <__aeabi_i2d>
 80048c6:	4602      	mov	r2, r0
 80048c8:	460b      	mov	r3, r1
 80048ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048ce:	f7fb fcfb 	bl	80002c8 <__aeabi_dsub>
 80048d2:	3530      	adds	r5, #48	@ 0x30
 80048d4:	4602      	mov	r2, r0
 80048d6:	460b      	mov	r3, r1
 80048d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80048dc:	f806 5b01 	strb.w	r5, [r6], #1
 80048e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80048e4:	f7fc f91a 	bl	8000b1c <__aeabi_dcmplt>
 80048e8:	2800      	cmp	r0, #0
 80048ea:	d172      	bne.n	80049d2 <_dtoa_r+0x622>
 80048ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048f0:	4911      	ldr	r1, [pc, #68]	@ (8004938 <_dtoa_r+0x588>)
 80048f2:	2000      	movs	r0, #0
 80048f4:	f7fb fce8 	bl	80002c8 <__aeabi_dsub>
 80048f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80048fc:	f7fc f90e 	bl	8000b1c <__aeabi_dcmplt>
 8004900:	2800      	cmp	r0, #0
 8004902:	f040 80b4 	bne.w	8004a6e <_dtoa_r+0x6be>
 8004906:	42a6      	cmp	r6, r4
 8004908:	f43f af70 	beq.w	80047ec <_dtoa_r+0x43c>
 800490c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004910:	4b0a      	ldr	r3, [pc, #40]	@ (800493c <_dtoa_r+0x58c>)
 8004912:	2200      	movs	r2, #0
 8004914:	f7fb fe90 	bl	8000638 <__aeabi_dmul>
 8004918:	4b08      	ldr	r3, [pc, #32]	@ (800493c <_dtoa_r+0x58c>)
 800491a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800491e:	2200      	movs	r2, #0
 8004920:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004924:	f7fb fe88 	bl	8000638 <__aeabi_dmul>
 8004928:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800492c:	e7c4      	b.n	80048b8 <_dtoa_r+0x508>
 800492e:	bf00      	nop
 8004930:	08006648 	.word	0x08006648
 8004934:	08006620 	.word	0x08006620
 8004938:	3ff00000 	.word	0x3ff00000
 800493c:	40240000 	.word	0x40240000
 8004940:	401c0000 	.word	0x401c0000
 8004944:	40140000 	.word	0x40140000
 8004948:	3fe00000 	.word	0x3fe00000
 800494c:	4631      	mov	r1, r6
 800494e:	4628      	mov	r0, r5
 8004950:	f7fb fe72 	bl	8000638 <__aeabi_dmul>
 8004954:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004958:	9413      	str	r4, [sp, #76]	@ 0x4c
 800495a:	4656      	mov	r6, sl
 800495c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004960:	f7fc f91a 	bl	8000b98 <__aeabi_d2iz>
 8004964:	4605      	mov	r5, r0
 8004966:	f7fb fdfd 	bl	8000564 <__aeabi_i2d>
 800496a:	4602      	mov	r2, r0
 800496c:	460b      	mov	r3, r1
 800496e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004972:	f7fb fca9 	bl	80002c8 <__aeabi_dsub>
 8004976:	3530      	adds	r5, #48	@ 0x30
 8004978:	f806 5b01 	strb.w	r5, [r6], #1
 800497c:	4602      	mov	r2, r0
 800497e:	460b      	mov	r3, r1
 8004980:	42a6      	cmp	r6, r4
 8004982:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004986:	f04f 0200 	mov.w	r2, #0
 800498a:	d124      	bne.n	80049d6 <_dtoa_r+0x626>
 800498c:	4baf      	ldr	r3, [pc, #700]	@ (8004c4c <_dtoa_r+0x89c>)
 800498e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004992:	f7fb fc9b 	bl	80002cc <__adddf3>
 8004996:	4602      	mov	r2, r0
 8004998:	460b      	mov	r3, r1
 800499a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800499e:	f7fc f8db 	bl	8000b58 <__aeabi_dcmpgt>
 80049a2:	2800      	cmp	r0, #0
 80049a4:	d163      	bne.n	8004a6e <_dtoa_r+0x6be>
 80049a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80049aa:	49a8      	ldr	r1, [pc, #672]	@ (8004c4c <_dtoa_r+0x89c>)
 80049ac:	2000      	movs	r0, #0
 80049ae:	f7fb fc8b 	bl	80002c8 <__aeabi_dsub>
 80049b2:	4602      	mov	r2, r0
 80049b4:	460b      	mov	r3, r1
 80049b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049ba:	f7fc f8af 	bl	8000b1c <__aeabi_dcmplt>
 80049be:	2800      	cmp	r0, #0
 80049c0:	f43f af14 	beq.w	80047ec <_dtoa_r+0x43c>
 80049c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80049c6:	1e73      	subs	r3, r6, #1
 80049c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80049ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80049ce:	2b30      	cmp	r3, #48	@ 0x30
 80049d0:	d0f8      	beq.n	80049c4 <_dtoa_r+0x614>
 80049d2:	4647      	mov	r7, r8
 80049d4:	e03b      	b.n	8004a4e <_dtoa_r+0x69e>
 80049d6:	4b9e      	ldr	r3, [pc, #632]	@ (8004c50 <_dtoa_r+0x8a0>)
 80049d8:	f7fb fe2e 	bl	8000638 <__aeabi_dmul>
 80049dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049e0:	e7bc      	b.n	800495c <_dtoa_r+0x5ac>
 80049e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80049e6:	4656      	mov	r6, sl
 80049e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80049ec:	4620      	mov	r0, r4
 80049ee:	4629      	mov	r1, r5
 80049f0:	f7fb ff4c 	bl	800088c <__aeabi_ddiv>
 80049f4:	f7fc f8d0 	bl	8000b98 <__aeabi_d2iz>
 80049f8:	4680      	mov	r8, r0
 80049fa:	f7fb fdb3 	bl	8000564 <__aeabi_i2d>
 80049fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a02:	f7fb fe19 	bl	8000638 <__aeabi_dmul>
 8004a06:	4602      	mov	r2, r0
 8004a08:	460b      	mov	r3, r1
 8004a0a:	4620      	mov	r0, r4
 8004a0c:	4629      	mov	r1, r5
 8004a0e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004a12:	f7fb fc59 	bl	80002c8 <__aeabi_dsub>
 8004a16:	f806 4b01 	strb.w	r4, [r6], #1
 8004a1a:	9d03      	ldr	r5, [sp, #12]
 8004a1c:	eba6 040a 	sub.w	r4, r6, sl
 8004a20:	42a5      	cmp	r5, r4
 8004a22:	4602      	mov	r2, r0
 8004a24:	460b      	mov	r3, r1
 8004a26:	d133      	bne.n	8004a90 <_dtoa_r+0x6e0>
 8004a28:	f7fb fc50 	bl	80002cc <__adddf3>
 8004a2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a30:	4604      	mov	r4, r0
 8004a32:	460d      	mov	r5, r1
 8004a34:	f7fc f890 	bl	8000b58 <__aeabi_dcmpgt>
 8004a38:	b9c0      	cbnz	r0, 8004a6c <_dtoa_r+0x6bc>
 8004a3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a3e:	4620      	mov	r0, r4
 8004a40:	4629      	mov	r1, r5
 8004a42:	f7fc f861 	bl	8000b08 <__aeabi_dcmpeq>
 8004a46:	b110      	cbz	r0, 8004a4e <_dtoa_r+0x69e>
 8004a48:	f018 0f01 	tst.w	r8, #1
 8004a4c:	d10e      	bne.n	8004a6c <_dtoa_r+0x6bc>
 8004a4e:	9902      	ldr	r1, [sp, #8]
 8004a50:	4648      	mov	r0, r9
 8004a52:	f000 fbbd 	bl	80051d0 <_Bfree>
 8004a56:	2300      	movs	r3, #0
 8004a58:	7033      	strb	r3, [r6, #0]
 8004a5a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004a5c:	3701      	adds	r7, #1
 8004a5e:	601f      	str	r7, [r3, #0]
 8004a60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f000 824b 	beq.w	8004efe <_dtoa_r+0xb4e>
 8004a68:	601e      	str	r6, [r3, #0]
 8004a6a:	e248      	b.n	8004efe <_dtoa_r+0xb4e>
 8004a6c:	46b8      	mov	r8, r7
 8004a6e:	4633      	mov	r3, r6
 8004a70:	461e      	mov	r6, r3
 8004a72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a76:	2a39      	cmp	r2, #57	@ 0x39
 8004a78:	d106      	bne.n	8004a88 <_dtoa_r+0x6d8>
 8004a7a:	459a      	cmp	sl, r3
 8004a7c:	d1f8      	bne.n	8004a70 <_dtoa_r+0x6c0>
 8004a7e:	2230      	movs	r2, #48	@ 0x30
 8004a80:	f108 0801 	add.w	r8, r8, #1
 8004a84:	f88a 2000 	strb.w	r2, [sl]
 8004a88:	781a      	ldrb	r2, [r3, #0]
 8004a8a:	3201      	adds	r2, #1
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	e7a0      	b.n	80049d2 <_dtoa_r+0x622>
 8004a90:	4b6f      	ldr	r3, [pc, #444]	@ (8004c50 <_dtoa_r+0x8a0>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	f7fb fdd0 	bl	8000638 <__aeabi_dmul>
 8004a98:	2200      	movs	r2, #0
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	4604      	mov	r4, r0
 8004a9e:	460d      	mov	r5, r1
 8004aa0:	f7fc f832 	bl	8000b08 <__aeabi_dcmpeq>
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	d09f      	beq.n	80049e8 <_dtoa_r+0x638>
 8004aa8:	e7d1      	b.n	8004a4e <_dtoa_r+0x69e>
 8004aaa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004aac:	2a00      	cmp	r2, #0
 8004aae:	f000 80ea 	beq.w	8004c86 <_dtoa_r+0x8d6>
 8004ab2:	9a07      	ldr	r2, [sp, #28]
 8004ab4:	2a01      	cmp	r2, #1
 8004ab6:	f300 80cd 	bgt.w	8004c54 <_dtoa_r+0x8a4>
 8004aba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004abc:	2a00      	cmp	r2, #0
 8004abe:	f000 80c1 	beq.w	8004c44 <_dtoa_r+0x894>
 8004ac2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004ac6:	9c08      	ldr	r4, [sp, #32]
 8004ac8:	9e00      	ldr	r6, [sp, #0]
 8004aca:	9a00      	ldr	r2, [sp, #0]
 8004acc:	441a      	add	r2, r3
 8004ace:	9200      	str	r2, [sp, #0]
 8004ad0:	9a06      	ldr	r2, [sp, #24]
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	441a      	add	r2, r3
 8004ad6:	4648      	mov	r0, r9
 8004ad8:	9206      	str	r2, [sp, #24]
 8004ada:	f000 fc2d 	bl	8005338 <__i2b>
 8004ade:	4605      	mov	r5, r0
 8004ae0:	b166      	cbz	r6, 8004afc <_dtoa_r+0x74c>
 8004ae2:	9b06      	ldr	r3, [sp, #24]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	dd09      	ble.n	8004afc <_dtoa_r+0x74c>
 8004ae8:	42b3      	cmp	r3, r6
 8004aea:	9a00      	ldr	r2, [sp, #0]
 8004aec:	bfa8      	it	ge
 8004aee:	4633      	movge	r3, r6
 8004af0:	1ad2      	subs	r2, r2, r3
 8004af2:	9200      	str	r2, [sp, #0]
 8004af4:	9a06      	ldr	r2, [sp, #24]
 8004af6:	1af6      	subs	r6, r6, r3
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	9306      	str	r3, [sp, #24]
 8004afc:	9b08      	ldr	r3, [sp, #32]
 8004afe:	b30b      	cbz	r3, 8004b44 <_dtoa_r+0x794>
 8004b00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 80c6 	beq.w	8004c94 <_dtoa_r+0x8e4>
 8004b08:	2c00      	cmp	r4, #0
 8004b0a:	f000 80c0 	beq.w	8004c8e <_dtoa_r+0x8de>
 8004b0e:	4629      	mov	r1, r5
 8004b10:	4622      	mov	r2, r4
 8004b12:	4648      	mov	r0, r9
 8004b14:	f000 fcc8 	bl	80054a8 <__pow5mult>
 8004b18:	9a02      	ldr	r2, [sp, #8]
 8004b1a:	4601      	mov	r1, r0
 8004b1c:	4605      	mov	r5, r0
 8004b1e:	4648      	mov	r0, r9
 8004b20:	f000 fc20 	bl	8005364 <__multiply>
 8004b24:	9902      	ldr	r1, [sp, #8]
 8004b26:	4680      	mov	r8, r0
 8004b28:	4648      	mov	r0, r9
 8004b2a:	f000 fb51 	bl	80051d0 <_Bfree>
 8004b2e:	9b08      	ldr	r3, [sp, #32]
 8004b30:	1b1b      	subs	r3, r3, r4
 8004b32:	9308      	str	r3, [sp, #32]
 8004b34:	f000 80b1 	beq.w	8004c9a <_dtoa_r+0x8ea>
 8004b38:	9a08      	ldr	r2, [sp, #32]
 8004b3a:	4641      	mov	r1, r8
 8004b3c:	4648      	mov	r0, r9
 8004b3e:	f000 fcb3 	bl	80054a8 <__pow5mult>
 8004b42:	9002      	str	r0, [sp, #8]
 8004b44:	2101      	movs	r1, #1
 8004b46:	4648      	mov	r0, r9
 8004b48:	f000 fbf6 	bl	8005338 <__i2b>
 8004b4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b4e:	4604      	mov	r4, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f000 81d8 	beq.w	8004f06 <_dtoa_r+0xb56>
 8004b56:	461a      	mov	r2, r3
 8004b58:	4601      	mov	r1, r0
 8004b5a:	4648      	mov	r0, r9
 8004b5c:	f000 fca4 	bl	80054a8 <__pow5mult>
 8004b60:	9b07      	ldr	r3, [sp, #28]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	4604      	mov	r4, r0
 8004b66:	f300 809f 	bgt.w	8004ca8 <_dtoa_r+0x8f8>
 8004b6a:	9b04      	ldr	r3, [sp, #16]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f040 8097 	bne.w	8004ca0 <_dtoa_r+0x8f0>
 8004b72:	9b05      	ldr	r3, [sp, #20]
 8004b74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f040 8093 	bne.w	8004ca4 <_dtoa_r+0x8f4>
 8004b7e:	9b05      	ldr	r3, [sp, #20]
 8004b80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b84:	0d1b      	lsrs	r3, r3, #20
 8004b86:	051b      	lsls	r3, r3, #20
 8004b88:	b133      	cbz	r3, 8004b98 <_dtoa_r+0x7e8>
 8004b8a:	9b00      	ldr	r3, [sp, #0]
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	9300      	str	r3, [sp, #0]
 8004b90:	9b06      	ldr	r3, [sp, #24]
 8004b92:	3301      	adds	r3, #1
 8004b94:	9306      	str	r3, [sp, #24]
 8004b96:	2301      	movs	r3, #1
 8004b98:	9308      	str	r3, [sp, #32]
 8004b9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f000 81b8 	beq.w	8004f12 <_dtoa_r+0xb62>
 8004ba2:	6923      	ldr	r3, [r4, #16]
 8004ba4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004ba8:	6918      	ldr	r0, [r3, #16]
 8004baa:	f000 fb79 	bl	80052a0 <__hi0bits>
 8004bae:	f1c0 0020 	rsb	r0, r0, #32
 8004bb2:	9b06      	ldr	r3, [sp, #24]
 8004bb4:	4418      	add	r0, r3
 8004bb6:	f010 001f 	ands.w	r0, r0, #31
 8004bba:	f000 8082 	beq.w	8004cc2 <_dtoa_r+0x912>
 8004bbe:	f1c0 0320 	rsb	r3, r0, #32
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	dd73      	ble.n	8004cae <_dtoa_r+0x8fe>
 8004bc6:	9b00      	ldr	r3, [sp, #0]
 8004bc8:	f1c0 001c 	rsb	r0, r0, #28
 8004bcc:	4403      	add	r3, r0
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	9b06      	ldr	r3, [sp, #24]
 8004bd2:	4403      	add	r3, r0
 8004bd4:	4406      	add	r6, r0
 8004bd6:	9306      	str	r3, [sp, #24]
 8004bd8:	9b00      	ldr	r3, [sp, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	dd05      	ble.n	8004bea <_dtoa_r+0x83a>
 8004bde:	9902      	ldr	r1, [sp, #8]
 8004be0:	461a      	mov	r2, r3
 8004be2:	4648      	mov	r0, r9
 8004be4:	f000 fcba 	bl	800555c <__lshift>
 8004be8:	9002      	str	r0, [sp, #8]
 8004bea:	9b06      	ldr	r3, [sp, #24]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	dd05      	ble.n	8004bfc <_dtoa_r+0x84c>
 8004bf0:	4621      	mov	r1, r4
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	4648      	mov	r0, r9
 8004bf6:	f000 fcb1 	bl	800555c <__lshift>
 8004bfa:	4604      	mov	r4, r0
 8004bfc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d061      	beq.n	8004cc6 <_dtoa_r+0x916>
 8004c02:	9802      	ldr	r0, [sp, #8]
 8004c04:	4621      	mov	r1, r4
 8004c06:	f000 fd15 	bl	8005634 <__mcmp>
 8004c0a:	2800      	cmp	r0, #0
 8004c0c:	da5b      	bge.n	8004cc6 <_dtoa_r+0x916>
 8004c0e:	2300      	movs	r3, #0
 8004c10:	9902      	ldr	r1, [sp, #8]
 8004c12:	220a      	movs	r2, #10
 8004c14:	4648      	mov	r0, r9
 8004c16:	f000 fafd 	bl	8005214 <__multadd>
 8004c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c1c:	9002      	str	r0, [sp, #8]
 8004c1e:	f107 38ff 	add.w	r8, r7, #4294967295
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 8177 	beq.w	8004f16 <_dtoa_r+0xb66>
 8004c28:	4629      	mov	r1, r5
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	220a      	movs	r2, #10
 8004c2e:	4648      	mov	r0, r9
 8004c30:	f000 faf0 	bl	8005214 <__multadd>
 8004c34:	f1bb 0f00 	cmp.w	fp, #0
 8004c38:	4605      	mov	r5, r0
 8004c3a:	dc6f      	bgt.n	8004d1c <_dtoa_r+0x96c>
 8004c3c:	9b07      	ldr	r3, [sp, #28]
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	dc49      	bgt.n	8004cd6 <_dtoa_r+0x926>
 8004c42:	e06b      	b.n	8004d1c <_dtoa_r+0x96c>
 8004c44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004c46:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004c4a:	e73c      	b.n	8004ac6 <_dtoa_r+0x716>
 8004c4c:	3fe00000 	.word	0x3fe00000
 8004c50:	40240000 	.word	0x40240000
 8004c54:	9b03      	ldr	r3, [sp, #12]
 8004c56:	1e5c      	subs	r4, r3, #1
 8004c58:	9b08      	ldr	r3, [sp, #32]
 8004c5a:	42a3      	cmp	r3, r4
 8004c5c:	db09      	blt.n	8004c72 <_dtoa_r+0x8c2>
 8004c5e:	1b1c      	subs	r4, r3, r4
 8004c60:	9b03      	ldr	r3, [sp, #12]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	f6bf af30 	bge.w	8004ac8 <_dtoa_r+0x718>
 8004c68:	9b00      	ldr	r3, [sp, #0]
 8004c6a:	9a03      	ldr	r2, [sp, #12]
 8004c6c:	1a9e      	subs	r6, r3, r2
 8004c6e:	2300      	movs	r3, #0
 8004c70:	e72b      	b.n	8004aca <_dtoa_r+0x71a>
 8004c72:	9b08      	ldr	r3, [sp, #32]
 8004c74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004c76:	9408      	str	r4, [sp, #32]
 8004c78:	1ae3      	subs	r3, r4, r3
 8004c7a:	441a      	add	r2, r3
 8004c7c:	9e00      	ldr	r6, [sp, #0]
 8004c7e:	9b03      	ldr	r3, [sp, #12]
 8004c80:	920d      	str	r2, [sp, #52]	@ 0x34
 8004c82:	2400      	movs	r4, #0
 8004c84:	e721      	b.n	8004aca <_dtoa_r+0x71a>
 8004c86:	9c08      	ldr	r4, [sp, #32]
 8004c88:	9e00      	ldr	r6, [sp, #0]
 8004c8a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004c8c:	e728      	b.n	8004ae0 <_dtoa_r+0x730>
 8004c8e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004c92:	e751      	b.n	8004b38 <_dtoa_r+0x788>
 8004c94:	9a08      	ldr	r2, [sp, #32]
 8004c96:	9902      	ldr	r1, [sp, #8]
 8004c98:	e750      	b.n	8004b3c <_dtoa_r+0x78c>
 8004c9a:	f8cd 8008 	str.w	r8, [sp, #8]
 8004c9e:	e751      	b.n	8004b44 <_dtoa_r+0x794>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	e779      	b.n	8004b98 <_dtoa_r+0x7e8>
 8004ca4:	9b04      	ldr	r3, [sp, #16]
 8004ca6:	e777      	b.n	8004b98 <_dtoa_r+0x7e8>
 8004ca8:	2300      	movs	r3, #0
 8004caa:	9308      	str	r3, [sp, #32]
 8004cac:	e779      	b.n	8004ba2 <_dtoa_r+0x7f2>
 8004cae:	d093      	beq.n	8004bd8 <_dtoa_r+0x828>
 8004cb0:	9a00      	ldr	r2, [sp, #0]
 8004cb2:	331c      	adds	r3, #28
 8004cb4:	441a      	add	r2, r3
 8004cb6:	9200      	str	r2, [sp, #0]
 8004cb8:	9a06      	ldr	r2, [sp, #24]
 8004cba:	441a      	add	r2, r3
 8004cbc:	441e      	add	r6, r3
 8004cbe:	9206      	str	r2, [sp, #24]
 8004cc0:	e78a      	b.n	8004bd8 <_dtoa_r+0x828>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	e7f4      	b.n	8004cb0 <_dtoa_r+0x900>
 8004cc6:	9b03      	ldr	r3, [sp, #12]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	46b8      	mov	r8, r7
 8004ccc:	dc20      	bgt.n	8004d10 <_dtoa_r+0x960>
 8004cce:	469b      	mov	fp, r3
 8004cd0:	9b07      	ldr	r3, [sp, #28]
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	dd1e      	ble.n	8004d14 <_dtoa_r+0x964>
 8004cd6:	f1bb 0f00 	cmp.w	fp, #0
 8004cda:	f47f adb1 	bne.w	8004840 <_dtoa_r+0x490>
 8004cde:	4621      	mov	r1, r4
 8004ce0:	465b      	mov	r3, fp
 8004ce2:	2205      	movs	r2, #5
 8004ce4:	4648      	mov	r0, r9
 8004ce6:	f000 fa95 	bl	8005214 <__multadd>
 8004cea:	4601      	mov	r1, r0
 8004cec:	4604      	mov	r4, r0
 8004cee:	9802      	ldr	r0, [sp, #8]
 8004cf0:	f000 fca0 	bl	8005634 <__mcmp>
 8004cf4:	2800      	cmp	r0, #0
 8004cf6:	f77f ada3 	ble.w	8004840 <_dtoa_r+0x490>
 8004cfa:	4656      	mov	r6, sl
 8004cfc:	2331      	movs	r3, #49	@ 0x31
 8004cfe:	f806 3b01 	strb.w	r3, [r6], #1
 8004d02:	f108 0801 	add.w	r8, r8, #1
 8004d06:	e59f      	b.n	8004848 <_dtoa_r+0x498>
 8004d08:	9c03      	ldr	r4, [sp, #12]
 8004d0a:	46b8      	mov	r8, r7
 8004d0c:	4625      	mov	r5, r4
 8004d0e:	e7f4      	b.n	8004cfa <_dtoa_r+0x94a>
 8004d10:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004d14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f000 8101 	beq.w	8004f1e <_dtoa_r+0xb6e>
 8004d1c:	2e00      	cmp	r6, #0
 8004d1e:	dd05      	ble.n	8004d2c <_dtoa_r+0x97c>
 8004d20:	4629      	mov	r1, r5
 8004d22:	4632      	mov	r2, r6
 8004d24:	4648      	mov	r0, r9
 8004d26:	f000 fc19 	bl	800555c <__lshift>
 8004d2a:	4605      	mov	r5, r0
 8004d2c:	9b08      	ldr	r3, [sp, #32]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d05c      	beq.n	8004dec <_dtoa_r+0xa3c>
 8004d32:	6869      	ldr	r1, [r5, #4]
 8004d34:	4648      	mov	r0, r9
 8004d36:	f000 fa0b 	bl	8005150 <_Balloc>
 8004d3a:	4606      	mov	r6, r0
 8004d3c:	b928      	cbnz	r0, 8004d4a <_dtoa_r+0x99a>
 8004d3e:	4b82      	ldr	r3, [pc, #520]	@ (8004f48 <_dtoa_r+0xb98>)
 8004d40:	4602      	mov	r2, r0
 8004d42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004d46:	f7ff bb4a 	b.w	80043de <_dtoa_r+0x2e>
 8004d4a:	692a      	ldr	r2, [r5, #16]
 8004d4c:	3202      	adds	r2, #2
 8004d4e:	0092      	lsls	r2, r2, #2
 8004d50:	f105 010c 	add.w	r1, r5, #12
 8004d54:	300c      	adds	r0, #12
 8004d56:	f001 f99d 	bl	8006094 <memcpy>
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	4631      	mov	r1, r6
 8004d5e:	4648      	mov	r0, r9
 8004d60:	f000 fbfc 	bl	800555c <__lshift>
 8004d64:	f10a 0301 	add.w	r3, sl, #1
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	eb0a 030b 	add.w	r3, sl, fp
 8004d6e:	9308      	str	r3, [sp, #32]
 8004d70:	9b04      	ldr	r3, [sp, #16]
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	462f      	mov	r7, r5
 8004d78:	9306      	str	r3, [sp, #24]
 8004d7a:	4605      	mov	r5, r0
 8004d7c:	9b00      	ldr	r3, [sp, #0]
 8004d7e:	9802      	ldr	r0, [sp, #8]
 8004d80:	4621      	mov	r1, r4
 8004d82:	f103 3bff 	add.w	fp, r3, #4294967295
 8004d86:	f7ff fa88 	bl	800429a <quorem>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	3330      	adds	r3, #48	@ 0x30
 8004d8e:	9003      	str	r0, [sp, #12]
 8004d90:	4639      	mov	r1, r7
 8004d92:	9802      	ldr	r0, [sp, #8]
 8004d94:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d96:	f000 fc4d 	bl	8005634 <__mcmp>
 8004d9a:	462a      	mov	r2, r5
 8004d9c:	9004      	str	r0, [sp, #16]
 8004d9e:	4621      	mov	r1, r4
 8004da0:	4648      	mov	r0, r9
 8004da2:	f000 fc63 	bl	800566c <__mdiff>
 8004da6:	68c2      	ldr	r2, [r0, #12]
 8004da8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004daa:	4606      	mov	r6, r0
 8004dac:	bb02      	cbnz	r2, 8004df0 <_dtoa_r+0xa40>
 8004dae:	4601      	mov	r1, r0
 8004db0:	9802      	ldr	r0, [sp, #8]
 8004db2:	f000 fc3f 	bl	8005634 <__mcmp>
 8004db6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004db8:	4602      	mov	r2, r0
 8004dba:	4631      	mov	r1, r6
 8004dbc:	4648      	mov	r0, r9
 8004dbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8004dc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dc2:	f000 fa05 	bl	80051d0 <_Bfree>
 8004dc6:	9b07      	ldr	r3, [sp, #28]
 8004dc8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004dca:	9e00      	ldr	r6, [sp, #0]
 8004dcc:	ea42 0103 	orr.w	r1, r2, r3
 8004dd0:	9b06      	ldr	r3, [sp, #24]
 8004dd2:	4319      	orrs	r1, r3
 8004dd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dd6:	d10d      	bne.n	8004df4 <_dtoa_r+0xa44>
 8004dd8:	2b39      	cmp	r3, #57	@ 0x39
 8004dda:	d027      	beq.n	8004e2c <_dtoa_r+0xa7c>
 8004ddc:	9a04      	ldr	r2, [sp, #16]
 8004dde:	2a00      	cmp	r2, #0
 8004de0:	dd01      	ble.n	8004de6 <_dtoa_r+0xa36>
 8004de2:	9b03      	ldr	r3, [sp, #12]
 8004de4:	3331      	adds	r3, #49	@ 0x31
 8004de6:	f88b 3000 	strb.w	r3, [fp]
 8004dea:	e52e      	b.n	800484a <_dtoa_r+0x49a>
 8004dec:	4628      	mov	r0, r5
 8004dee:	e7b9      	b.n	8004d64 <_dtoa_r+0x9b4>
 8004df0:	2201      	movs	r2, #1
 8004df2:	e7e2      	b.n	8004dba <_dtoa_r+0xa0a>
 8004df4:	9904      	ldr	r1, [sp, #16]
 8004df6:	2900      	cmp	r1, #0
 8004df8:	db04      	blt.n	8004e04 <_dtoa_r+0xa54>
 8004dfa:	9807      	ldr	r0, [sp, #28]
 8004dfc:	4301      	orrs	r1, r0
 8004dfe:	9806      	ldr	r0, [sp, #24]
 8004e00:	4301      	orrs	r1, r0
 8004e02:	d120      	bne.n	8004e46 <_dtoa_r+0xa96>
 8004e04:	2a00      	cmp	r2, #0
 8004e06:	ddee      	ble.n	8004de6 <_dtoa_r+0xa36>
 8004e08:	9902      	ldr	r1, [sp, #8]
 8004e0a:	9300      	str	r3, [sp, #0]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	4648      	mov	r0, r9
 8004e10:	f000 fba4 	bl	800555c <__lshift>
 8004e14:	4621      	mov	r1, r4
 8004e16:	9002      	str	r0, [sp, #8]
 8004e18:	f000 fc0c 	bl	8005634 <__mcmp>
 8004e1c:	2800      	cmp	r0, #0
 8004e1e:	9b00      	ldr	r3, [sp, #0]
 8004e20:	dc02      	bgt.n	8004e28 <_dtoa_r+0xa78>
 8004e22:	d1e0      	bne.n	8004de6 <_dtoa_r+0xa36>
 8004e24:	07da      	lsls	r2, r3, #31
 8004e26:	d5de      	bpl.n	8004de6 <_dtoa_r+0xa36>
 8004e28:	2b39      	cmp	r3, #57	@ 0x39
 8004e2a:	d1da      	bne.n	8004de2 <_dtoa_r+0xa32>
 8004e2c:	2339      	movs	r3, #57	@ 0x39
 8004e2e:	f88b 3000 	strb.w	r3, [fp]
 8004e32:	4633      	mov	r3, r6
 8004e34:	461e      	mov	r6, r3
 8004e36:	3b01      	subs	r3, #1
 8004e38:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004e3c:	2a39      	cmp	r2, #57	@ 0x39
 8004e3e:	d04e      	beq.n	8004ede <_dtoa_r+0xb2e>
 8004e40:	3201      	adds	r2, #1
 8004e42:	701a      	strb	r2, [r3, #0]
 8004e44:	e501      	b.n	800484a <_dtoa_r+0x49a>
 8004e46:	2a00      	cmp	r2, #0
 8004e48:	dd03      	ble.n	8004e52 <_dtoa_r+0xaa2>
 8004e4a:	2b39      	cmp	r3, #57	@ 0x39
 8004e4c:	d0ee      	beq.n	8004e2c <_dtoa_r+0xa7c>
 8004e4e:	3301      	adds	r3, #1
 8004e50:	e7c9      	b.n	8004de6 <_dtoa_r+0xa36>
 8004e52:	9a00      	ldr	r2, [sp, #0]
 8004e54:	9908      	ldr	r1, [sp, #32]
 8004e56:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004e5a:	428a      	cmp	r2, r1
 8004e5c:	d028      	beq.n	8004eb0 <_dtoa_r+0xb00>
 8004e5e:	9902      	ldr	r1, [sp, #8]
 8004e60:	2300      	movs	r3, #0
 8004e62:	220a      	movs	r2, #10
 8004e64:	4648      	mov	r0, r9
 8004e66:	f000 f9d5 	bl	8005214 <__multadd>
 8004e6a:	42af      	cmp	r7, r5
 8004e6c:	9002      	str	r0, [sp, #8]
 8004e6e:	f04f 0300 	mov.w	r3, #0
 8004e72:	f04f 020a 	mov.w	r2, #10
 8004e76:	4639      	mov	r1, r7
 8004e78:	4648      	mov	r0, r9
 8004e7a:	d107      	bne.n	8004e8c <_dtoa_r+0xadc>
 8004e7c:	f000 f9ca 	bl	8005214 <__multadd>
 8004e80:	4607      	mov	r7, r0
 8004e82:	4605      	mov	r5, r0
 8004e84:	9b00      	ldr	r3, [sp, #0]
 8004e86:	3301      	adds	r3, #1
 8004e88:	9300      	str	r3, [sp, #0]
 8004e8a:	e777      	b.n	8004d7c <_dtoa_r+0x9cc>
 8004e8c:	f000 f9c2 	bl	8005214 <__multadd>
 8004e90:	4629      	mov	r1, r5
 8004e92:	4607      	mov	r7, r0
 8004e94:	2300      	movs	r3, #0
 8004e96:	220a      	movs	r2, #10
 8004e98:	4648      	mov	r0, r9
 8004e9a:	f000 f9bb 	bl	8005214 <__multadd>
 8004e9e:	4605      	mov	r5, r0
 8004ea0:	e7f0      	b.n	8004e84 <_dtoa_r+0xad4>
 8004ea2:	f1bb 0f00 	cmp.w	fp, #0
 8004ea6:	bfcc      	ite	gt
 8004ea8:	465e      	movgt	r6, fp
 8004eaa:	2601      	movle	r6, #1
 8004eac:	4456      	add	r6, sl
 8004eae:	2700      	movs	r7, #0
 8004eb0:	9902      	ldr	r1, [sp, #8]
 8004eb2:	9300      	str	r3, [sp, #0]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	4648      	mov	r0, r9
 8004eb8:	f000 fb50 	bl	800555c <__lshift>
 8004ebc:	4621      	mov	r1, r4
 8004ebe:	9002      	str	r0, [sp, #8]
 8004ec0:	f000 fbb8 	bl	8005634 <__mcmp>
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	dcb4      	bgt.n	8004e32 <_dtoa_r+0xa82>
 8004ec8:	d102      	bne.n	8004ed0 <_dtoa_r+0xb20>
 8004eca:	9b00      	ldr	r3, [sp, #0]
 8004ecc:	07db      	lsls	r3, r3, #31
 8004ece:	d4b0      	bmi.n	8004e32 <_dtoa_r+0xa82>
 8004ed0:	4633      	mov	r3, r6
 8004ed2:	461e      	mov	r6, r3
 8004ed4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004ed8:	2a30      	cmp	r2, #48	@ 0x30
 8004eda:	d0fa      	beq.n	8004ed2 <_dtoa_r+0xb22>
 8004edc:	e4b5      	b.n	800484a <_dtoa_r+0x49a>
 8004ede:	459a      	cmp	sl, r3
 8004ee0:	d1a8      	bne.n	8004e34 <_dtoa_r+0xa84>
 8004ee2:	2331      	movs	r3, #49	@ 0x31
 8004ee4:	f108 0801 	add.w	r8, r8, #1
 8004ee8:	f88a 3000 	strb.w	r3, [sl]
 8004eec:	e4ad      	b.n	800484a <_dtoa_r+0x49a>
 8004eee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004ef0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8004f4c <_dtoa_r+0xb9c>
 8004ef4:	b11b      	cbz	r3, 8004efe <_dtoa_r+0xb4e>
 8004ef6:	f10a 0308 	add.w	r3, sl, #8
 8004efa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004efc:	6013      	str	r3, [r2, #0]
 8004efe:	4650      	mov	r0, sl
 8004f00:	b017      	add	sp, #92	@ 0x5c
 8004f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f06:	9b07      	ldr	r3, [sp, #28]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	f77f ae2e 	ble.w	8004b6a <_dtoa_r+0x7ba>
 8004f0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f10:	9308      	str	r3, [sp, #32]
 8004f12:	2001      	movs	r0, #1
 8004f14:	e64d      	b.n	8004bb2 <_dtoa_r+0x802>
 8004f16:	f1bb 0f00 	cmp.w	fp, #0
 8004f1a:	f77f aed9 	ble.w	8004cd0 <_dtoa_r+0x920>
 8004f1e:	4656      	mov	r6, sl
 8004f20:	9802      	ldr	r0, [sp, #8]
 8004f22:	4621      	mov	r1, r4
 8004f24:	f7ff f9b9 	bl	800429a <quorem>
 8004f28:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004f2c:	f806 3b01 	strb.w	r3, [r6], #1
 8004f30:	eba6 020a 	sub.w	r2, r6, sl
 8004f34:	4593      	cmp	fp, r2
 8004f36:	ddb4      	ble.n	8004ea2 <_dtoa_r+0xaf2>
 8004f38:	9902      	ldr	r1, [sp, #8]
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	220a      	movs	r2, #10
 8004f3e:	4648      	mov	r0, r9
 8004f40:	f000 f968 	bl	8005214 <__multadd>
 8004f44:	9002      	str	r0, [sp, #8]
 8004f46:	e7eb      	b.n	8004f20 <_dtoa_r+0xb70>
 8004f48:	0800654c 	.word	0x0800654c
 8004f4c:	080064d0 	.word	0x080064d0

08004f50 <_free_r>:
 8004f50:	b538      	push	{r3, r4, r5, lr}
 8004f52:	4605      	mov	r5, r0
 8004f54:	2900      	cmp	r1, #0
 8004f56:	d041      	beq.n	8004fdc <_free_r+0x8c>
 8004f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f5c:	1f0c      	subs	r4, r1, #4
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	bfb8      	it	lt
 8004f62:	18e4      	addlt	r4, r4, r3
 8004f64:	f000 f8e8 	bl	8005138 <__malloc_lock>
 8004f68:	4a1d      	ldr	r2, [pc, #116]	@ (8004fe0 <_free_r+0x90>)
 8004f6a:	6813      	ldr	r3, [r2, #0]
 8004f6c:	b933      	cbnz	r3, 8004f7c <_free_r+0x2c>
 8004f6e:	6063      	str	r3, [r4, #4]
 8004f70:	6014      	str	r4, [r2, #0]
 8004f72:	4628      	mov	r0, r5
 8004f74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f78:	f000 b8e4 	b.w	8005144 <__malloc_unlock>
 8004f7c:	42a3      	cmp	r3, r4
 8004f7e:	d908      	bls.n	8004f92 <_free_r+0x42>
 8004f80:	6820      	ldr	r0, [r4, #0]
 8004f82:	1821      	adds	r1, r4, r0
 8004f84:	428b      	cmp	r3, r1
 8004f86:	bf01      	itttt	eq
 8004f88:	6819      	ldreq	r1, [r3, #0]
 8004f8a:	685b      	ldreq	r3, [r3, #4]
 8004f8c:	1809      	addeq	r1, r1, r0
 8004f8e:	6021      	streq	r1, [r4, #0]
 8004f90:	e7ed      	b.n	8004f6e <_free_r+0x1e>
 8004f92:	461a      	mov	r2, r3
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	b10b      	cbz	r3, 8004f9c <_free_r+0x4c>
 8004f98:	42a3      	cmp	r3, r4
 8004f9a:	d9fa      	bls.n	8004f92 <_free_r+0x42>
 8004f9c:	6811      	ldr	r1, [r2, #0]
 8004f9e:	1850      	adds	r0, r2, r1
 8004fa0:	42a0      	cmp	r0, r4
 8004fa2:	d10b      	bne.n	8004fbc <_free_r+0x6c>
 8004fa4:	6820      	ldr	r0, [r4, #0]
 8004fa6:	4401      	add	r1, r0
 8004fa8:	1850      	adds	r0, r2, r1
 8004faa:	4283      	cmp	r3, r0
 8004fac:	6011      	str	r1, [r2, #0]
 8004fae:	d1e0      	bne.n	8004f72 <_free_r+0x22>
 8004fb0:	6818      	ldr	r0, [r3, #0]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	6053      	str	r3, [r2, #4]
 8004fb6:	4408      	add	r0, r1
 8004fb8:	6010      	str	r0, [r2, #0]
 8004fba:	e7da      	b.n	8004f72 <_free_r+0x22>
 8004fbc:	d902      	bls.n	8004fc4 <_free_r+0x74>
 8004fbe:	230c      	movs	r3, #12
 8004fc0:	602b      	str	r3, [r5, #0]
 8004fc2:	e7d6      	b.n	8004f72 <_free_r+0x22>
 8004fc4:	6820      	ldr	r0, [r4, #0]
 8004fc6:	1821      	adds	r1, r4, r0
 8004fc8:	428b      	cmp	r3, r1
 8004fca:	bf04      	itt	eq
 8004fcc:	6819      	ldreq	r1, [r3, #0]
 8004fce:	685b      	ldreq	r3, [r3, #4]
 8004fd0:	6063      	str	r3, [r4, #4]
 8004fd2:	bf04      	itt	eq
 8004fd4:	1809      	addeq	r1, r1, r0
 8004fd6:	6021      	streq	r1, [r4, #0]
 8004fd8:	6054      	str	r4, [r2, #4]
 8004fda:	e7ca      	b.n	8004f72 <_free_r+0x22>
 8004fdc:	bd38      	pop	{r3, r4, r5, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000e70 	.word	0x20000e70

08004fe4 <malloc>:
 8004fe4:	4b02      	ldr	r3, [pc, #8]	@ (8004ff0 <malloc+0xc>)
 8004fe6:	4601      	mov	r1, r0
 8004fe8:	6818      	ldr	r0, [r3, #0]
 8004fea:	f000 b825 	b.w	8005038 <_malloc_r>
 8004fee:	bf00      	nop
 8004ff0:	20000018 	.word	0x20000018

08004ff4 <sbrk_aligned>:
 8004ff4:	b570      	push	{r4, r5, r6, lr}
 8004ff6:	4e0f      	ldr	r6, [pc, #60]	@ (8005034 <sbrk_aligned+0x40>)
 8004ff8:	460c      	mov	r4, r1
 8004ffa:	6831      	ldr	r1, [r6, #0]
 8004ffc:	4605      	mov	r5, r0
 8004ffe:	b911      	cbnz	r1, 8005006 <sbrk_aligned+0x12>
 8005000:	f001 f838 	bl	8006074 <_sbrk_r>
 8005004:	6030      	str	r0, [r6, #0]
 8005006:	4621      	mov	r1, r4
 8005008:	4628      	mov	r0, r5
 800500a:	f001 f833 	bl	8006074 <_sbrk_r>
 800500e:	1c43      	adds	r3, r0, #1
 8005010:	d103      	bne.n	800501a <sbrk_aligned+0x26>
 8005012:	f04f 34ff 	mov.w	r4, #4294967295
 8005016:	4620      	mov	r0, r4
 8005018:	bd70      	pop	{r4, r5, r6, pc}
 800501a:	1cc4      	adds	r4, r0, #3
 800501c:	f024 0403 	bic.w	r4, r4, #3
 8005020:	42a0      	cmp	r0, r4
 8005022:	d0f8      	beq.n	8005016 <sbrk_aligned+0x22>
 8005024:	1a21      	subs	r1, r4, r0
 8005026:	4628      	mov	r0, r5
 8005028:	f001 f824 	bl	8006074 <_sbrk_r>
 800502c:	3001      	adds	r0, #1
 800502e:	d1f2      	bne.n	8005016 <sbrk_aligned+0x22>
 8005030:	e7ef      	b.n	8005012 <sbrk_aligned+0x1e>
 8005032:	bf00      	nop
 8005034:	20000e6c 	.word	0x20000e6c

08005038 <_malloc_r>:
 8005038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800503c:	1ccd      	adds	r5, r1, #3
 800503e:	f025 0503 	bic.w	r5, r5, #3
 8005042:	3508      	adds	r5, #8
 8005044:	2d0c      	cmp	r5, #12
 8005046:	bf38      	it	cc
 8005048:	250c      	movcc	r5, #12
 800504a:	2d00      	cmp	r5, #0
 800504c:	4606      	mov	r6, r0
 800504e:	db01      	blt.n	8005054 <_malloc_r+0x1c>
 8005050:	42a9      	cmp	r1, r5
 8005052:	d904      	bls.n	800505e <_malloc_r+0x26>
 8005054:	230c      	movs	r3, #12
 8005056:	6033      	str	r3, [r6, #0]
 8005058:	2000      	movs	r0, #0
 800505a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800505e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005134 <_malloc_r+0xfc>
 8005062:	f000 f869 	bl	8005138 <__malloc_lock>
 8005066:	f8d8 3000 	ldr.w	r3, [r8]
 800506a:	461c      	mov	r4, r3
 800506c:	bb44      	cbnz	r4, 80050c0 <_malloc_r+0x88>
 800506e:	4629      	mov	r1, r5
 8005070:	4630      	mov	r0, r6
 8005072:	f7ff ffbf 	bl	8004ff4 <sbrk_aligned>
 8005076:	1c43      	adds	r3, r0, #1
 8005078:	4604      	mov	r4, r0
 800507a:	d158      	bne.n	800512e <_malloc_r+0xf6>
 800507c:	f8d8 4000 	ldr.w	r4, [r8]
 8005080:	4627      	mov	r7, r4
 8005082:	2f00      	cmp	r7, #0
 8005084:	d143      	bne.n	800510e <_malloc_r+0xd6>
 8005086:	2c00      	cmp	r4, #0
 8005088:	d04b      	beq.n	8005122 <_malloc_r+0xea>
 800508a:	6823      	ldr	r3, [r4, #0]
 800508c:	4639      	mov	r1, r7
 800508e:	4630      	mov	r0, r6
 8005090:	eb04 0903 	add.w	r9, r4, r3
 8005094:	f000 ffee 	bl	8006074 <_sbrk_r>
 8005098:	4581      	cmp	r9, r0
 800509a:	d142      	bne.n	8005122 <_malloc_r+0xea>
 800509c:	6821      	ldr	r1, [r4, #0]
 800509e:	1a6d      	subs	r5, r5, r1
 80050a0:	4629      	mov	r1, r5
 80050a2:	4630      	mov	r0, r6
 80050a4:	f7ff ffa6 	bl	8004ff4 <sbrk_aligned>
 80050a8:	3001      	adds	r0, #1
 80050aa:	d03a      	beq.n	8005122 <_malloc_r+0xea>
 80050ac:	6823      	ldr	r3, [r4, #0]
 80050ae:	442b      	add	r3, r5
 80050b0:	6023      	str	r3, [r4, #0]
 80050b2:	f8d8 3000 	ldr.w	r3, [r8]
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	bb62      	cbnz	r2, 8005114 <_malloc_r+0xdc>
 80050ba:	f8c8 7000 	str.w	r7, [r8]
 80050be:	e00f      	b.n	80050e0 <_malloc_r+0xa8>
 80050c0:	6822      	ldr	r2, [r4, #0]
 80050c2:	1b52      	subs	r2, r2, r5
 80050c4:	d420      	bmi.n	8005108 <_malloc_r+0xd0>
 80050c6:	2a0b      	cmp	r2, #11
 80050c8:	d917      	bls.n	80050fa <_malloc_r+0xc2>
 80050ca:	1961      	adds	r1, r4, r5
 80050cc:	42a3      	cmp	r3, r4
 80050ce:	6025      	str	r5, [r4, #0]
 80050d0:	bf18      	it	ne
 80050d2:	6059      	strne	r1, [r3, #4]
 80050d4:	6863      	ldr	r3, [r4, #4]
 80050d6:	bf08      	it	eq
 80050d8:	f8c8 1000 	streq.w	r1, [r8]
 80050dc:	5162      	str	r2, [r4, r5]
 80050de:	604b      	str	r3, [r1, #4]
 80050e0:	4630      	mov	r0, r6
 80050e2:	f000 f82f 	bl	8005144 <__malloc_unlock>
 80050e6:	f104 000b 	add.w	r0, r4, #11
 80050ea:	1d23      	adds	r3, r4, #4
 80050ec:	f020 0007 	bic.w	r0, r0, #7
 80050f0:	1ac2      	subs	r2, r0, r3
 80050f2:	bf1c      	itt	ne
 80050f4:	1a1b      	subne	r3, r3, r0
 80050f6:	50a3      	strne	r3, [r4, r2]
 80050f8:	e7af      	b.n	800505a <_malloc_r+0x22>
 80050fa:	6862      	ldr	r2, [r4, #4]
 80050fc:	42a3      	cmp	r3, r4
 80050fe:	bf0c      	ite	eq
 8005100:	f8c8 2000 	streq.w	r2, [r8]
 8005104:	605a      	strne	r2, [r3, #4]
 8005106:	e7eb      	b.n	80050e0 <_malloc_r+0xa8>
 8005108:	4623      	mov	r3, r4
 800510a:	6864      	ldr	r4, [r4, #4]
 800510c:	e7ae      	b.n	800506c <_malloc_r+0x34>
 800510e:	463c      	mov	r4, r7
 8005110:	687f      	ldr	r7, [r7, #4]
 8005112:	e7b6      	b.n	8005082 <_malloc_r+0x4a>
 8005114:	461a      	mov	r2, r3
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	42a3      	cmp	r3, r4
 800511a:	d1fb      	bne.n	8005114 <_malloc_r+0xdc>
 800511c:	2300      	movs	r3, #0
 800511e:	6053      	str	r3, [r2, #4]
 8005120:	e7de      	b.n	80050e0 <_malloc_r+0xa8>
 8005122:	230c      	movs	r3, #12
 8005124:	6033      	str	r3, [r6, #0]
 8005126:	4630      	mov	r0, r6
 8005128:	f000 f80c 	bl	8005144 <__malloc_unlock>
 800512c:	e794      	b.n	8005058 <_malloc_r+0x20>
 800512e:	6005      	str	r5, [r0, #0]
 8005130:	e7d6      	b.n	80050e0 <_malloc_r+0xa8>
 8005132:	bf00      	nop
 8005134:	20000e70 	.word	0x20000e70

08005138 <__malloc_lock>:
 8005138:	4801      	ldr	r0, [pc, #4]	@ (8005140 <__malloc_lock+0x8>)
 800513a:	f7ff b8ac 	b.w	8004296 <__retarget_lock_acquire_recursive>
 800513e:	bf00      	nop
 8005140:	20000e68 	.word	0x20000e68

08005144 <__malloc_unlock>:
 8005144:	4801      	ldr	r0, [pc, #4]	@ (800514c <__malloc_unlock+0x8>)
 8005146:	f7ff b8a7 	b.w	8004298 <__retarget_lock_release_recursive>
 800514a:	bf00      	nop
 800514c:	20000e68 	.word	0x20000e68

08005150 <_Balloc>:
 8005150:	b570      	push	{r4, r5, r6, lr}
 8005152:	69c6      	ldr	r6, [r0, #28]
 8005154:	4604      	mov	r4, r0
 8005156:	460d      	mov	r5, r1
 8005158:	b976      	cbnz	r6, 8005178 <_Balloc+0x28>
 800515a:	2010      	movs	r0, #16
 800515c:	f7ff ff42 	bl	8004fe4 <malloc>
 8005160:	4602      	mov	r2, r0
 8005162:	61e0      	str	r0, [r4, #28]
 8005164:	b920      	cbnz	r0, 8005170 <_Balloc+0x20>
 8005166:	4b18      	ldr	r3, [pc, #96]	@ (80051c8 <_Balloc+0x78>)
 8005168:	4818      	ldr	r0, [pc, #96]	@ (80051cc <_Balloc+0x7c>)
 800516a:	216b      	movs	r1, #107	@ 0x6b
 800516c:	f000 ffa0 	bl	80060b0 <__assert_func>
 8005170:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005174:	6006      	str	r6, [r0, #0]
 8005176:	60c6      	str	r6, [r0, #12]
 8005178:	69e6      	ldr	r6, [r4, #28]
 800517a:	68f3      	ldr	r3, [r6, #12]
 800517c:	b183      	cbz	r3, 80051a0 <_Balloc+0x50>
 800517e:	69e3      	ldr	r3, [r4, #28]
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005186:	b9b8      	cbnz	r0, 80051b8 <_Balloc+0x68>
 8005188:	2101      	movs	r1, #1
 800518a:	fa01 f605 	lsl.w	r6, r1, r5
 800518e:	1d72      	adds	r2, r6, #5
 8005190:	0092      	lsls	r2, r2, #2
 8005192:	4620      	mov	r0, r4
 8005194:	f000 ffaa 	bl	80060ec <_calloc_r>
 8005198:	b160      	cbz	r0, 80051b4 <_Balloc+0x64>
 800519a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800519e:	e00e      	b.n	80051be <_Balloc+0x6e>
 80051a0:	2221      	movs	r2, #33	@ 0x21
 80051a2:	2104      	movs	r1, #4
 80051a4:	4620      	mov	r0, r4
 80051a6:	f000 ffa1 	bl	80060ec <_calloc_r>
 80051aa:	69e3      	ldr	r3, [r4, #28]
 80051ac:	60f0      	str	r0, [r6, #12]
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1e4      	bne.n	800517e <_Balloc+0x2e>
 80051b4:	2000      	movs	r0, #0
 80051b6:	bd70      	pop	{r4, r5, r6, pc}
 80051b8:	6802      	ldr	r2, [r0, #0]
 80051ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80051be:	2300      	movs	r3, #0
 80051c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80051c4:	e7f7      	b.n	80051b6 <_Balloc+0x66>
 80051c6:	bf00      	nop
 80051c8:	080064dd 	.word	0x080064dd
 80051cc:	0800655d 	.word	0x0800655d

080051d0 <_Bfree>:
 80051d0:	b570      	push	{r4, r5, r6, lr}
 80051d2:	69c6      	ldr	r6, [r0, #28]
 80051d4:	4605      	mov	r5, r0
 80051d6:	460c      	mov	r4, r1
 80051d8:	b976      	cbnz	r6, 80051f8 <_Bfree+0x28>
 80051da:	2010      	movs	r0, #16
 80051dc:	f7ff ff02 	bl	8004fe4 <malloc>
 80051e0:	4602      	mov	r2, r0
 80051e2:	61e8      	str	r0, [r5, #28]
 80051e4:	b920      	cbnz	r0, 80051f0 <_Bfree+0x20>
 80051e6:	4b09      	ldr	r3, [pc, #36]	@ (800520c <_Bfree+0x3c>)
 80051e8:	4809      	ldr	r0, [pc, #36]	@ (8005210 <_Bfree+0x40>)
 80051ea:	218f      	movs	r1, #143	@ 0x8f
 80051ec:	f000 ff60 	bl	80060b0 <__assert_func>
 80051f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80051f4:	6006      	str	r6, [r0, #0]
 80051f6:	60c6      	str	r6, [r0, #12]
 80051f8:	b13c      	cbz	r4, 800520a <_Bfree+0x3a>
 80051fa:	69eb      	ldr	r3, [r5, #28]
 80051fc:	6862      	ldr	r2, [r4, #4]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005204:	6021      	str	r1, [r4, #0]
 8005206:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800520a:	bd70      	pop	{r4, r5, r6, pc}
 800520c:	080064dd 	.word	0x080064dd
 8005210:	0800655d 	.word	0x0800655d

08005214 <__multadd>:
 8005214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005218:	690d      	ldr	r5, [r1, #16]
 800521a:	4607      	mov	r7, r0
 800521c:	460c      	mov	r4, r1
 800521e:	461e      	mov	r6, r3
 8005220:	f101 0c14 	add.w	ip, r1, #20
 8005224:	2000      	movs	r0, #0
 8005226:	f8dc 3000 	ldr.w	r3, [ip]
 800522a:	b299      	uxth	r1, r3
 800522c:	fb02 6101 	mla	r1, r2, r1, r6
 8005230:	0c1e      	lsrs	r6, r3, #16
 8005232:	0c0b      	lsrs	r3, r1, #16
 8005234:	fb02 3306 	mla	r3, r2, r6, r3
 8005238:	b289      	uxth	r1, r1
 800523a:	3001      	adds	r0, #1
 800523c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005240:	4285      	cmp	r5, r0
 8005242:	f84c 1b04 	str.w	r1, [ip], #4
 8005246:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800524a:	dcec      	bgt.n	8005226 <__multadd+0x12>
 800524c:	b30e      	cbz	r6, 8005292 <__multadd+0x7e>
 800524e:	68a3      	ldr	r3, [r4, #8]
 8005250:	42ab      	cmp	r3, r5
 8005252:	dc19      	bgt.n	8005288 <__multadd+0x74>
 8005254:	6861      	ldr	r1, [r4, #4]
 8005256:	4638      	mov	r0, r7
 8005258:	3101      	adds	r1, #1
 800525a:	f7ff ff79 	bl	8005150 <_Balloc>
 800525e:	4680      	mov	r8, r0
 8005260:	b928      	cbnz	r0, 800526e <__multadd+0x5a>
 8005262:	4602      	mov	r2, r0
 8005264:	4b0c      	ldr	r3, [pc, #48]	@ (8005298 <__multadd+0x84>)
 8005266:	480d      	ldr	r0, [pc, #52]	@ (800529c <__multadd+0x88>)
 8005268:	21ba      	movs	r1, #186	@ 0xba
 800526a:	f000 ff21 	bl	80060b0 <__assert_func>
 800526e:	6922      	ldr	r2, [r4, #16]
 8005270:	3202      	adds	r2, #2
 8005272:	f104 010c 	add.w	r1, r4, #12
 8005276:	0092      	lsls	r2, r2, #2
 8005278:	300c      	adds	r0, #12
 800527a:	f000 ff0b 	bl	8006094 <memcpy>
 800527e:	4621      	mov	r1, r4
 8005280:	4638      	mov	r0, r7
 8005282:	f7ff ffa5 	bl	80051d0 <_Bfree>
 8005286:	4644      	mov	r4, r8
 8005288:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800528c:	3501      	adds	r5, #1
 800528e:	615e      	str	r6, [r3, #20]
 8005290:	6125      	str	r5, [r4, #16]
 8005292:	4620      	mov	r0, r4
 8005294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005298:	0800654c 	.word	0x0800654c
 800529c:	0800655d 	.word	0x0800655d

080052a0 <__hi0bits>:
 80052a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80052a4:	4603      	mov	r3, r0
 80052a6:	bf36      	itet	cc
 80052a8:	0403      	lslcc	r3, r0, #16
 80052aa:	2000      	movcs	r0, #0
 80052ac:	2010      	movcc	r0, #16
 80052ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052b2:	bf3c      	itt	cc
 80052b4:	021b      	lslcc	r3, r3, #8
 80052b6:	3008      	addcc	r0, #8
 80052b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052bc:	bf3c      	itt	cc
 80052be:	011b      	lslcc	r3, r3, #4
 80052c0:	3004      	addcc	r0, #4
 80052c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052c6:	bf3c      	itt	cc
 80052c8:	009b      	lslcc	r3, r3, #2
 80052ca:	3002      	addcc	r0, #2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	db05      	blt.n	80052dc <__hi0bits+0x3c>
 80052d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80052d4:	f100 0001 	add.w	r0, r0, #1
 80052d8:	bf08      	it	eq
 80052da:	2020      	moveq	r0, #32
 80052dc:	4770      	bx	lr

080052de <__lo0bits>:
 80052de:	6803      	ldr	r3, [r0, #0]
 80052e0:	4602      	mov	r2, r0
 80052e2:	f013 0007 	ands.w	r0, r3, #7
 80052e6:	d00b      	beq.n	8005300 <__lo0bits+0x22>
 80052e8:	07d9      	lsls	r1, r3, #31
 80052ea:	d421      	bmi.n	8005330 <__lo0bits+0x52>
 80052ec:	0798      	lsls	r0, r3, #30
 80052ee:	bf49      	itett	mi
 80052f0:	085b      	lsrmi	r3, r3, #1
 80052f2:	089b      	lsrpl	r3, r3, #2
 80052f4:	2001      	movmi	r0, #1
 80052f6:	6013      	strmi	r3, [r2, #0]
 80052f8:	bf5c      	itt	pl
 80052fa:	6013      	strpl	r3, [r2, #0]
 80052fc:	2002      	movpl	r0, #2
 80052fe:	4770      	bx	lr
 8005300:	b299      	uxth	r1, r3
 8005302:	b909      	cbnz	r1, 8005308 <__lo0bits+0x2a>
 8005304:	0c1b      	lsrs	r3, r3, #16
 8005306:	2010      	movs	r0, #16
 8005308:	b2d9      	uxtb	r1, r3
 800530a:	b909      	cbnz	r1, 8005310 <__lo0bits+0x32>
 800530c:	3008      	adds	r0, #8
 800530e:	0a1b      	lsrs	r3, r3, #8
 8005310:	0719      	lsls	r1, r3, #28
 8005312:	bf04      	itt	eq
 8005314:	091b      	lsreq	r3, r3, #4
 8005316:	3004      	addeq	r0, #4
 8005318:	0799      	lsls	r1, r3, #30
 800531a:	bf04      	itt	eq
 800531c:	089b      	lsreq	r3, r3, #2
 800531e:	3002      	addeq	r0, #2
 8005320:	07d9      	lsls	r1, r3, #31
 8005322:	d403      	bmi.n	800532c <__lo0bits+0x4e>
 8005324:	085b      	lsrs	r3, r3, #1
 8005326:	f100 0001 	add.w	r0, r0, #1
 800532a:	d003      	beq.n	8005334 <__lo0bits+0x56>
 800532c:	6013      	str	r3, [r2, #0]
 800532e:	4770      	bx	lr
 8005330:	2000      	movs	r0, #0
 8005332:	4770      	bx	lr
 8005334:	2020      	movs	r0, #32
 8005336:	4770      	bx	lr

08005338 <__i2b>:
 8005338:	b510      	push	{r4, lr}
 800533a:	460c      	mov	r4, r1
 800533c:	2101      	movs	r1, #1
 800533e:	f7ff ff07 	bl	8005150 <_Balloc>
 8005342:	4602      	mov	r2, r0
 8005344:	b928      	cbnz	r0, 8005352 <__i2b+0x1a>
 8005346:	4b05      	ldr	r3, [pc, #20]	@ (800535c <__i2b+0x24>)
 8005348:	4805      	ldr	r0, [pc, #20]	@ (8005360 <__i2b+0x28>)
 800534a:	f240 1145 	movw	r1, #325	@ 0x145
 800534e:	f000 feaf 	bl	80060b0 <__assert_func>
 8005352:	2301      	movs	r3, #1
 8005354:	6144      	str	r4, [r0, #20]
 8005356:	6103      	str	r3, [r0, #16]
 8005358:	bd10      	pop	{r4, pc}
 800535a:	bf00      	nop
 800535c:	0800654c 	.word	0x0800654c
 8005360:	0800655d 	.word	0x0800655d

08005364 <__multiply>:
 8005364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005368:	4617      	mov	r7, r2
 800536a:	690a      	ldr	r2, [r1, #16]
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	429a      	cmp	r2, r3
 8005370:	bfa8      	it	ge
 8005372:	463b      	movge	r3, r7
 8005374:	4689      	mov	r9, r1
 8005376:	bfa4      	itt	ge
 8005378:	460f      	movge	r7, r1
 800537a:	4699      	movge	r9, r3
 800537c:	693d      	ldr	r5, [r7, #16]
 800537e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	6879      	ldr	r1, [r7, #4]
 8005386:	eb05 060a 	add.w	r6, r5, sl
 800538a:	42b3      	cmp	r3, r6
 800538c:	b085      	sub	sp, #20
 800538e:	bfb8      	it	lt
 8005390:	3101      	addlt	r1, #1
 8005392:	f7ff fedd 	bl	8005150 <_Balloc>
 8005396:	b930      	cbnz	r0, 80053a6 <__multiply+0x42>
 8005398:	4602      	mov	r2, r0
 800539a:	4b41      	ldr	r3, [pc, #260]	@ (80054a0 <__multiply+0x13c>)
 800539c:	4841      	ldr	r0, [pc, #260]	@ (80054a4 <__multiply+0x140>)
 800539e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80053a2:	f000 fe85 	bl	80060b0 <__assert_func>
 80053a6:	f100 0414 	add.w	r4, r0, #20
 80053aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80053ae:	4623      	mov	r3, r4
 80053b0:	2200      	movs	r2, #0
 80053b2:	4573      	cmp	r3, lr
 80053b4:	d320      	bcc.n	80053f8 <__multiply+0x94>
 80053b6:	f107 0814 	add.w	r8, r7, #20
 80053ba:	f109 0114 	add.w	r1, r9, #20
 80053be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80053c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80053c6:	9302      	str	r3, [sp, #8]
 80053c8:	1beb      	subs	r3, r5, r7
 80053ca:	3b15      	subs	r3, #21
 80053cc:	f023 0303 	bic.w	r3, r3, #3
 80053d0:	3304      	adds	r3, #4
 80053d2:	3715      	adds	r7, #21
 80053d4:	42bd      	cmp	r5, r7
 80053d6:	bf38      	it	cc
 80053d8:	2304      	movcc	r3, #4
 80053da:	9301      	str	r3, [sp, #4]
 80053dc:	9b02      	ldr	r3, [sp, #8]
 80053de:	9103      	str	r1, [sp, #12]
 80053e0:	428b      	cmp	r3, r1
 80053e2:	d80c      	bhi.n	80053fe <__multiply+0x9a>
 80053e4:	2e00      	cmp	r6, #0
 80053e6:	dd03      	ble.n	80053f0 <__multiply+0x8c>
 80053e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d055      	beq.n	800549c <__multiply+0x138>
 80053f0:	6106      	str	r6, [r0, #16]
 80053f2:	b005      	add	sp, #20
 80053f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053f8:	f843 2b04 	str.w	r2, [r3], #4
 80053fc:	e7d9      	b.n	80053b2 <__multiply+0x4e>
 80053fe:	f8b1 a000 	ldrh.w	sl, [r1]
 8005402:	f1ba 0f00 	cmp.w	sl, #0
 8005406:	d01f      	beq.n	8005448 <__multiply+0xe4>
 8005408:	46c4      	mov	ip, r8
 800540a:	46a1      	mov	r9, r4
 800540c:	2700      	movs	r7, #0
 800540e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005412:	f8d9 3000 	ldr.w	r3, [r9]
 8005416:	fa1f fb82 	uxth.w	fp, r2
 800541a:	b29b      	uxth	r3, r3
 800541c:	fb0a 330b 	mla	r3, sl, fp, r3
 8005420:	443b      	add	r3, r7
 8005422:	f8d9 7000 	ldr.w	r7, [r9]
 8005426:	0c12      	lsrs	r2, r2, #16
 8005428:	0c3f      	lsrs	r7, r7, #16
 800542a:	fb0a 7202 	mla	r2, sl, r2, r7
 800542e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005432:	b29b      	uxth	r3, r3
 8005434:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005438:	4565      	cmp	r5, ip
 800543a:	f849 3b04 	str.w	r3, [r9], #4
 800543e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005442:	d8e4      	bhi.n	800540e <__multiply+0xaa>
 8005444:	9b01      	ldr	r3, [sp, #4]
 8005446:	50e7      	str	r7, [r4, r3]
 8005448:	9b03      	ldr	r3, [sp, #12]
 800544a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800544e:	3104      	adds	r1, #4
 8005450:	f1b9 0f00 	cmp.w	r9, #0
 8005454:	d020      	beq.n	8005498 <__multiply+0x134>
 8005456:	6823      	ldr	r3, [r4, #0]
 8005458:	4647      	mov	r7, r8
 800545a:	46a4      	mov	ip, r4
 800545c:	f04f 0a00 	mov.w	sl, #0
 8005460:	f8b7 b000 	ldrh.w	fp, [r7]
 8005464:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005468:	fb09 220b 	mla	r2, r9, fp, r2
 800546c:	4452      	add	r2, sl
 800546e:	b29b      	uxth	r3, r3
 8005470:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005474:	f84c 3b04 	str.w	r3, [ip], #4
 8005478:	f857 3b04 	ldr.w	r3, [r7], #4
 800547c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005480:	f8bc 3000 	ldrh.w	r3, [ip]
 8005484:	fb09 330a 	mla	r3, r9, sl, r3
 8005488:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800548c:	42bd      	cmp	r5, r7
 800548e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005492:	d8e5      	bhi.n	8005460 <__multiply+0xfc>
 8005494:	9a01      	ldr	r2, [sp, #4]
 8005496:	50a3      	str	r3, [r4, r2]
 8005498:	3404      	adds	r4, #4
 800549a:	e79f      	b.n	80053dc <__multiply+0x78>
 800549c:	3e01      	subs	r6, #1
 800549e:	e7a1      	b.n	80053e4 <__multiply+0x80>
 80054a0:	0800654c 	.word	0x0800654c
 80054a4:	0800655d 	.word	0x0800655d

080054a8 <__pow5mult>:
 80054a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054ac:	4615      	mov	r5, r2
 80054ae:	f012 0203 	ands.w	r2, r2, #3
 80054b2:	4607      	mov	r7, r0
 80054b4:	460e      	mov	r6, r1
 80054b6:	d007      	beq.n	80054c8 <__pow5mult+0x20>
 80054b8:	4c25      	ldr	r4, [pc, #148]	@ (8005550 <__pow5mult+0xa8>)
 80054ba:	3a01      	subs	r2, #1
 80054bc:	2300      	movs	r3, #0
 80054be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80054c2:	f7ff fea7 	bl	8005214 <__multadd>
 80054c6:	4606      	mov	r6, r0
 80054c8:	10ad      	asrs	r5, r5, #2
 80054ca:	d03d      	beq.n	8005548 <__pow5mult+0xa0>
 80054cc:	69fc      	ldr	r4, [r7, #28]
 80054ce:	b97c      	cbnz	r4, 80054f0 <__pow5mult+0x48>
 80054d0:	2010      	movs	r0, #16
 80054d2:	f7ff fd87 	bl	8004fe4 <malloc>
 80054d6:	4602      	mov	r2, r0
 80054d8:	61f8      	str	r0, [r7, #28]
 80054da:	b928      	cbnz	r0, 80054e8 <__pow5mult+0x40>
 80054dc:	4b1d      	ldr	r3, [pc, #116]	@ (8005554 <__pow5mult+0xac>)
 80054de:	481e      	ldr	r0, [pc, #120]	@ (8005558 <__pow5mult+0xb0>)
 80054e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80054e4:	f000 fde4 	bl	80060b0 <__assert_func>
 80054e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80054ec:	6004      	str	r4, [r0, #0]
 80054ee:	60c4      	str	r4, [r0, #12]
 80054f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80054f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80054f8:	b94c      	cbnz	r4, 800550e <__pow5mult+0x66>
 80054fa:	f240 2171 	movw	r1, #625	@ 0x271
 80054fe:	4638      	mov	r0, r7
 8005500:	f7ff ff1a 	bl	8005338 <__i2b>
 8005504:	2300      	movs	r3, #0
 8005506:	f8c8 0008 	str.w	r0, [r8, #8]
 800550a:	4604      	mov	r4, r0
 800550c:	6003      	str	r3, [r0, #0]
 800550e:	f04f 0900 	mov.w	r9, #0
 8005512:	07eb      	lsls	r3, r5, #31
 8005514:	d50a      	bpl.n	800552c <__pow5mult+0x84>
 8005516:	4631      	mov	r1, r6
 8005518:	4622      	mov	r2, r4
 800551a:	4638      	mov	r0, r7
 800551c:	f7ff ff22 	bl	8005364 <__multiply>
 8005520:	4631      	mov	r1, r6
 8005522:	4680      	mov	r8, r0
 8005524:	4638      	mov	r0, r7
 8005526:	f7ff fe53 	bl	80051d0 <_Bfree>
 800552a:	4646      	mov	r6, r8
 800552c:	106d      	asrs	r5, r5, #1
 800552e:	d00b      	beq.n	8005548 <__pow5mult+0xa0>
 8005530:	6820      	ldr	r0, [r4, #0]
 8005532:	b938      	cbnz	r0, 8005544 <__pow5mult+0x9c>
 8005534:	4622      	mov	r2, r4
 8005536:	4621      	mov	r1, r4
 8005538:	4638      	mov	r0, r7
 800553a:	f7ff ff13 	bl	8005364 <__multiply>
 800553e:	6020      	str	r0, [r4, #0]
 8005540:	f8c0 9000 	str.w	r9, [r0]
 8005544:	4604      	mov	r4, r0
 8005546:	e7e4      	b.n	8005512 <__pow5mult+0x6a>
 8005548:	4630      	mov	r0, r6
 800554a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800554e:	bf00      	nop
 8005550:	08006610 	.word	0x08006610
 8005554:	080064dd 	.word	0x080064dd
 8005558:	0800655d 	.word	0x0800655d

0800555c <__lshift>:
 800555c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005560:	460c      	mov	r4, r1
 8005562:	6849      	ldr	r1, [r1, #4]
 8005564:	6923      	ldr	r3, [r4, #16]
 8005566:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800556a:	68a3      	ldr	r3, [r4, #8]
 800556c:	4607      	mov	r7, r0
 800556e:	4691      	mov	r9, r2
 8005570:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005574:	f108 0601 	add.w	r6, r8, #1
 8005578:	42b3      	cmp	r3, r6
 800557a:	db0b      	blt.n	8005594 <__lshift+0x38>
 800557c:	4638      	mov	r0, r7
 800557e:	f7ff fde7 	bl	8005150 <_Balloc>
 8005582:	4605      	mov	r5, r0
 8005584:	b948      	cbnz	r0, 800559a <__lshift+0x3e>
 8005586:	4602      	mov	r2, r0
 8005588:	4b28      	ldr	r3, [pc, #160]	@ (800562c <__lshift+0xd0>)
 800558a:	4829      	ldr	r0, [pc, #164]	@ (8005630 <__lshift+0xd4>)
 800558c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005590:	f000 fd8e 	bl	80060b0 <__assert_func>
 8005594:	3101      	adds	r1, #1
 8005596:	005b      	lsls	r3, r3, #1
 8005598:	e7ee      	b.n	8005578 <__lshift+0x1c>
 800559a:	2300      	movs	r3, #0
 800559c:	f100 0114 	add.w	r1, r0, #20
 80055a0:	f100 0210 	add.w	r2, r0, #16
 80055a4:	4618      	mov	r0, r3
 80055a6:	4553      	cmp	r3, sl
 80055a8:	db33      	blt.n	8005612 <__lshift+0xb6>
 80055aa:	6920      	ldr	r0, [r4, #16]
 80055ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80055b0:	f104 0314 	add.w	r3, r4, #20
 80055b4:	f019 091f 	ands.w	r9, r9, #31
 80055b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80055bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80055c0:	d02b      	beq.n	800561a <__lshift+0xbe>
 80055c2:	f1c9 0e20 	rsb	lr, r9, #32
 80055c6:	468a      	mov	sl, r1
 80055c8:	2200      	movs	r2, #0
 80055ca:	6818      	ldr	r0, [r3, #0]
 80055cc:	fa00 f009 	lsl.w	r0, r0, r9
 80055d0:	4310      	orrs	r0, r2
 80055d2:	f84a 0b04 	str.w	r0, [sl], #4
 80055d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80055da:	459c      	cmp	ip, r3
 80055dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80055e0:	d8f3      	bhi.n	80055ca <__lshift+0x6e>
 80055e2:	ebac 0304 	sub.w	r3, ip, r4
 80055e6:	3b15      	subs	r3, #21
 80055e8:	f023 0303 	bic.w	r3, r3, #3
 80055ec:	3304      	adds	r3, #4
 80055ee:	f104 0015 	add.w	r0, r4, #21
 80055f2:	4560      	cmp	r0, ip
 80055f4:	bf88      	it	hi
 80055f6:	2304      	movhi	r3, #4
 80055f8:	50ca      	str	r2, [r1, r3]
 80055fa:	b10a      	cbz	r2, 8005600 <__lshift+0xa4>
 80055fc:	f108 0602 	add.w	r6, r8, #2
 8005600:	3e01      	subs	r6, #1
 8005602:	4638      	mov	r0, r7
 8005604:	612e      	str	r6, [r5, #16]
 8005606:	4621      	mov	r1, r4
 8005608:	f7ff fde2 	bl	80051d0 <_Bfree>
 800560c:	4628      	mov	r0, r5
 800560e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005612:	f842 0f04 	str.w	r0, [r2, #4]!
 8005616:	3301      	adds	r3, #1
 8005618:	e7c5      	b.n	80055a6 <__lshift+0x4a>
 800561a:	3904      	subs	r1, #4
 800561c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005620:	f841 2f04 	str.w	r2, [r1, #4]!
 8005624:	459c      	cmp	ip, r3
 8005626:	d8f9      	bhi.n	800561c <__lshift+0xc0>
 8005628:	e7ea      	b.n	8005600 <__lshift+0xa4>
 800562a:	bf00      	nop
 800562c:	0800654c 	.word	0x0800654c
 8005630:	0800655d 	.word	0x0800655d

08005634 <__mcmp>:
 8005634:	690a      	ldr	r2, [r1, #16]
 8005636:	4603      	mov	r3, r0
 8005638:	6900      	ldr	r0, [r0, #16]
 800563a:	1a80      	subs	r0, r0, r2
 800563c:	b530      	push	{r4, r5, lr}
 800563e:	d10e      	bne.n	800565e <__mcmp+0x2a>
 8005640:	3314      	adds	r3, #20
 8005642:	3114      	adds	r1, #20
 8005644:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005648:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800564c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005650:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005654:	4295      	cmp	r5, r2
 8005656:	d003      	beq.n	8005660 <__mcmp+0x2c>
 8005658:	d205      	bcs.n	8005666 <__mcmp+0x32>
 800565a:	f04f 30ff 	mov.w	r0, #4294967295
 800565e:	bd30      	pop	{r4, r5, pc}
 8005660:	42a3      	cmp	r3, r4
 8005662:	d3f3      	bcc.n	800564c <__mcmp+0x18>
 8005664:	e7fb      	b.n	800565e <__mcmp+0x2a>
 8005666:	2001      	movs	r0, #1
 8005668:	e7f9      	b.n	800565e <__mcmp+0x2a>
	...

0800566c <__mdiff>:
 800566c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005670:	4689      	mov	r9, r1
 8005672:	4606      	mov	r6, r0
 8005674:	4611      	mov	r1, r2
 8005676:	4648      	mov	r0, r9
 8005678:	4614      	mov	r4, r2
 800567a:	f7ff ffdb 	bl	8005634 <__mcmp>
 800567e:	1e05      	subs	r5, r0, #0
 8005680:	d112      	bne.n	80056a8 <__mdiff+0x3c>
 8005682:	4629      	mov	r1, r5
 8005684:	4630      	mov	r0, r6
 8005686:	f7ff fd63 	bl	8005150 <_Balloc>
 800568a:	4602      	mov	r2, r0
 800568c:	b928      	cbnz	r0, 800569a <__mdiff+0x2e>
 800568e:	4b3f      	ldr	r3, [pc, #252]	@ (800578c <__mdiff+0x120>)
 8005690:	f240 2137 	movw	r1, #567	@ 0x237
 8005694:	483e      	ldr	r0, [pc, #248]	@ (8005790 <__mdiff+0x124>)
 8005696:	f000 fd0b 	bl	80060b0 <__assert_func>
 800569a:	2301      	movs	r3, #1
 800569c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80056a0:	4610      	mov	r0, r2
 80056a2:	b003      	add	sp, #12
 80056a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a8:	bfbc      	itt	lt
 80056aa:	464b      	movlt	r3, r9
 80056ac:	46a1      	movlt	r9, r4
 80056ae:	4630      	mov	r0, r6
 80056b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80056b4:	bfba      	itte	lt
 80056b6:	461c      	movlt	r4, r3
 80056b8:	2501      	movlt	r5, #1
 80056ba:	2500      	movge	r5, #0
 80056bc:	f7ff fd48 	bl	8005150 <_Balloc>
 80056c0:	4602      	mov	r2, r0
 80056c2:	b918      	cbnz	r0, 80056cc <__mdiff+0x60>
 80056c4:	4b31      	ldr	r3, [pc, #196]	@ (800578c <__mdiff+0x120>)
 80056c6:	f240 2145 	movw	r1, #581	@ 0x245
 80056ca:	e7e3      	b.n	8005694 <__mdiff+0x28>
 80056cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80056d0:	6926      	ldr	r6, [r4, #16]
 80056d2:	60c5      	str	r5, [r0, #12]
 80056d4:	f109 0310 	add.w	r3, r9, #16
 80056d8:	f109 0514 	add.w	r5, r9, #20
 80056dc:	f104 0e14 	add.w	lr, r4, #20
 80056e0:	f100 0b14 	add.w	fp, r0, #20
 80056e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80056e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80056ec:	9301      	str	r3, [sp, #4]
 80056ee:	46d9      	mov	r9, fp
 80056f0:	f04f 0c00 	mov.w	ip, #0
 80056f4:	9b01      	ldr	r3, [sp, #4]
 80056f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80056fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80056fe:	9301      	str	r3, [sp, #4]
 8005700:	fa1f f38a 	uxth.w	r3, sl
 8005704:	4619      	mov	r1, r3
 8005706:	b283      	uxth	r3, r0
 8005708:	1acb      	subs	r3, r1, r3
 800570a:	0c00      	lsrs	r0, r0, #16
 800570c:	4463      	add	r3, ip
 800570e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005712:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005716:	b29b      	uxth	r3, r3
 8005718:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800571c:	4576      	cmp	r6, lr
 800571e:	f849 3b04 	str.w	r3, [r9], #4
 8005722:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005726:	d8e5      	bhi.n	80056f4 <__mdiff+0x88>
 8005728:	1b33      	subs	r3, r6, r4
 800572a:	3b15      	subs	r3, #21
 800572c:	f023 0303 	bic.w	r3, r3, #3
 8005730:	3415      	adds	r4, #21
 8005732:	3304      	adds	r3, #4
 8005734:	42a6      	cmp	r6, r4
 8005736:	bf38      	it	cc
 8005738:	2304      	movcc	r3, #4
 800573a:	441d      	add	r5, r3
 800573c:	445b      	add	r3, fp
 800573e:	461e      	mov	r6, r3
 8005740:	462c      	mov	r4, r5
 8005742:	4544      	cmp	r4, r8
 8005744:	d30e      	bcc.n	8005764 <__mdiff+0xf8>
 8005746:	f108 0103 	add.w	r1, r8, #3
 800574a:	1b49      	subs	r1, r1, r5
 800574c:	f021 0103 	bic.w	r1, r1, #3
 8005750:	3d03      	subs	r5, #3
 8005752:	45a8      	cmp	r8, r5
 8005754:	bf38      	it	cc
 8005756:	2100      	movcc	r1, #0
 8005758:	440b      	add	r3, r1
 800575a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800575e:	b191      	cbz	r1, 8005786 <__mdiff+0x11a>
 8005760:	6117      	str	r7, [r2, #16]
 8005762:	e79d      	b.n	80056a0 <__mdiff+0x34>
 8005764:	f854 1b04 	ldr.w	r1, [r4], #4
 8005768:	46e6      	mov	lr, ip
 800576a:	0c08      	lsrs	r0, r1, #16
 800576c:	fa1c fc81 	uxtah	ip, ip, r1
 8005770:	4471      	add	r1, lr
 8005772:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005776:	b289      	uxth	r1, r1
 8005778:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800577c:	f846 1b04 	str.w	r1, [r6], #4
 8005780:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005784:	e7dd      	b.n	8005742 <__mdiff+0xd6>
 8005786:	3f01      	subs	r7, #1
 8005788:	e7e7      	b.n	800575a <__mdiff+0xee>
 800578a:	bf00      	nop
 800578c:	0800654c 	.word	0x0800654c
 8005790:	0800655d 	.word	0x0800655d

08005794 <__d2b>:
 8005794:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005798:	460f      	mov	r7, r1
 800579a:	2101      	movs	r1, #1
 800579c:	ec59 8b10 	vmov	r8, r9, d0
 80057a0:	4616      	mov	r6, r2
 80057a2:	f7ff fcd5 	bl	8005150 <_Balloc>
 80057a6:	4604      	mov	r4, r0
 80057a8:	b930      	cbnz	r0, 80057b8 <__d2b+0x24>
 80057aa:	4602      	mov	r2, r0
 80057ac:	4b23      	ldr	r3, [pc, #140]	@ (800583c <__d2b+0xa8>)
 80057ae:	4824      	ldr	r0, [pc, #144]	@ (8005840 <__d2b+0xac>)
 80057b0:	f240 310f 	movw	r1, #783	@ 0x30f
 80057b4:	f000 fc7c 	bl	80060b0 <__assert_func>
 80057b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80057bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80057c0:	b10d      	cbz	r5, 80057c6 <__d2b+0x32>
 80057c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057c6:	9301      	str	r3, [sp, #4]
 80057c8:	f1b8 0300 	subs.w	r3, r8, #0
 80057cc:	d023      	beq.n	8005816 <__d2b+0x82>
 80057ce:	4668      	mov	r0, sp
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	f7ff fd84 	bl	80052de <__lo0bits>
 80057d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80057da:	b1d0      	cbz	r0, 8005812 <__d2b+0x7e>
 80057dc:	f1c0 0320 	rsb	r3, r0, #32
 80057e0:	fa02 f303 	lsl.w	r3, r2, r3
 80057e4:	430b      	orrs	r3, r1
 80057e6:	40c2      	lsrs	r2, r0
 80057e8:	6163      	str	r3, [r4, #20]
 80057ea:	9201      	str	r2, [sp, #4]
 80057ec:	9b01      	ldr	r3, [sp, #4]
 80057ee:	61a3      	str	r3, [r4, #24]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	bf0c      	ite	eq
 80057f4:	2201      	moveq	r2, #1
 80057f6:	2202      	movne	r2, #2
 80057f8:	6122      	str	r2, [r4, #16]
 80057fa:	b1a5      	cbz	r5, 8005826 <__d2b+0x92>
 80057fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005800:	4405      	add	r5, r0
 8005802:	603d      	str	r5, [r7, #0]
 8005804:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005808:	6030      	str	r0, [r6, #0]
 800580a:	4620      	mov	r0, r4
 800580c:	b003      	add	sp, #12
 800580e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005812:	6161      	str	r1, [r4, #20]
 8005814:	e7ea      	b.n	80057ec <__d2b+0x58>
 8005816:	a801      	add	r0, sp, #4
 8005818:	f7ff fd61 	bl	80052de <__lo0bits>
 800581c:	9b01      	ldr	r3, [sp, #4]
 800581e:	6163      	str	r3, [r4, #20]
 8005820:	3020      	adds	r0, #32
 8005822:	2201      	movs	r2, #1
 8005824:	e7e8      	b.n	80057f8 <__d2b+0x64>
 8005826:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800582a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800582e:	6038      	str	r0, [r7, #0]
 8005830:	6918      	ldr	r0, [r3, #16]
 8005832:	f7ff fd35 	bl	80052a0 <__hi0bits>
 8005836:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800583a:	e7e5      	b.n	8005808 <__d2b+0x74>
 800583c:	0800654c 	.word	0x0800654c
 8005840:	0800655d 	.word	0x0800655d

08005844 <__ssputs_r>:
 8005844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005848:	688e      	ldr	r6, [r1, #8]
 800584a:	461f      	mov	r7, r3
 800584c:	42be      	cmp	r6, r7
 800584e:	680b      	ldr	r3, [r1, #0]
 8005850:	4682      	mov	sl, r0
 8005852:	460c      	mov	r4, r1
 8005854:	4690      	mov	r8, r2
 8005856:	d82d      	bhi.n	80058b4 <__ssputs_r+0x70>
 8005858:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800585c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005860:	d026      	beq.n	80058b0 <__ssputs_r+0x6c>
 8005862:	6965      	ldr	r5, [r4, #20]
 8005864:	6909      	ldr	r1, [r1, #16]
 8005866:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800586a:	eba3 0901 	sub.w	r9, r3, r1
 800586e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005872:	1c7b      	adds	r3, r7, #1
 8005874:	444b      	add	r3, r9
 8005876:	106d      	asrs	r5, r5, #1
 8005878:	429d      	cmp	r5, r3
 800587a:	bf38      	it	cc
 800587c:	461d      	movcc	r5, r3
 800587e:	0553      	lsls	r3, r2, #21
 8005880:	d527      	bpl.n	80058d2 <__ssputs_r+0x8e>
 8005882:	4629      	mov	r1, r5
 8005884:	f7ff fbd8 	bl	8005038 <_malloc_r>
 8005888:	4606      	mov	r6, r0
 800588a:	b360      	cbz	r0, 80058e6 <__ssputs_r+0xa2>
 800588c:	6921      	ldr	r1, [r4, #16]
 800588e:	464a      	mov	r2, r9
 8005890:	f000 fc00 	bl	8006094 <memcpy>
 8005894:	89a3      	ldrh	r3, [r4, #12]
 8005896:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800589a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800589e:	81a3      	strh	r3, [r4, #12]
 80058a0:	6126      	str	r6, [r4, #16]
 80058a2:	6165      	str	r5, [r4, #20]
 80058a4:	444e      	add	r6, r9
 80058a6:	eba5 0509 	sub.w	r5, r5, r9
 80058aa:	6026      	str	r6, [r4, #0]
 80058ac:	60a5      	str	r5, [r4, #8]
 80058ae:	463e      	mov	r6, r7
 80058b0:	42be      	cmp	r6, r7
 80058b2:	d900      	bls.n	80058b6 <__ssputs_r+0x72>
 80058b4:	463e      	mov	r6, r7
 80058b6:	6820      	ldr	r0, [r4, #0]
 80058b8:	4632      	mov	r2, r6
 80058ba:	4641      	mov	r1, r8
 80058bc:	f000 fb9e 	bl	8005ffc <memmove>
 80058c0:	68a3      	ldr	r3, [r4, #8]
 80058c2:	1b9b      	subs	r3, r3, r6
 80058c4:	60a3      	str	r3, [r4, #8]
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	4433      	add	r3, r6
 80058ca:	6023      	str	r3, [r4, #0]
 80058cc:	2000      	movs	r0, #0
 80058ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058d2:	462a      	mov	r2, r5
 80058d4:	f000 fc30 	bl	8006138 <_realloc_r>
 80058d8:	4606      	mov	r6, r0
 80058da:	2800      	cmp	r0, #0
 80058dc:	d1e0      	bne.n	80058a0 <__ssputs_r+0x5c>
 80058de:	6921      	ldr	r1, [r4, #16]
 80058e0:	4650      	mov	r0, sl
 80058e2:	f7ff fb35 	bl	8004f50 <_free_r>
 80058e6:	230c      	movs	r3, #12
 80058e8:	f8ca 3000 	str.w	r3, [sl]
 80058ec:	89a3      	ldrh	r3, [r4, #12]
 80058ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058f2:	81a3      	strh	r3, [r4, #12]
 80058f4:	f04f 30ff 	mov.w	r0, #4294967295
 80058f8:	e7e9      	b.n	80058ce <__ssputs_r+0x8a>
	...

080058fc <_svfiprintf_r>:
 80058fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005900:	4698      	mov	r8, r3
 8005902:	898b      	ldrh	r3, [r1, #12]
 8005904:	061b      	lsls	r3, r3, #24
 8005906:	b09d      	sub	sp, #116	@ 0x74
 8005908:	4607      	mov	r7, r0
 800590a:	460d      	mov	r5, r1
 800590c:	4614      	mov	r4, r2
 800590e:	d510      	bpl.n	8005932 <_svfiprintf_r+0x36>
 8005910:	690b      	ldr	r3, [r1, #16]
 8005912:	b973      	cbnz	r3, 8005932 <_svfiprintf_r+0x36>
 8005914:	2140      	movs	r1, #64	@ 0x40
 8005916:	f7ff fb8f 	bl	8005038 <_malloc_r>
 800591a:	6028      	str	r0, [r5, #0]
 800591c:	6128      	str	r0, [r5, #16]
 800591e:	b930      	cbnz	r0, 800592e <_svfiprintf_r+0x32>
 8005920:	230c      	movs	r3, #12
 8005922:	603b      	str	r3, [r7, #0]
 8005924:	f04f 30ff 	mov.w	r0, #4294967295
 8005928:	b01d      	add	sp, #116	@ 0x74
 800592a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800592e:	2340      	movs	r3, #64	@ 0x40
 8005930:	616b      	str	r3, [r5, #20]
 8005932:	2300      	movs	r3, #0
 8005934:	9309      	str	r3, [sp, #36]	@ 0x24
 8005936:	2320      	movs	r3, #32
 8005938:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800593c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005940:	2330      	movs	r3, #48	@ 0x30
 8005942:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005ae0 <_svfiprintf_r+0x1e4>
 8005946:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800594a:	f04f 0901 	mov.w	r9, #1
 800594e:	4623      	mov	r3, r4
 8005950:	469a      	mov	sl, r3
 8005952:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005956:	b10a      	cbz	r2, 800595c <_svfiprintf_r+0x60>
 8005958:	2a25      	cmp	r2, #37	@ 0x25
 800595a:	d1f9      	bne.n	8005950 <_svfiprintf_r+0x54>
 800595c:	ebba 0b04 	subs.w	fp, sl, r4
 8005960:	d00b      	beq.n	800597a <_svfiprintf_r+0x7e>
 8005962:	465b      	mov	r3, fp
 8005964:	4622      	mov	r2, r4
 8005966:	4629      	mov	r1, r5
 8005968:	4638      	mov	r0, r7
 800596a:	f7ff ff6b 	bl	8005844 <__ssputs_r>
 800596e:	3001      	adds	r0, #1
 8005970:	f000 80a7 	beq.w	8005ac2 <_svfiprintf_r+0x1c6>
 8005974:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005976:	445a      	add	r2, fp
 8005978:	9209      	str	r2, [sp, #36]	@ 0x24
 800597a:	f89a 3000 	ldrb.w	r3, [sl]
 800597e:	2b00      	cmp	r3, #0
 8005980:	f000 809f 	beq.w	8005ac2 <_svfiprintf_r+0x1c6>
 8005984:	2300      	movs	r3, #0
 8005986:	f04f 32ff 	mov.w	r2, #4294967295
 800598a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800598e:	f10a 0a01 	add.w	sl, sl, #1
 8005992:	9304      	str	r3, [sp, #16]
 8005994:	9307      	str	r3, [sp, #28]
 8005996:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800599a:	931a      	str	r3, [sp, #104]	@ 0x68
 800599c:	4654      	mov	r4, sl
 800599e:	2205      	movs	r2, #5
 80059a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059a4:	484e      	ldr	r0, [pc, #312]	@ (8005ae0 <_svfiprintf_r+0x1e4>)
 80059a6:	f7fa fc33 	bl	8000210 <memchr>
 80059aa:	9a04      	ldr	r2, [sp, #16]
 80059ac:	b9d8      	cbnz	r0, 80059e6 <_svfiprintf_r+0xea>
 80059ae:	06d0      	lsls	r0, r2, #27
 80059b0:	bf44      	itt	mi
 80059b2:	2320      	movmi	r3, #32
 80059b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059b8:	0711      	lsls	r1, r2, #28
 80059ba:	bf44      	itt	mi
 80059bc:	232b      	movmi	r3, #43	@ 0x2b
 80059be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059c2:	f89a 3000 	ldrb.w	r3, [sl]
 80059c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80059c8:	d015      	beq.n	80059f6 <_svfiprintf_r+0xfa>
 80059ca:	9a07      	ldr	r2, [sp, #28]
 80059cc:	4654      	mov	r4, sl
 80059ce:	2000      	movs	r0, #0
 80059d0:	f04f 0c0a 	mov.w	ip, #10
 80059d4:	4621      	mov	r1, r4
 80059d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059da:	3b30      	subs	r3, #48	@ 0x30
 80059dc:	2b09      	cmp	r3, #9
 80059de:	d94b      	bls.n	8005a78 <_svfiprintf_r+0x17c>
 80059e0:	b1b0      	cbz	r0, 8005a10 <_svfiprintf_r+0x114>
 80059e2:	9207      	str	r2, [sp, #28]
 80059e4:	e014      	b.n	8005a10 <_svfiprintf_r+0x114>
 80059e6:	eba0 0308 	sub.w	r3, r0, r8
 80059ea:	fa09 f303 	lsl.w	r3, r9, r3
 80059ee:	4313      	orrs	r3, r2
 80059f0:	9304      	str	r3, [sp, #16]
 80059f2:	46a2      	mov	sl, r4
 80059f4:	e7d2      	b.n	800599c <_svfiprintf_r+0xa0>
 80059f6:	9b03      	ldr	r3, [sp, #12]
 80059f8:	1d19      	adds	r1, r3, #4
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	9103      	str	r1, [sp, #12]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	bfbb      	ittet	lt
 8005a02:	425b      	neglt	r3, r3
 8005a04:	f042 0202 	orrlt.w	r2, r2, #2
 8005a08:	9307      	strge	r3, [sp, #28]
 8005a0a:	9307      	strlt	r3, [sp, #28]
 8005a0c:	bfb8      	it	lt
 8005a0e:	9204      	strlt	r2, [sp, #16]
 8005a10:	7823      	ldrb	r3, [r4, #0]
 8005a12:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a14:	d10a      	bne.n	8005a2c <_svfiprintf_r+0x130>
 8005a16:	7863      	ldrb	r3, [r4, #1]
 8005a18:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a1a:	d132      	bne.n	8005a82 <_svfiprintf_r+0x186>
 8005a1c:	9b03      	ldr	r3, [sp, #12]
 8005a1e:	1d1a      	adds	r2, r3, #4
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	9203      	str	r2, [sp, #12]
 8005a24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a28:	3402      	adds	r4, #2
 8005a2a:	9305      	str	r3, [sp, #20]
 8005a2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005af0 <_svfiprintf_r+0x1f4>
 8005a30:	7821      	ldrb	r1, [r4, #0]
 8005a32:	2203      	movs	r2, #3
 8005a34:	4650      	mov	r0, sl
 8005a36:	f7fa fbeb 	bl	8000210 <memchr>
 8005a3a:	b138      	cbz	r0, 8005a4c <_svfiprintf_r+0x150>
 8005a3c:	9b04      	ldr	r3, [sp, #16]
 8005a3e:	eba0 000a 	sub.w	r0, r0, sl
 8005a42:	2240      	movs	r2, #64	@ 0x40
 8005a44:	4082      	lsls	r2, r0
 8005a46:	4313      	orrs	r3, r2
 8005a48:	3401      	adds	r4, #1
 8005a4a:	9304      	str	r3, [sp, #16]
 8005a4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a50:	4824      	ldr	r0, [pc, #144]	@ (8005ae4 <_svfiprintf_r+0x1e8>)
 8005a52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a56:	2206      	movs	r2, #6
 8005a58:	f7fa fbda 	bl	8000210 <memchr>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	d036      	beq.n	8005ace <_svfiprintf_r+0x1d2>
 8005a60:	4b21      	ldr	r3, [pc, #132]	@ (8005ae8 <_svfiprintf_r+0x1ec>)
 8005a62:	bb1b      	cbnz	r3, 8005aac <_svfiprintf_r+0x1b0>
 8005a64:	9b03      	ldr	r3, [sp, #12]
 8005a66:	3307      	adds	r3, #7
 8005a68:	f023 0307 	bic.w	r3, r3, #7
 8005a6c:	3308      	adds	r3, #8
 8005a6e:	9303      	str	r3, [sp, #12]
 8005a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a72:	4433      	add	r3, r6
 8005a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a76:	e76a      	b.n	800594e <_svfiprintf_r+0x52>
 8005a78:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a7c:	460c      	mov	r4, r1
 8005a7e:	2001      	movs	r0, #1
 8005a80:	e7a8      	b.n	80059d4 <_svfiprintf_r+0xd8>
 8005a82:	2300      	movs	r3, #0
 8005a84:	3401      	adds	r4, #1
 8005a86:	9305      	str	r3, [sp, #20]
 8005a88:	4619      	mov	r1, r3
 8005a8a:	f04f 0c0a 	mov.w	ip, #10
 8005a8e:	4620      	mov	r0, r4
 8005a90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a94:	3a30      	subs	r2, #48	@ 0x30
 8005a96:	2a09      	cmp	r2, #9
 8005a98:	d903      	bls.n	8005aa2 <_svfiprintf_r+0x1a6>
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d0c6      	beq.n	8005a2c <_svfiprintf_r+0x130>
 8005a9e:	9105      	str	r1, [sp, #20]
 8005aa0:	e7c4      	b.n	8005a2c <_svfiprintf_r+0x130>
 8005aa2:	fb0c 2101 	mla	r1, ip, r1, r2
 8005aa6:	4604      	mov	r4, r0
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e7f0      	b.n	8005a8e <_svfiprintf_r+0x192>
 8005aac:	ab03      	add	r3, sp, #12
 8005aae:	9300      	str	r3, [sp, #0]
 8005ab0:	462a      	mov	r2, r5
 8005ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8005aec <_svfiprintf_r+0x1f0>)
 8005ab4:	a904      	add	r1, sp, #16
 8005ab6:	4638      	mov	r0, r7
 8005ab8:	f7fd fd86 	bl	80035c8 <_printf_float>
 8005abc:	1c42      	adds	r2, r0, #1
 8005abe:	4606      	mov	r6, r0
 8005ac0:	d1d6      	bne.n	8005a70 <_svfiprintf_r+0x174>
 8005ac2:	89ab      	ldrh	r3, [r5, #12]
 8005ac4:	065b      	lsls	r3, r3, #25
 8005ac6:	f53f af2d 	bmi.w	8005924 <_svfiprintf_r+0x28>
 8005aca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005acc:	e72c      	b.n	8005928 <_svfiprintf_r+0x2c>
 8005ace:	ab03      	add	r3, sp, #12
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	462a      	mov	r2, r5
 8005ad4:	4b05      	ldr	r3, [pc, #20]	@ (8005aec <_svfiprintf_r+0x1f0>)
 8005ad6:	a904      	add	r1, sp, #16
 8005ad8:	4638      	mov	r0, r7
 8005ada:	f7fe f80d 	bl	8003af8 <_printf_i>
 8005ade:	e7ed      	b.n	8005abc <_svfiprintf_r+0x1c0>
 8005ae0:	080065b6 	.word	0x080065b6
 8005ae4:	080065c0 	.word	0x080065c0
 8005ae8:	080035c9 	.word	0x080035c9
 8005aec:	08005845 	.word	0x08005845
 8005af0:	080065bc 	.word	0x080065bc

08005af4 <__sfputc_r>:
 8005af4:	6893      	ldr	r3, [r2, #8]
 8005af6:	3b01      	subs	r3, #1
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	b410      	push	{r4}
 8005afc:	6093      	str	r3, [r2, #8]
 8005afe:	da08      	bge.n	8005b12 <__sfputc_r+0x1e>
 8005b00:	6994      	ldr	r4, [r2, #24]
 8005b02:	42a3      	cmp	r3, r4
 8005b04:	db01      	blt.n	8005b0a <__sfputc_r+0x16>
 8005b06:	290a      	cmp	r1, #10
 8005b08:	d103      	bne.n	8005b12 <__sfputc_r+0x1e>
 8005b0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b0e:	f7fe bab0 	b.w	8004072 <__swbuf_r>
 8005b12:	6813      	ldr	r3, [r2, #0]
 8005b14:	1c58      	adds	r0, r3, #1
 8005b16:	6010      	str	r0, [r2, #0]
 8005b18:	7019      	strb	r1, [r3, #0]
 8005b1a:	4608      	mov	r0, r1
 8005b1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b20:	4770      	bx	lr

08005b22 <__sfputs_r>:
 8005b22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b24:	4606      	mov	r6, r0
 8005b26:	460f      	mov	r7, r1
 8005b28:	4614      	mov	r4, r2
 8005b2a:	18d5      	adds	r5, r2, r3
 8005b2c:	42ac      	cmp	r4, r5
 8005b2e:	d101      	bne.n	8005b34 <__sfputs_r+0x12>
 8005b30:	2000      	movs	r0, #0
 8005b32:	e007      	b.n	8005b44 <__sfputs_r+0x22>
 8005b34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b38:	463a      	mov	r2, r7
 8005b3a:	4630      	mov	r0, r6
 8005b3c:	f7ff ffda 	bl	8005af4 <__sfputc_r>
 8005b40:	1c43      	adds	r3, r0, #1
 8005b42:	d1f3      	bne.n	8005b2c <__sfputs_r+0xa>
 8005b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b48 <_vfiprintf_r>:
 8005b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b4c:	460d      	mov	r5, r1
 8005b4e:	b09d      	sub	sp, #116	@ 0x74
 8005b50:	4614      	mov	r4, r2
 8005b52:	4698      	mov	r8, r3
 8005b54:	4606      	mov	r6, r0
 8005b56:	b118      	cbz	r0, 8005b60 <_vfiprintf_r+0x18>
 8005b58:	6a03      	ldr	r3, [r0, #32]
 8005b5a:	b90b      	cbnz	r3, 8005b60 <_vfiprintf_r+0x18>
 8005b5c:	f7fe f976 	bl	8003e4c <__sinit>
 8005b60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b62:	07d9      	lsls	r1, r3, #31
 8005b64:	d405      	bmi.n	8005b72 <_vfiprintf_r+0x2a>
 8005b66:	89ab      	ldrh	r3, [r5, #12]
 8005b68:	059a      	lsls	r2, r3, #22
 8005b6a:	d402      	bmi.n	8005b72 <_vfiprintf_r+0x2a>
 8005b6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b6e:	f7fe fb92 	bl	8004296 <__retarget_lock_acquire_recursive>
 8005b72:	89ab      	ldrh	r3, [r5, #12]
 8005b74:	071b      	lsls	r3, r3, #28
 8005b76:	d501      	bpl.n	8005b7c <_vfiprintf_r+0x34>
 8005b78:	692b      	ldr	r3, [r5, #16]
 8005b7a:	b99b      	cbnz	r3, 8005ba4 <_vfiprintf_r+0x5c>
 8005b7c:	4629      	mov	r1, r5
 8005b7e:	4630      	mov	r0, r6
 8005b80:	f7fe fab6 	bl	80040f0 <__swsetup_r>
 8005b84:	b170      	cbz	r0, 8005ba4 <_vfiprintf_r+0x5c>
 8005b86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b88:	07dc      	lsls	r4, r3, #31
 8005b8a:	d504      	bpl.n	8005b96 <_vfiprintf_r+0x4e>
 8005b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b90:	b01d      	add	sp, #116	@ 0x74
 8005b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b96:	89ab      	ldrh	r3, [r5, #12]
 8005b98:	0598      	lsls	r0, r3, #22
 8005b9a:	d4f7      	bmi.n	8005b8c <_vfiprintf_r+0x44>
 8005b9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b9e:	f7fe fb7b 	bl	8004298 <__retarget_lock_release_recursive>
 8005ba2:	e7f3      	b.n	8005b8c <_vfiprintf_r+0x44>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ba8:	2320      	movs	r3, #32
 8005baa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005bae:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bb2:	2330      	movs	r3, #48	@ 0x30
 8005bb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005d64 <_vfiprintf_r+0x21c>
 8005bb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005bbc:	f04f 0901 	mov.w	r9, #1
 8005bc0:	4623      	mov	r3, r4
 8005bc2:	469a      	mov	sl, r3
 8005bc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bc8:	b10a      	cbz	r2, 8005bce <_vfiprintf_r+0x86>
 8005bca:	2a25      	cmp	r2, #37	@ 0x25
 8005bcc:	d1f9      	bne.n	8005bc2 <_vfiprintf_r+0x7a>
 8005bce:	ebba 0b04 	subs.w	fp, sl, r4
 8005bd2:	d00b      	beq.n	8005bec <_vfiprintf_r+0xa4>
 8005bd4:	465b      	mov	r3, fp
 8005bd6:	4622      	mov	r2, r4
 8005bd8:	4629      	mov	r1, r5
 8005bda:	4630      	mov	r0, r6
 8005bdc:	f7ff ffa1 	bl	8005b22 <__sfputs_r>
 8005be0:	3001      	adds	r0, #1
 8005be2:	f000 80a7 	beq.w	8005d34 <_vfiprintf_r+0x1ec>
 8005be6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005be8:	445a      	add	r2, fp
 8005bea:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bec:	f89a 3000 	ldrb.w	r3, [sl]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	f000 809f 	beq.w	8005d34 <_vfiprintf_r+0x1ec>
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c00:	f10a 0a01 	add.w	sl, sl, #1
 8005c04:	9304      	str	r3, [sp, #16]
 8005c06:	9307      	str	r3, [sp, #28]
 8005c08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c0e:	4654      	mov	r4, sl
 8005c10:	2205      	movs	r2, #5
 8005c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c16:	4853      	ldr	r0, [pc, #332]	@ (8005d64 <_vfiprintf_r+0x21c>)
 8005c18:	f7fa fafa 	bl	8000210 <memchr>
 8005c1c:	9a04      	ldr	r2, [sp, #16]
 8005c1e:	b9d8      	cbnz	r0, 8005c58 <_vfiprintf_r+0x110>
 8005c20:	06d1      	lsls	r1, r2, #27
 8005c22:	bf44      	itt	mi
 8005c24:	2320      	movmi	r3, #32
 8005c26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c2a:	0713      	lsls	r3, r2, #28
 8005c2c:	bf44      	itt	mi
 8005c2e:	232b      	movmi	r3, #43	@ 0x2b
 8005c30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c34:	f89a 3000 	ldrb.w	r3, [sl]
 8005c38:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c3a:	d015      	beq.n	8005c68 <_vfiprintf_r+0x120>
 8005c3c:	9a07      	ldr	r2, [sp, #28]
 8005c3e:	4654      	mov	r4, sl
 8005c40:	2000      	movs	r0, #0
 8005c42:	f04f 0c0a 	mov.w	ip, #10
 8005c46:	4621      	mov	r1, r4
 8005c48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c4c:	3b30      	subs	r3, #48	@ 0x30
 8005c4e:	2b09      	cmp	r3, #9
 8005c50:	d94b      	bls.n	8005cea <_vfiprintf_r+0x1a2>
 8005c52:	b1b0      	cbz	r0, 8005c82 <_vfiprintf_r+0x13a>
 8005c54:	9207      	str	r2, [sp, #28]
 8005c56:	e014      	b.n	8005c82 <_vfiprintf_r+0x13a>
 8005c58:	eba0 0308 	sub.w	r3, r0, r8
 8005c5c:	fa09 f303 	lsl.w	r3, r9, r3
 8005c60:	4313      	orrs	r3, r2
 8005c62:	9304      	str	r3, [sp, #16]
 8005c64:	46a2      	mov	sl, r4
 8005c66:	e7d2      	b.n	8005c0e <_vfiprintf_r+0xc6>
 8005c68:	9b03      	ldr	r3, [sp, #12]
 8005c6a:	1d19      	adds	r1, r3, #4
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	9103      	str	r1, [sp, #12]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	bfbb      	ittet	lt
 8005c74:	425b      	neglt	r3, r3
 8005c76:	f042 0202 	orrlt.w	r2, r2, #2
 8005c7a:	9307      	strge	r3, [sp, #28]
 8005c7c:	9307      	strlt	r3, [sp, #28]
 8005c7e:	bfb8      	it	lt
 8005c80:	9204      	strlt	r2, [sp, #16]
 8005c82:	7823      	ldrb	r3, [r4, #0]
 8005c84:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c86:	d10a      	bne.n	8005c9e <_vfiprintf_r+0x156>
 8005c88:	7863      	ldrb	r3, [r4, #1]
 8005c8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c8c:	d132      	bne.n	8005cf4 <_vfiprintf_r+0x1ac>
 8005c8e:	9b03      	ldr	r3, [sp, #12]
 8005c90:	1d1a      	adds	r2, r3, #4
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	9203      	str	r2, [sp, #12]
 8005c96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c9a:	3402      	adds	r4, #2
 8005c9c:	9305      	str	r3, [sp, #20]
 8005c9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005d74 <_vfiprintf_r+0x22c>
 8005ca2:	7821      	ldrb	r1, [r4, #0]
 8005ca4:	2203      	movs	r2, #3
 8005ca6:	4650      	mov	r0, sl
 8005ca8:	f7fa fab2 	bl	8000210 <memchr>
 8005cac:	b138      	cbz	r0, 8005cbe <_vfiprintf_r+0x176>
 8005cae:	9b04      	ldr	r3, [sp, #16]
 8005cb0:	eba0 000a 	sub.w	r0, r0, sl
 8005cb4:	2240      	movs	r2, #64	@ 0x40
 8005cb6:	4082      	lsls	r2, r0
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	3401      	adds	r4, #1
 8005cbc:	9304      	str	r3, [sp, #16]
 8005cbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cc2:	4829      	ldr	r0, [pc, #164]	@ (8005d68 <_vfiprintf_r+0x220>)
 8005cc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005cc8:	2206      	movs	r2, #6
 8005cca:	f7fa faa1 	bl	8000210 <memchr>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	d03f      	beq.n	8005d52 <_vfiprintf_r+0x20a>
 8005cd2:	4b26      	ldr	r3, [pc, #152]	@ (8005d6c <_vfiprintf_r+0x224>)
 8005cd4:	bb1b      	cbnz	r3, 8005d1e <_vfiprintf_r+0x1d6>
 8005cd6:	9b03      	ldr	r3, [sp, #12]
 8005cd8:	3307      	adds	r3, #7
 8005cda:	f023 0307 	bic.w	r3, r3, #7
 8005cde:	3308      	adds	r3, #8
 8005ce0:	9303      	str	r3, [sp, #12]
 8005ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ce4:	443b      	add	r3, r7
 8005ce6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ce8:	e76a      	b.n	8005bc0 <_vfiprintf_r+0x78>
 8005cea:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cee:	460c      	mov	r4, r1
 8005cf0:	2001      	movs	r0, #1
 8005cf2:	e7a8      	b.n	8005c46 <_vfiprintf_r+0xfe>
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	3401      	adds	r4, #1
 8005cf8:	9305      	str	r3, [sp, #20]
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	f04f 0c0a 	mov.w	ip, #10
 8005d00:	4620      	mov	r0, r4
 8005d02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d06:	3a30      	subs	r2, #48	@ 0x30
 8005d08:	2a09      	cmp	r2, #9
 8005d0a:	d903      	bls.n	8005d14 <_vfiprintf_r+0x1cc>
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d0c6      	beq.n	8005c9e <_vfiprintf_r+0x156>
 8005d10:	9105      	str	r1, [sp, #20]
 8005d12:	e7c4      	b.n	8005c9e <_vfiprintf_r+0x156>
 8005d14:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d18:	4604      	mov	r4, r0
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e7f0      	b.n	8005d00 <_vfiprintf_r+0x1b8>
 8005d1e:	ab03      	add	r3, sp, #12
 8005d20:	9300      	str	r3, [sp, #0]
 8005d22:	462a      	mov	r2, r5
 8005d24:	4b12      	ldr	r3, [pc, #72]	@ (8005d70 <_vfiprintf_r+0x228>)
 8005d26:	a904      	add	r1, sp, #16
 8005d28:	4630      	mov	r0, r6
 8005d2a:	f7fd fc4d 	bl	80035c8 <_printf_float>
 8005d2e:	4607      	mov	r7, r0
 8005d30:	1c78      	adds	r0, r7, #1
 8005d32:	d1d6      	bne.n	8005ce2 <_vfiprintf_r+0x19a>
 8005d34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d36:	07d9      	lsls	r1, r3, #31
 8005d38:	d405      	bmi.n	8005d46 <_vfiprintf_r+0x1fe>
 8005d3a:	89ab      	ldrh	r3, [r5, #12]
 8005d3c:	059a      	lsls	r2, r3, #22
 8005d3e:	d402      	bmi.n	8005d46 <_vfiprintf_r+0x1fe>
 8005d40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d42:	f7fe faa9 	bl	8004298 <__retarget_lock_release_recursive>
 8005d46:	89ab      	ldrh	r3, [r5, #12]
 8005d48:	065b      	lsls	r3, r3, #25
 8005d4a:	f53f af1f 	bmi.w	8005b8c <_vfiprintf_r+0x44>
 8005d4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d50:	e71e      	b.n	8005b90 <_vfiprintf_r+0x48>
 8005d52:	ab03      	add	r3, sp, #12
 8005d54:	9300      	str	r3, [sp, #0]
 8005d56:	462a      	mov	r2, r5
 8005d58:	4b05      	ldr	r3, [pc, #20]	@ (8005d70 <_vfiprintf_r+0x228>)
 8005d5a:	a904      	add	r1, sp, #16
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	f7fd fecb 	bl	8003af8 <_printf_i>
 8005d62:	e7e4      	b.n	8005d2e <_vfiprintf_r+0x1e6>
 8005d64:	080065b6 	.word	0x080065b6
 8005d68:	080065c0 	.word	0x080065c0
 8005d6c:	080035c9 	.word	0x080035c9
 8005d70:	08005b23 	.word	0x08005b23
 8005d74:	080065bc 	.word	0x080065bc

08005d78 <__sflush_r>:
 8005d78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d80:	0716      	lsls	r6, r2, #28
 8005d82:	4605      	mov	r5, r0
 8005d84:	460c      	mov	r4, r1
 8005d86:	d454      	bmi.n	8005e32 <__sflush_r+0xba>
 8005d88:	684b      	ldr	r3, [r1, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	dc02      	bgt.n	8005d94 <__sflush_r+0x1c>
 8005d8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	dd48      	ble.n	8005e26 <__sflush_r+0xae>
 8005d94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d96:	2e00      	cmp	r6, #0
 8005d98:	d045      	beq.n	8005e26 <__sflush_r+0xae>
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005da0:	682f      	ldr	r7, [r5, #0]
 8005da2:	6a21      	ldr	r1, [r4, #32]
 8005da4:	602b      	str	r3, [r5, #0]
 8005da6:	d030      	beq.n	8005e0a <__sflush_r+0x92>
 8005da8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005daa:	89a3      	ldrh	r3, [r4, #12]
 8005dac:	0759      	lsls	r1, r3, #29
 8005dae:	d505      	bpl.n	8005dbc <__sflush_r+0x44>
 8005db0:	6863      	ldr	r3, [r4, #4]
 8005db2:	1ad2      	subs	r2, r2, r3
 8005db4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005db6:	b10b      	cbz	r3, 8005dbc <__sflush_r+0x44>
 8005db8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005dba:	1ad2      	subs	r2, r2, r3
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005dc0:	6a21      	ldr	r1, [r4, #32]
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	47b0      	blx	r6
 8005dc6:	1c43      	adds	r3, r0, #1
 8005dc8:	89a3      	ldrh	r3, [r4, #12]
 8005dca:	d106      	bne.n	8005dda <__sflush_r+0x62>
 8005dcc:	6829      	ldr	r1, [r5, #0]
 8005dce:	291d      	cmp	r1, #29
 8005dd0:	d82b      	bhi.n	8005e2a <__sflush_r+0xb2>
 8005dd2:	4a2a      	ldr	r2, [pc, #168]	@ (8005e7c <__sflush_r+0x104>)
 8005dd4:	40ca      	lsrs	r2, r1
 8005dd6:	07d6      	lsls	r6, r2, #31
 8005dd8:	d527      	bpl.n	8005e2a <__sflush_r+0xb2>
 8005dda:	2200      	movs	r2, #0
 8005ddc:	6062      	str	r2, [r4, #4]
 8005dde:	04d9      	lsls	r1, r3, #19
 8005de0:	6922      	ldr	r2, [r4, #16]
 8005de2:	6022      	str	r2, [r4, #0]
 8005de4:	d504      	bpl.n	8005df0 <__sflush_r+0x78>
 8005de6:	1c42      	adds	r2, r0, #1
 8005de8:	d101      	bne.n	8005dee <__sflush_r+0x76>
 8005dea:	682b      	ldr	r3, [r5, #0]
 8005dec:	b903      	cbnz	r3, 8005df0 <__sflush_r+0x78>
 8005dee:	6560      	str	r0, [r4, #84]	@ 0x54
 8005df0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005df2:	602f      	str	r7, [r5, #0]
 8005df4:	b1b9      	cbz	r1, 8005e26 <__sflush_r+0xae>
 8005df6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005dfa:	4299      	cmp	r1, r3
 8005dfc:	d002      	beq.n	8005e04 <__sflush_r+0x8c>
 8005dfe:	4628      	mov	r0, r5
 8005e00:	f7ff f8a6 	bl	8004f50 <_free_r>
 8005e04:	2300      	movs	r3, #0
 8005e06:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e08:	e00d      	b.n	8005e26 <__sflush_r+0xae>
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	47b0      	blx	r6
 8005e10:	4602      	mov	r2, r0
 8005e12:	1c50      	adds	r0, r2, #1
 8005e14:	d1c9      	bne.n	8005daa <__sflush_r+0x32>
 8005e16:	682b      	ldr	r3, [r5, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d0c6      	beq.n	8005daa <__sflush_r+0x32>
 8005e1c:	2b1d      	cmp	r3, #29
 8005e1e:	d001      	beq.n	8005e24 <__sflush_r+0xac>
 8005e20:	2b16      	cmp	r3, #22
 8005e22:	d11e      	bne.n	8005e62 <__sflush_r+0xea>
 8005e24:	602f      	str	r7, [r5, #0]
 8005e26:	2000      	movs	r0, #0
 8005e28:	e022      	b.n	8005e70 <__sflush_r+0xf8>
 8005e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e2e:	b21b      	sxth	r3, r3
 8005e30:	e01b      	b.n	8005e6a <__sflush_r+0xf2>
 8005e32:	690f      	ldr	r7, [r1, #16]
 8005e34:	2f00      	cmp	r7, #0
 8005e36:	d0f6      	beq.n	8005e26 <__sflush_r+0xae>
 8005e38:	0793      	lsls	r3, r2, #30
 8005e3a:	680e      	ldr	r6, [r1, #0]
 8005e3c:	bf08      	it	eq
 8005e3e:	694b      	ldreq	r3, [r1, #20]
 8005e40:	600f      	str	r7, [r1, #0]
 8005e42:	bf18      	it	ne
 8005e44:	2300      	movne	r3, #0
 8005e46:	eba6 0807 	sub.w	r8, r6, r7
 8005e4a:	608b      	str	r3, [r1, #8]
 8005e4c:	f1b8 0f00 	cmp.w	r8, #0
 8005e50:	dde9      	ble.n	8005e26 <__sflush_r+0xae>
 8005e52:	6a21      	ldr	r1, [r4, #32]
 8005e54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005e56:	4643      	mov	r3, r8
 8005e58:	463a      	mov	r2, r7
 8005e5a:	4628      	mov	r0, r5
 8005e5c:	47b0      	blx	r6
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	dc08      	bgt.n	8005e74 <__sflush_r+0xfc>
 8005e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e6a:	81a3      	strh	r3, [r4, #12]
 8005e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e74:	4407      	add	r7, r0
 8005e76:	eba8 0800 	sub.w	r8, r8, r0
 8005e7a:	e7e7      	b.n	8005e4c <__sflush_r+0xd4>
 8005e7c:	20400001 	.word	0x20400001

08005e80 <_fflush_r>:
 8005e80:	b538      	push	{r3, r4, r5, lr}
 8005e82:	690b      	ldr	r3, [r1, #16]
 8005e84:	4605      	mov	r5, r0
 8005e86:	460c      	mov	r4, r1
 8005e88:	b913      	cbnz	r3, 8005e90 <_fflush_r+0x10>
 8005e8a:	2500      	movs	r5, #0
 8005e8c:	4628      	mov	r0, r5
 8005e8e:	bd38      	pop	{r3, r4, r5, pc}
 8005e90:	b118      	cbz	r0, 8005e9a <_fflush_r+0x1a>
 8005e92:	6a03      	ldr	r3, [r0, #32]
 8005e94:	b90b      	cbnz	r3, 8005e9a <_fflush_r+0x1a>
 8005e96:	f7fd ffd9 	bl	8003e4c <__sinit>
 8005e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d0f3      	beq.n	8005e8a <_fflush_r+0xa>
 8005ea2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005ea4:	07d0      	lsls	r0, r2, #31
 8005ea6:	d404      	bmi.n	8005eb2 <_fflush_r+0x32>
 8005ea8:	0599      	lsls	r1, r3, #22
 8005eaa:	d402      	bmi.n	8005eb2 <_fflush_r+0x32>
 8005eac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005eae:	f7fe f9f2 	bl	8004296 <__retarget_lock_acquire_recursive>
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	4621      	mov	r1, r4
 8005eb6:	f7ff ff5f 	bl	8005d78 <__sflush_r>
 8005eba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ebc:	07da      	lsls	r2, r3, #31
 8005ebe:	4605      	mov	r5, r0
 8005ec0:	d4e4      	bmi.n	8005e8c <_fflush_r+0xc>
 8005ec2:	89a3      	ldrh	r3, [r4, #12]
 8005ec4:	059b      	lsls	r3, r3, #22
 8005ec6:	d4e1      	bmi.n	8005e8c <_fflush_r+0xc>
 8005ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005eca:	f7fe f9e5 	bl	8004298 <__retarget_lock_release_recursive>
 8005ece:	e7dd      	b.n	8005e8c <_fflush_r+0xc>

08005ed0 <__swhatbuf_r>:
 8005ed0:	b570      	push	{r4, r5, r6, lr}
 8005ed2:	460c      	mov	r4, r1
 8005ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ed8:	2900      	cmp	r1, #0
 8005eda:	b096      	sub	sp, #88	@ 0x58
 8005edc:	4615      	mov	r5, r2
 8005ede:	461e      	mov	r6, r3
 8005ee0:	da0d      	bge.n	8005efe <__swhatbuf_r+0x2e>
 8005ee2:	89a3      	ldrh	r3, [r4, #12]
 8005ee4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005ee8:	f04f 0100 	mov.w	r1, #0
 8005eec:	bf14      	ite	ne
 8005eee:	2340      	movne	r3, #64	@ 0x40
 8005ef0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005ef4:	2000      	movs	r0, #0
 8005ef6:	6031      	str	r1, [r6, #0]
 8005ef8:	602b      	str	r3, [r5, #0]
 8005efa:	b016      	add	sp, #88	@ 0x58
 8005efc:	bd70      	pop	{r4, r5, r6, pc}
 8005efe:	466a      	mov	r2, sp
 8005f00:	f000 f896 	bl	8006030 <_fstat_r>
 8005f04:	2800      	cmp	r0, #0
 8005f06:	dbec      	blt.n	8005ee2 <__swhatbuf_r+0x12>
 8005f08:	9901      	ldr	r1, [sp, #4]
 8005f0a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005f0e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005f12:	4259      	negs	r1, r3
 8005f14:	4159      	adcs	r1, r3
 8005f16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f1a:	e7eb      	b.n	8005ef4 <__swhatbuf_r+0x24>

08005f1c <__smakebuf_r>:
 8005f1c:	898b      	ldrh	r3, [r1, #12]
 8005f1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f20:	079d      	lsls	r5, r3, #30
 8005f22:	4606      	mov	r6, r0
 8005f24:	460c      	mov	r4, r1
 8005f26:	d507      	bpl.n	8005f38 <__smakebuf_r+0x1c>
 8005f28:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005f2c:	6023      	str	r3, [r4, #0]
 8005f2e:	6123      	str	r3, [r4, #16]
 8005f30:	2301      	movs	r3, #1
 8005f32:	6163      	str	r3, [r4, #20]
 8005f34:	b003      	add	sp, #12
 8005f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f38:	ab01      	add	r3, sp, #4
 8005f3a:	466a      	mov	r2, sp
 8005f3c:	f7ff ffc8 	bl	8005ed0 <__swhatbuf_r>
 8005f40:	9f00      	ldr	r7, [sp, #0]
 8005f42:	4605      	mov	r5, r0
 8005f44:	4639      	mov	r1, r7
 8005f46:	4630      	mov	r0, r6
 8005f48:	f7ff f876 	bl	8005038 <_malloc_r>
 8005f4c:	b948      	cbnz	r0, 8005f62 <__smakebuf_r+0x46>
 8005f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f52:	059a      	lsls	r2, r3, #22
 8005f54:	d4ee      	bmi.n	8005f34 <__smakebuf_r+0x18>
 8005f56:	f023 0303 	bic.w	r3, r3, #3
 8005f5a:	f043 0302 	orr.w	r3, r3, #2
 8005f5e:	81a3      	strh	r3, [r4, #12]
 8005f60:	e7e2      	b.n	8005f28 <__smakebuf_r+0xc>
 8005f62:	89a3      	ldrh	r3, [r4, #12]
 8005f64:	6020      	str	r0, [r4, #0]
 8005f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f6a:	81a3      	strh	r3, [r4, #12]
 8005f6c:	9b01      	ldr	r3, [sp, #4]
 8005f6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005f72:	b15b      	cbz	r3, 8005f8c <__smakebuf_r+0x70>
 8005f74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f78:	4630      	mov	r0, r6
 8005f7a:	f000 f86b 	bl	8006054 <_isatty_r>
 8005f7e:	b128      	cbz	r0, 8005f8c <__smakebuf_r+0x70>
 8005f80:	89a3      	ldrh	r3, [r4, #12]
 8005f82:	f023 0303 	bic.w	r3, r3, #3
 8005f86:	f043 0301 	orr.w	r3, r3, #1
 8005f8a:	81a3      	strh	r3, [r4, #12]
 8005f8c:	89a3      	ldrh	r3, [r4, #12]
 8005f8e:	431d      	orrs	r5, r3
 8005f90:	81a5      	strh	r5, [r4, #12]
 8005f92:	e7cf      	b.n	8005f34 <__smakebuf_r+0x18>

08005f94 <_putc_r>:
 8005f94:	b570      	push	{r4, r5, r6, lr}
 8005f96:	460d      	mov	r5, r1
 8005f98:	4614      	mov	r4, r2
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	b118      	cbz	r0, 8005fa6 <_putc_r+0x12>
 8005f9e:	6a03      	ldr	r3, [r0, #32]
 8005fa0:	b90b      	cbnz	r3, 8005fa6 <_putc_r+0x12>
 8005fa2:	f7fd ff53 	bl	8003e4c <__sinit>
 8005fa6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fa8:	07d8      	lsls	r0, r3, #31
 8005faa:	d405      	bmi.n	8005fb8 <_putc_r+0x24>
 8005fac:	89a3      	ldrh	r3, [r4, #12]
 8005fae:	0599      	lsls	r1, r3, #22
 8005fb0:	d402      	bmi.n	8005fb8 <_putc_r+0x24>
 8005fb2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fb4:	f7fe f96f 	bl	8004296 <__retarget_lock_acquire_recursive>
 8005fb8:	68a3      	ldr	r3, [r4, #8]
 8005fba:	3b01      	subs	r3, #1
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	60a3      	str	r3, [r4, #8]
 8005fc0:	da05      	bge.n	8005fce <_putc_r+0x3a>
 8005fc2:	69a2      	ldr	r2, [r4, #24]
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	db12      	blt.n	8005fee <_putc_r+0x5a>
 8005fc8:	b2eb      	uxtb	r3, r5
 8005fca:	2b0a      	cmp	r3, #10
 8005fcc:	d00f      	beq.n	8005fee <_putc_r+0x5a>
 8005fce:	6823      	ldr	r3, [r4, #0]
 8005fd0:	1c5a      	adds	r2, r3, #1
 8005fd2:	6022      	str	r2, [r4, #0]
 8005fd4:	701d      	strb	r5, [r3, #0]
 8005fd6:	b2ed      	uxtb	r5, r5
 8005fd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fda:	07da      	lsls	r2, r3, #31
 8005fdc:	d405      	bmi.n	8005fea <_putc_r+0x56>
 8005fde:	89a3      	ldrh	r3, [r4, #12]
 8005fe0:	059b      	lsls	r3, r3, #22
 8005fe2:	d402      	bmi.n	8005fea <_putc_r+0x56>
 8005fe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fe6:	f7fe f957 	bl	8004298 <__retarget_lock_release_recursive>
 8005fea:	4628      	mov	r0, r5
 8005fec:	bd70      	pop	{r4, r5, r6, pc}
 8005fee:	4629      	mov	r1, r5
 8005ff0:	4622      	mov	r2, r4
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	f7fe f83d 	bl	8004072 <__swbuf_r>
 8005ff8:	4605      	mov	r5, r0
 8005ffa:	e7ed      	b.n	8005fd8 <_putc_r+0x44>

08005ffc <memmove>:
 8005ffc:	4288      	cmp	r0, r1
 8005ffe:	b510      	push	{r4, lr}
 8006000:	eb01 0402 	add.w	r4, r1, r2
 8006004:	d902      	bls.n	800600c <memmove+0x10>
 8006006:	4284      	cmp	r4, r0
 8006008:	4623      	mov	r3, r4
 800600a:	d807      	bhi.n	800601c <memmove+0x20>
 800600c:	1e43      	subs	r3, r0, #1
 800600e:	42a1      	cmp	r1, r4
 8006010:	d008      	beq.n	8006024 <memmove+0x28>
 8006012:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006016:	f803 2f01 	strb.w	r2, [r3, #1]!
 800601a:	e7f8      	b.n	800600e <memmove+0x12>
 800601c:	4402      	add	r2, r0
 800601e:	4601      	mov	r1, r0
 8006020:	428a      	cmp	r2, r1
 8006022:	d100      	bne.n	8006026 <memmove+0x2a>
 8006024:	bd10      	pop	{r4, pc}
 8006026:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800602a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800602e:	e7f7      	b.n	8006020 <memmove+0x24>

08006030 <_fstat_r>:
 8006030:	b538      	push	{r3, r4, r5, lr}
 8006032:	4d07      	ldr	r5, [pc, #28]	@ (8006050 <_fstat_r+0x20>)
 8006034:	2300      	movs	r3, #0
 8006036:	4604      	mov	r4, r0
 8006038:	4608      	mov	r0, r1
 800603a:	4611      	mov	r1, r2
 800603c:	602b      	str	r3, [r5, #0]
 800603e:	f7fb fda1 	bl	8001b84 <_fstat>
 8006042:	1c43      	adds	r3, r0, #1
 8006044:	d102      	bne.n	800604c <_fstat_r+0x1c>
 8006046:	682b      	ldr	r3, [r5, #0]
 8006048:	b103      	cbz	r3, 800604c <_fstat_r+0x1c>
 800604a:	6023      	str	r3, [r4, #0]
 800604c:	bd38      	pop	{r3, r4, r5, pc}
 800604e:	bf00      	nop
 8006050:	20000e64 	.word	0x20000e64

08006054 <_isatty_r>:
 8006054:	b538      	push	{r3, r4, r5, lr}
 8006056:	4d06      	ldr	r5, [pc, #24]	@ (8006070 <_isatty_r+0x1c>)
 8006058:	2300      	movs	r3, #0
 800605a:	4604      	mov	r4, r0
 800605c:	4608      	mov	r0, r1
 800605e:	602b      	str	r3, [r5, #0]
 8006060:	f7fb fd95 	bl	8001b8e <_isatty>
 8006064:	1c43      	adds	r3, r0, #1
 8006066:	d102      	bne.n	800606e <_isatty_r+0x1a>
 8006068:	682b      	ldr	r3, [r5, #0]
 800606a:	b103      	cbz	r3, 800606e <_isatty_r+0x1a>
 800606c:	6023      	str	r3, [r4, #0]
 800606e:	bd38      	pop	{r3, r4, r5, pc}
 8006070:	20000e64 	.word	0x20000e64

08006074 <_sbrk_r>:
 8006074:	b538      	push	{r3, r4, r5, lr}
 8006076:	4d06      	ldr	r5, [pc, #24]	@ (8006090 <_sbrk_r+0x1c>)
 8006078:	2300      	movs	r3, #0
 800607a:	4604      	mov	r4, r0
 800607c:	4608      	mov	r0, r1
 800607e:	602b      	str	r3, [r5, #0]
 8006080:	f7fb fd8a 	bl	8001b98 <_sbrk>
 8006084:	1c43      	adds	r3, r0, #1
 8006086:	d102      	bne.n	800608e <_sbrk_r+0x1a>
 8006088:	682b      	ldr	r3, [r5, #0]
 800608a:	b103      	cbz	r3, 800608e <_sbrk_r+0x1a>
 800608c:	6023      	str	r3, [r4, #0]
 800608e:	bd38      	pop	{r3, r4, r5, pc}
 8006090:	20000e64 	.word	0x20000e64

08006094 <memcpy>:
 8006094:	440a      	add	r2, r1
 8006096:	4291      	cmp	r1, r2
 8006098:	f100 33ff 	add.w	r3, r0, #4294967295
 800609c:	d100      	bne.n	80060a0 <memcpy+0xc>
 800609e:	4770      	bx	lr
 80060a0:	b510      	push	{r4, lr}
 80060a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060aa:	4291      	cmp	r1, r2
 80060ac:	d1f9      	bne.n	80060a2 <memcpy+0xe>
 80060ae:	bd10      	pop	{r4, pc}

080060b0 <__assert_func>:
 80060b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80060b2:	4614      	mov	r4, r2
 80060b4:	461a      	mov	r2, r3
 80060b6:	4b09      	ldr	r3, [pc, #36]	@ (80060dc <__assert_func+0x2c>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4605      	mov	r5, r0
 80060bc:	68d8      	ldr	r0, [r3, #12]
 80060be:	b14c      	cbz	r4, 80060d4 <__assert_func+0x24>
 80060c0:	4b07      	ldr	r3, [pc, #28]	@ (80060e0 <__assert_func+0x30>)
 80060c2:	9100      	str	r1, [sp, #0]
 80060c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80060c8:	4906      	ldr	r1, [pc, #24]	@ (80060e4 <__assert_func+0x34>)
 80060ca:	462b      	mov	r3, r5
 80060cc:	f000 f870 	bl	80061b0 <fiprintf>
 80060d0:	f000 f880 	bl	80061d4 <abort>
 80060d4:	4b04      	ldr	r3, [pc, #16]	@ (80060e8 <__assert_func+0x38>)
 80060d6:	461c      	mov	r4, r3
 80060d8:	e7f3      	b.n	80060c2 <__assert_func+0x12>
 80060da:	bf00      	nop
 80060dc:	20000018 	.word	0x20000018
 80060e0:	080065d1 	.word	0x080065d1
 80060e4:	080065de 	.word	0x080065de
 80060e8:	0800660c 	.word	0x0800660c

080060ec <_calloc_r>:
 80060ec:	b570      	push	{r4, r5, r6, lr}
 80060ee:	fba1 5402 	umull	r5, r4, r1, r2
 80060f2:	b934      	cbnz	r4, 8006102 <_calloc_r+0x16>
 80060f4:	4629      	mov	r1, r5
 80060f6:	f7fe ff9f 	bl	8005038 <_malloc_r>
 80060fa:	4606      	mov	r6, r0
 80060fc:	b928      	cbnz	r0, 800610a <_calloc_r+0x1e>
 80060fe:	4630      	mov	r0, r6
 8006100:	bd70      	pop	{r4, r5, r6, pc}
 8006102:	220c      	movs	r2, #12
 8006104:	6002      	str	r2, [r0, #0]
 8006106:	2600      	movs	r6, #0
 8006108:	e7f9      	b.n	80060fe <_calloc_r+0x12>
 800610a:	462a      	mov	r2, r5
 800610c:	4621      	mov	r1, r4
 800610e:	f7fe f845 	bl	800419c <memset>
 8006112:	e7f4      	b.n	80060fe <_calloc_r+0x12>

08006114 <__ascii_mbtowc>:
 8006114:	b082      	sub	sp, #8
 8006116:	b901      	cbnz	r1, 800611a <__ascii_mbtowc+0x6>
 8006118:	a901      	add	r1, sp, #4
 800611a:	b142      	cbz	r2, 800612e <__ascii_mbtowc+0x1a>
 800611c:	b14b      	cbz	r3, 8006132 <__ascii_mbtowc+0x1e>
 800611e:	7813      	ldrb	r3, [r2, #0]
 8006120:	600b      	str	r3, [r1, #0]
 8006122:	7812      	ldrb	r2, [r2, #0]
 8006124:	1e10      	subs	r0, r2, #0
 8006126:	bf18      	it	ne
 8006128:	2001      	movne	r0, #1
 800612a:	b002      	add	sp, #8
 800612c:	4770      	bx	lr
 800612e:	4610      	mov	r0, r2
 8006130:	e7fb      	b.n	800612a <__ascii_mbtowc+0x16>
 8006132:	f06f 0001 	mvn.w	r0, #1
 8006136:	e7f8      	b.n	800612a <__ascii_mbtowc+0x16>

08006138 <_realloc_r>:
 8006138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800613c:	4607      	mov	r7, r0
 800613e:	4614      	mov	r4, r2
 8006140:	460d      	mov	r5, r1
 8006142:	b921      	cbnz	r1, 800614e <_realloc_r+0x16>
 8006144:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006148:	4611      	mov	r1, r2
 800614a:	f7fe bf75 	b.w	8005038 <_malloc_r>
 800614e:	b92a      	cbnz	r2, 800615c <_realloc_r+0x24>
 8006150:	f7fe fefe 	bl	8004f50 <_free_r>
 8006154:	4625      	mov	r5, r4
 8006156:	4628      	mov	r0, r5
 8006158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800615c:	f000 f841 	bl	80061e2 <_malloc_usable_size_r>
 8006160:	4284      	cmp	r4, r0
 8006162:	4606      	mov	r6, r0
 8006164:	d802      	bhi.n	800616c <_realloc_r+0x34>
 8006166:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800616a:	d8f4      	bhi.n	8006156 <_realloc_r+0x1e>
 800616c:	4621      	mov	r1, r4
 800616e:	4638      	mov	r0, r7
 8006170:	f7fe ff62 	bl	8005038 <_malloc_r>
 8006174:	4680      	mov	r8, r0
 8006176:	b908      	cbnz	r0, 800617c <_realloc_r+0x44>
 8006178:	4645      	mov	r5, r8
 800617a:	e7ec      	b.n	8006156 <_realloc_r+0x1e>
 800617c:	42b4      	cmp	r4, r6
 800617e:	4622      	mov	r2, r4
 8006180:	4629      	mov	r1, r5
 8006182:	bf28      	it	cs
 8006184:	4632      	movcs	r2, r6
 8006186:	f7ff ff85 	bl	8006094 <memcpy>
 800618a:	4629      	mov	r1, r5
 800618c:	4638      	mov	r0, r7
 800618e:	f7fe fedf 	bl	8004f50 <_free_r>
 8006192:	e7f1      	b.n	8006178 <_realloc_r+0x40>

08006194 <__ascii_wctomb>:
 8006194:	4603      	mov	r3, r0
 8006196:	4608      	mov	r0, r1
 8006198:	b141      	cbz	r1, 80061ac <__ascii_wctomb+0x18>
 800619a:	2aff      	cmp	r2, #255	@ 0xff
 800619c:	d904      	bls.n	80061a8 <__ascii_wctomb+0x14>
 800619e:	228a      	movs	r2, #138	@ 0x8a
 80061a0:	601a      	str	r2, [r3, #0]
 80061a2:	f04f 30ff 	mov.w	r0, #4294967295
 80061a6:	4770      	bx	lr
 80061a8:	700a      	strb	r2, [r1, #0]
 80061aa:	2001      	movs	r0, #1
 80061ac:	4770      	bx	lr
	...

080061b0 <fiprintf>:
 80061b0:	b40e      	push	{r1, r2, r3}
 80061b2:	b503      	push	{r0, r1, lr}
 80061b4:	4601      	mov	r1, r0
 80061b6:	ab03      	add	r3, sp, #12
 80061b8:	4805      	ldr	r0, [pc, #20]	@ (80061d0 <fiprintf+0x20>)
 80061ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80061be:	6800      	ldr	r0, [r0, #0]
 80061c0:	9301      	str	r3, [sp, #4]
 80061c2:	f7ff fcc1 	bl	8005b48 <_vfiprintf_r>
 80061c6:	b002      	add	sp, #8
 80061c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80061cc:	b003      	add	sp, #12
 80061ce:	4770      	bx	lr
 80061d0:	20000018 	.word	0x20000018

080061d4 <abort>:
 80061d4:	b508      	push	{r3, lr}
 80061d6:	2006      	movs	r0, #6
 80061d8:	f000 f834 	bl	8006244 <raise>
 80061dc:	2001      	movs	r0, #1
 80061de:	f7fb fcb8 	bl	8001b52 <_exit>

080061e2 <_malloc_usable_size_r>:
 80061e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061e6:	1f18      	subs	r0, r3, #4
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	bfbc      	itt	lt
 80061ec:	580b      	ldrlt	r3, [r1, r0]
 80061ee:	18c0      	addlt	r0, r0, r3
 80061f0:	4770      	bx	lr

080061f2 <_raise_r>:
 80061f2:	291f      	cmp	r1, #31
 80061f4:	b538      	push	{r3, r4, r5, lr}
 80061f6:	4605      	mov	r5, r0
 80061f8:	460c      	mov	r4, r1
 80061fa:	d904      	bls.n	8006206 <_raise_r+0x14>
 80061fc:	2316      	movs	r3, #22
 80061fe:	6003      	str	r3, [r0, #0]
 8006200:	f04f 30ff 	mov.w	r0, #4294967295
 8006204:	bd38      	pop	{r3, r4, r5, pc}
 8006206:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006208:	b112      	cbz	r2, 8006210 <_raise_r+0x1e>
 800620a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800620e:	b94b      	cbnz	r3, 8006224 <_raise_r+0x32>
 8006210:	4628      	mov	r0, r5
 8006212:	f000 f831 	bl	8006278 <_getpid_r>
 8006216:	4622      	mov	r2, r4
 8006218:	4601      	mov	r1, r0
 800621a:	4628      	mov	r0, r5
 800621c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006220:	f000 b818 	b.w	8006254 <_kill_r>
 8006224:	2b01      	cmp	r3, #1
 8006226:	d00a      	beq.n	800623e <_raise_r+0x4c>
 8006228:	1c59      	adds	r1, r3, #1
 800622a:	d103      	bne.n	8006234 <_raise_r+0x42>
 800622c:	2316      	movs	r3, #22
 800622e:	6003      	str	r3, [r0, #0]
 8006230:	2001      	movs	r0, #1
 8006232:	e7e7      	b.n	8006204 <_raise_r+0x12>
 8006234:	2100      	movs	r1, #0
 8006236:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800623a:	4620      	mov	r0, r4
 800623c:	4798      	blx	r3
 800623e:	2000      	movs	r0, #0
 8006240:	e7e0      	b.n	8006204 <_raise_r+0x12>
	...

08006244 <raise>:
 8006244:	4b02      	ldr	r3, [pc, #8]	@ (8006250 <raise+0xc>)
 8006246:	4601      	mov	r1, r0
 8006248:	6818      	ldr	r0, [r3, #0]
 800624a:	f7ff bfd2 	b.w	80061f2 <_raise_r>
 800624e:	bf00      	nop
 8006250:	20000018 	.word	0x20000018

08006254 <_kill_r>:
 8006254:	b538      	push	{r3, r4, r5, lr}
 8006256:	4d07      	ldr	r5, [pc, #28]	@ (8006274 <_kill_r+0x20>)
 8006258:	2300      	movs	r3, #0
 800625a:	4604      	mov	r4, r0
 800625c:	4608      	mov	r0, r1
 800625e:	4611      	mov	r1, r2
 8006260:	602b      	str	r3, [r5, #0]
 8006262:	f7fb fc6e 	bl	8001b42 <_kill>
 8006266:	1c43      	adds	r3, r0, #1
 8006268:	d102      	bne.n	8006270 <_kill_r+0x1c>
 800626a:	682b      	ldr	r3, [r5, #0]
 800626c:	b103      	cbz	r3, 8006270 <_kill_r+0x1c>
 800626e:	6023      	str	r3, [r4, #0]
 8006270:	bd38      	pop	{r3, r4, r5, pc}
 8006272:	bf00      	nop
 8006274:	20000e64 	.word	0x20000e64

08006278 <_getpid_r>:
 8006278:	f7fb bc61 	b.w	8001b3e <_getpid>

0800627c <_init>:
 800627c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627e:	bf00      	nop
 8006280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006282:	bc08      	pop	{r3}
 8006284:	469e      	mov	lr, r3
 8006286:	4770      	bx	lr

08006288 <_fini>:
 8006288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628a:	bf00      	nop
 800628c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800628e:	bc08      	pop	{r3}
 8006290:	469e      	mov	lr, r3
 8006292:	4770      	bx	lr
