$date
	Sat Oct 22 23:45:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#943643
b10101 !
1"
#943646
b10101 &
b10101 %
1$
#943647
0"
#943650
b1000000 &
b1000000 %
#943654
b100000 &
b100000 %
#943658
b10000 &
b10000 %
#943662
b1000 &
b1000 %
#943666
b100 &
b100 %
#943670
b10 &
b10 %
#943674
b1 &
b1 %
1#
#943678
b0 &
0#
b0 %
0$
#1969586
b10011 &
b10011 %
1$
b10011 !
1"
#1969587
0"
#1969590
b111010 &
b111010 %
#1969594
b11101 &
b11101 %
#1969598
b1011000 &
b1011000 %
#1969602
b101100 &
b101100 %
#1969606
b10110 &
b10110 %
#1969610
b1011 &
b1011 %
#1969614
b100010 &
b100010 %
#1969618
b10001 &
b10001 %
#1969622
b110100 &
b110100 %
#1969626
b11010 &
b11010 %
#1969630
b1101 &
b1101 %
#1969634
b101000 &
b101000 %
#1969638
b10100 &
b10100 %
#1969642
b1010 &
b1010 %
#1969646
b101 &
b101 %
#1969650
b10000 &
b10000 %
#1969654
b1000 &
b1000 %
#1969658
b100 &
b100 %
#1969662
b10 &
b10 %
#1969666
b1 &
b1 %
1#
#1969670
b0 &
0#
b0 %
0$
#2951788
b10 !
1"
#2951790
b10 &
b10 %
1$
#2951791
0"
#2951794
b1 &
b1 %
1#
#2951798
b0 &
0#
b0 %
0$
#4500012
