Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun 20 08:00:35 2024
| Host         : kanai-CFSR3-1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/kanai/reserch/pycmpgen/comp2_1project/timing_report32_12.txt
| Design       : compressor2_1_32_12_shiftregister
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  384         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (384)
5. checking no_input_delay (32)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 384 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[11]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[10]/C
src31_reg[11]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (384)
--------------------------------------------------
 There are 384 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[11]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[10]/D
src31_reg[11]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

in_data0
in_data1
in_data10
in_data11
in_data12
in_data13
in_data14
in_data15
in_data16
in_data17
in_data18
in_data19
in_data2
in_data20
in_data21
in_data22
in_data23
in_data24
in_data25
in_data26
in_data27
in_data28
in_data29
in_data3
in_data30
in_data31
in_data4
in_data5
in_data6
in_data7
in_data8
in_data9

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

dst[0]
dst[10]
dst[11]
dst[12]
dst[13]
dst[14]
dst[15]
dst[16]
dst[1]
dst[2]
dst[3]
dst[4]
dst[5]
dst[6]
dst[7]
dst[8]
dst[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  401          inf        0.000                      0                  401           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           401 Endpoints
Min Delay           401 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.326ns  (logic 5.508ns (48.635%)  route 5.818ns (51.365%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.970     1.311    compressor2_1_32_12/compressor_inst/gpc14/src0[4]
    SLICE_X4Y63                                                       r  compressor2_1_32_12/compressor_inst/gpc14/lut5_prop1/I3
    SLICE_X4Y63          LUT5 (Prop_lut5_I3_O)        0.097     1.408 r  compressor2_1_32_12/compressor_inst/gpc14/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.408    compressor2_1_32_12/compressor_inst/gpc14/lut5_prop1_n_0
    SLICE_X4Y63                                                       r  compressor2_1_32_12/compressor_inst/gpc14/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.820 r  compressor2_1_32_12/compressor_inst/gpc14/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.929     2.749    compressor2_1_32_12/compressor_inst/gpc130/lut4_prop1_0[0]
    SLICE_X8Y67                                                       r  compressor2_1_32_12/compressor_inst/gpc130/lut4_prop1/I3
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.097     2.846 r  compressor2_1_32_12/compressor_inst/gpc130/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.846    compressor2_1_32_12/compressor_inst/gpc130/lut4_prop1_n_0
    SLICE_X8Y67                                                       r  compressor2_1_32_12/compressor_inst/gpc130/carry4_inst0/S[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.248 r  compressor2_1_32_12/compressor_inst/gpc130/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.075     4.323    compressor2_1_32_12/compressor_inst/gpc182/lut6_2_inst2/I4
    SLICE_X7Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc182/lut6_2_inst2/LUT5/I4
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.107     4.430 r  compressor2_1_32_12/compressor_inst/gpc182/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     4.430    compressor2_1_32_12/compressor_inst/gpc182/lut6_2_inst2_n_0
    SLICE_X7Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc182/carry4_inst0/DI[2]
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     4.721 r  compressor2_1_32_12/compressor_inst/gpc182/carry4_inst0/O[3]
                         net (fo=4, routed)           0.982     5.702    compressor2_1_32_12/compressor_inst/gpc220/dst[1]
    SLICE_X6Y69                                                       r  compressor2_1_32_12/compressor_inst/gpc220/lut5_prop1/I4
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.234     5.936 r  compressor2_1_32_12/compressor_inst/gpc220/lut5_prop1/O
                         net (fo=1, routed)           0.000     5.936    compressor2_1_32_12/compressor_inst/gpc220/lut5_prop1_n_0
    SLICE_X6Y69                                                       r  compressor2_1_32_12/compressor_inst/gpc220/carry4_inst0/S[1]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.417 r  compressor2_1_32_12/compressor_inst/gpc220/carry4_inst0/O[3]
                         net (fo=1, routed)           0.524     6.941    compressor2_1_32_12/rowadder2_1inst/src0[15]
    SLICE_X2Y68                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_15_12/S[3]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.506     7.447 r  compressor2_1_32_12/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     7.447    compressor2_1_32_12/rowadder2_1inst/carryout[15]
    SLICE_X2Y69                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_19_16/CI
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.604 r  compressor2_1_32_12/rowadder2_1inst/carry4_19_16/O[0]
                         net (fo=1, routed)           1.339     8.943    dst_OBUF[16]
    U17                                                               r  dst_OBUF[16]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.383    11.326 r  dst_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.326    dst[16]
    U17                                                               r  dst[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.307ns  (logic 5.718ns (50.574%)  route 5.588ns (49.426%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           1.189     1.530    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/I1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/I1
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.097     1.627 r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.627    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0_n_1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.079 r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.609     2.688    compressor2_1_32_12/compressor_inst/gpc124/stage1_3[0]
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/I3
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.234     2.922 r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.922    compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0_n_0
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.225 r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/O[1]
                         net (fo=4, routed)           0.926     4.151    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/I2
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/I2
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.376 r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.376    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0_n_1
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.679 r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/O[1]
                         net (fo=4, routed)           0.710     5.389    compressor2_1_32_12/compressor_inst/gpc217/src0[4]
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/I3
    SLICE_X3Y66          LUT5 (Prop_lut5_I3_O)        0.225     5.614 r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/O
                         net (fo=1, routed)           0.000     5.614    compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1_n_0
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.026 r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.818     6.844    compressor2_1_32_12/rowadder2_1inst/src0[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.097     6.941 r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     6.941    compressor2_1_32_12/rowadder2_1inst/prop[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.343 r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     7.343    compressor2_1_32_12/rowadder2_1inst/carryout[11]
    SLICE_X2Y68                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.580 r  compressor2_1_32_12/rowadder2_1inst/carry4_15_12/O[3]
                         net (fo=1, routed)           1.336     8.916    dst_OBUF[15]
    U18                                                               r  dst_OBUF[15]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.390    11.307 r  dst_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.307    dst[15]
    U18                                                               r  dst[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.292ns  (logic 5.701ns (50.488%)  route 5.591ns (49.512%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           1.189     1.530    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/I1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/I1
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.097     1.627 r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.627    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0_n_1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.079 r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.609     2.688    compressor2_1_32_12/compressor_inst/gpc124/stage1_3[0]
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/I3
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.234     2.922 r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.922    compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0_n_0
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.225 r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/O[1]
                         net (fo=4, routed)           0.926     4.151    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/I2
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/I2
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.376 r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.376    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0_n_1
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.679 r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/O[1]
                         net (fo=4, routed)           0.710     5.389    compressor2_1_32_12/compressor_inst/gpc217/src0[4]
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/I3
    SLICE_X3Y66          LUT5 (Prop_lut5_I3_O)        0.225     5.614 r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/O
                         net (fo=1, routed)           0.000     5.614    compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1_n_0
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.026 r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.818     6.844    compressor2_1_32_12/rowadder2_1inst/src0[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.097     6.941 r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     6.941    compressor2_1_32_12/rowadder2_1inst/prop[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.343 r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     7.343    compressor2_1_32_12/rowadder2_1inst/carryout[11]
    SLICE_X2Y68                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.566 r  compressor2_1_32_12/rowadder2_1inst/carry4_15_12/O[1]
                         net (fo=1, routed)           1.339     8.905    dst_OBUF[13]
    V17                                                               r  dst_OBUF[13]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.387    11.292 r  dst_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.292    dst[13]
    V17                                                               r  dst[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.268ns  (logic 5.663ns (50.256%)  route 5.605ns (49.744%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           1.189     1.530    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/I1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/I1
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.097     1.627 r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.627    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0_n_1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.079 r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.609     2.688    compressor2_1_32_12/compressor_inst/gpc124/stage1_3[0]
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/I3
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.234     2.922 r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.922    compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0_n_0
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.225 r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/O[1]
                         net (fo=4, routed)           0.926     4.151    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/I2
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/I2
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.376 r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.376    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0_n_1
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.679 r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/O[1]
                         net (fo=4, routed)           0.710     5.389    compressor2_1_32_12/compressor_inst/gpc217/src0[4]
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/I3
    SLICE_X3Y66          LUT5 (Prop_lut5_I3_O)        0.225     5.614 r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/O
                         net (fo=1, routed)           0.000     5.614    compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1_n_0
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.026 r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.818     6.844    compressor2_1_32_12/rowadder2_1inst/src0[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.097     6.941 r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     6.941    compressor2_1_32_12/rowadder2_1inst/prop[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.343 r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     7.343    compressor2_1_32_12/rowadder2_1inst/carryout[11]
    SLICE_X2Y68                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.523 r  compressor2_1_32_12/rowadder2_1inst/carry4_15_12/O[2]
                         net (fo=1, routed)           1.353     8.876    dst_OBUF[14]
    U16                                                               r  dst_OBUF[14]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.392    11.268 r  dst_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.268    dst[14]
    U16                                                               r  dst[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.258ns  (logic 5.755ns (51.116%)  route 5.504ns (48.884%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           1.189     1.530    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/I1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/I1
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.097     1.627 r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.627    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0_n_1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.079 r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.609     2.688    compressor2_1_32_12/compressor_inst/gpc124/stage1_3[0]
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/I3
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.234     2.922 r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.922    compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0_n_0
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.225 r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/O[1]
                         net (fo=4, routed)           0.926     4.151    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/I2
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/I2
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.376 r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.376    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0_n_1
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.679 r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/O[1]
                         net (fo=4, routed)           0.710     5.389    compressor2_1_32_12/compressor_inst/gpc217/src0[4]
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/I3
    SLICE_X3Y66          LUT5 (Prop_lut5_I3_O)        0.225     5.614 r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/O
                         net (fo=1, routed)           0.000     5.614    compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1_n_0
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.046 r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/O[2]
                         net (fo=2, routed)           0.596     6.642    compressor2_1_32_12/rowadder2_1inst/src0[7]
    SLICE_X2Y66                                                       r  compressor2_1_32_12/rowadder2_1inst/lut_7_prop/I0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.230     6.872 r  compressor2_1_32_12/rowadder2_1inst/lut_7_prop/O
                         net (fo=1, routed)           0.000     6.872    compressor2_1_32_12/rowadder2_1inst/prop[7]
    SLICE_X2Y66                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_7_4/S[3]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.156 r  compressor2_1_32_12/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.156    compressor2_1_32_12/rowadder2_1inst/carryout[7]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/CI
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.379 r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/O[1]
                         net (fo=1, routed)           1.473     8.853    dst_OBUF[9]
    V12                                                               r  dst_OBUF[9]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.406    11.258 r  dst_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.258    dst[9]
    V12                                                               r  dst[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.237ns  (logic 5.637ns (50.166%)  route 5.600ns (49.834%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           1.189     1.530    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/I1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/I1
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.097     1.627 r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.627    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0_n_1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.079 r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.609     2.688    compressor2_1_32_12/compressor_inst/gpc124/stage1_3[0]
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/I3
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.234     2.922 r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.922    compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0_n_0
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.225 r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/O[1]
                         net (fo=4, routed)           0.926     4.151    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/I2
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/I2
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.376 r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.376    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0_n_1
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.679 r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/O[1]
                         net (fo=4, routed)           0.710     5.389    compressor2_1_32_12/compressor_inst/gpc217/src0[4]
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/I3
    SLICE_X3Y66          LUT5 (Prop_lut5_I3_O)        0.225     5.614 r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/O
                         net (fo=1, routed)           0.000     5.614    compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1_n_0
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.026 r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.818     6.844    compressor2_1_32_12/rowadder2_1inst/src0[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.097     6.941 r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     6.941    compressor2_1_32_12/rowadder2_1inst/prop[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.343 r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     7.343    compressor2_1_32_12/rowadder2_1inst/carryout[11]
    SLICE_X2Y68                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.500 r  compressor2_1_32_12/rowadder2_1inst/carry4_15_12/O[0]
                         net (fo=1, routed)           1.348     8.848    dst_OBUF[12]
    T11                                                               r  dst_OBUF[12]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.389    11.237 r  dst_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.237    dst[12]
    T11                                                               r  dst[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.220ns  (logic 5.690ns (50.717%)  route 5.529ns (49.283%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           1.189     1.530    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/I1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/I1
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.097     1.627 r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.627    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0_n_1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.079 r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.609     2.688    compressor2_1_32_12/compressor_inst/gpc124/stage1_3[0]
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/I3
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.234     2.922 r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.922    compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0_n_0
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.225 r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/O[1]
                         net (fo=4, routed)           0.926     4.151    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/I2
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/I2
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.376 r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.376    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0_n_1
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.679 r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/O[1]
                         net (fo=4, routed)           0.710     5.389    compressor2_1_32_12/compressor_inst/gpc217/src0[4]
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/I3
    SLICE_X3Y66          LUT5 (Prop_lut5_I3_O)        0.225     5.614 r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/O
                         net (fo=1, routed)           0.000     5.614    compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1_n_0
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.046 r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/O[2]
                         net (fo=2, routed)           0.596     6.642    compressor2_1_32_12/rowadder2_1inst/src0[7]
    SLICE_X2Y66                                                       r  compressor2_1_32_12/rowadder2_1inst/lut_7_prop/I0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.230     6.872 r  compressor2_1_32_12/rowadder2_1inst/lut_7_prop/O
                         net (fo=1, routed)           0.000     6.872    compressor2_1_32_12/rowadder2_1inst/prop[7]
    SLICE_X2Y66                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_7_4/S[3]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.156 r  compressor2_1_32_12/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.156    compressor2_1_32_12/rowadder2_1inst/carryout[7]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/CI
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.313 r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/O[0]
                         net (fo=1, routed)           1.499     8.812    dst_OBUF[8]
    V10                                                               r  dst_OBUF[8]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.407    11.220 r  dst_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.220    dst[8]
    V10                                                               r  dst[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.174ns  (logic 5.576ns (49.904%)  route 5.598ns (50.096%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           1.189     1.530    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/I1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/I1
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.097     1.627 r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.627    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0_n_1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.079 r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.609     2.688    compressor2_1_32_12/compressor_inst/gpc124/stage1_3[0]
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/I3
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.234     2.922 r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.922    compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0_n_0
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.225 r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/O[1]
                         net (fo=4, routed)           0.926     4.151    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/I2
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/I2
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.376 r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.376    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0_n_1
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.679 r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/O[1]
                         net (fo=4, routed)           0.710     5.389    compressor2_1_32_12/compressor_inst/gpc217/src0[4]
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/I3
    SLICE_X3Y66          LUT5 (Prop_lut5_I3_O)        0.225     5.614 r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/O
                         net (fo=1, routed)           0.000     5.614    compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1_n_0
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.026 r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.818     6.844    compressor2_1_32_12/rowadder2_1inst/src0[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.097     6.941 r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     6.941    compressor2_1_32_12/rowadder2_1inst/prop[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     7.422 r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/O[3]
                         net (fo=1, routed)           1.345     8.768    dst_OBUF[11]
    U11                                                               r  dst_OBUF[11]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.406    11.174 r  dst_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.174    dst[11]
    U11                                                               r  dst[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.141ns  (logic 5.536ns (49.685%)  route 5.606ns (50.315%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           1.189     1.530    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/I1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/I1
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.097     1.627 r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.627    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0_n_1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.079 r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.609     2.688    compressor2_1_32_12/compressor_inst/gpc124/stage1_3[0]
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/I3
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.234     2.922 r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.922    compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0_n_0
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.225 r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/O[1]
                         net (fo=4, routed)           0.926     4.151    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/I2
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/I2
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.376 r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.376    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0_n_1
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.679 r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/O[1]
                         net (fo=4, routed)           0.710     5.389    compressor2_1_32_12/compressor_inst/gpc217/src0[4]
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/I3
    SLICE_X3Y66          LUT5 (Prop_lut5_I3_O)        0.225     5.614 r  compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1/O
                         net (fo=1, routed)           0.000     5.614    compressor2_1_32_12/compressor_inst/gpc217/lut5_prop1_n_0
    SLICE_X3Y66                                                       r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.026 r  compressor2_1_32_12/compressor_inst/gpc217/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.818     6.844    compressor2_1_32_12/rowadder2_1inst/src0[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.097     6.941 r  compressor2_1_32_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     6.941    compressor2_1_32_12/rowadder2_1inst/prop[9]
    SLICE_X2Y67                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.373 r  compressor2_1_32_12/rowadder2_1inst/carry4_11_8/O[2]
                         net (fo=1, routed)           1.353     8.727    dst_OBUF[10]
    U12                                                               r  dst_OBUF[10]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.415    11.141 r  dst_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.141    dst[10]
    U12                                                               r  dst[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.040ns  (logic 5.280ns (47.825%)  route 5.760ns (52.175%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           1.189     1.530    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/I1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/I1
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.097     1.627 r  compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.627    compressor2_1_32_12/compressor_inst/gpc0/lut6_2_inst0_n_1
    SLICE_X1Y72                                                       r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.079 r  compressor2_1_32_12/compressor_inst/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.609     2.688    compressor2_1_32_12/compressor_inst/gpc124/stage1_3[0]
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/I3
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.234     2.922 r  compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.922    compressor2_1_32_12/compressor_inst/gpc124/lut4_prop0_n_0
    SLICE_X3Y70                                                       r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.225 r  compressor2_1_32_12/compressor_inst/gpc124/carry4_inst0/O[1]
                         net (fo=4, routed)           0.926     4.151    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/I2
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/I2
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.376 r  compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.376    compressor2_1_32_12/compressor_inst/gpc178/lut6_2_inst0_n_1
    SLICE_X3Y68                                                       r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.563 r  compressor2_1_32_12/compressor_inst/gpc178/carry4_inst0/O[0]
                         net (fo=2, routed)           0.596     5.159    compressor2_1_32_12/compressor_inst/gpc216/src3[0]
    SLICE_X1Y69                                                       r  compressor2_1_32_12/compressor_inst/gpc216/lut2_prop3/I0
    SLICE_X1Y69          LUT2 (Prop_lut2_I0_O)        0.224     5.383 r  compressor2_1_32_12/compressor_inst/gpc216/lut2_prop3/O
                         net (fo=1, routed)           0.000     5.383    compressor2_1_32_12/compressor_inst/gpc216/lut2_prop3_n_0
    SLICE_X1Y69                                                       r  compressor2_1_32_12/compressor_inst/gpc216/carry4_inst0/S[3]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.682 r  compressor2_1_32_12/compressor_inst/gpc216/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.929     6.611    compressor2_1_32_12/rowadder2_1inst/src0[5]
    SLICE_X2Y66                                                       r  compressor2_1_32_12/rowadder2_1inst/lut_5_prop/I0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.097     6.708 r  compressor2_1_32_12/rowadder2_1inst/lut_5_prop/O
                         net (fo=1, routed)           0.000     6.708    compressor2_1_32_12/rowadder2_1inst/prop[5]
    SLICE_X2Y66                                                       r  compressor2_1_32_12/rowadder2_1inst/carry4_7_4/S[1]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.140 r  compressor2_1_32_12/rowadder2_1inst/carry4_7_4/O[2]
                         net (fo=1, routed)           1.511     8.651    dst_OBUF[6]
    U14                                                               r  dst_OBUF[6]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.389    11.040 r  dst_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.040    dst[6]
    U14                                                               r  dst[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.881%)  route 0.105ns (45.119%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src11_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[0]/Q
                         net (fo=2, routed)           0.105     0.233    src11[0]
    SLICE_X3Y71          FDRE                                         r  src11_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src25_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src25_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.106%)  route 0.109ns (45.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  src25_reg[5]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src25_reg[5]/Q
                         net (fo=5, routed)           0.109     0.237    src25[5]
    SLICE_X7Y64          FDRE                                         r  src25_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.014%)  route 0.113ns (46.986%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  src3_reg[7]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[7]/Q
                         net (fo=5, routed)           0.113     0.241    src3[7]
    SLICE_X5Y63          FDRE                                         r  src3_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src30_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src30_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.733%)  route 0.115ns (47.267%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  src30_reg[5]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src30_reg[5]/Q
                         net (fo=5, routed)           0.115     0.243    src30[5]
    SLICE_X7Y65          FDRE                                         r  src30_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.964%)  route 0.118ns (48.036%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[0]/Q
                         net (fo=5, routed)           0.118     0.246    src1[0]
    SLICE_X3Y72          FDRE                                         r  src1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (56.977%)  route 0.106ns (43.023%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  src6_reg[3]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[3]/Q
                         net (fo=5, routed)           0.106     0.247    src6[3]
    SLICE_X2Y70          FDRE                                         r  src6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.442%)  route 0.121ns (48.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[9]/Q
                         net (fo=5, routed)           0.121     0.249    src14[9]
    SLICE_X11Y70         FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.442%)  route 0.121ns (48.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  src26_reg[7]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src26_reg[7]/Q
                         net (fo=2, routed)           0.121     0.249    src26[7]
    SLICE_X9Y64          FDRE                                         r  src26_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.212%)  route 0.122ns (48.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE                         0.000     0.000 r  src13_reg[9]/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[9]/Q
                         net (fo=3, routed)           0.122     0.250    src13[9]
    SLICE_X11Y70         FDRE                                         r  src13_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.212%)  route 0.122ns (48.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE                         0.000     0.000 r  src22_reg[2]/C
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src22_reg[2]/Q
                         net (fo=5, routed)           0.122     0.250    src22[2]
    SLICE_X4Y69          FDRE                                         r  src22_reg[3]/D
  -------------------------------------------------------------------    -------------------





