Created by PLY version 3.9 (http://www.dabeaz.com/ply)

Grammar

Rule 0     S' -> start
Rule 1     start -> data_statement texts
Rule 2     start -> texts
Rule 3     data_statement -> . DATA define_datas
Rule 4     data_statement -> . DATA NUMBER define_datas
Rule 5     define_datas -> define_data
Rule 6     define_datas -> define_datas define_data
Rule 7     define_data -> VARIABLE : . WORDTYPE data
Rule 8     data -> VARIABLE
Rule 9     data -> NUMBER
Rule 10    texts -> text_statement
Rule 11    texts -> texts text_statement
Rule 12    decl_text -> . TEXT
Rule 13    decl_text -> . TEXT NUMBER
Rule 14    text_statement -> decl_text instructions
Rule 15    instructions -> instruction
Rule 16    instructions -> instructions instruction
Rule 17    instruction -> instruction_r
Rule 18    instruction -> instruction_i
Rule 19    instruction -> instruction_j
Rule 20    instruction -> VARIABLE : instruction
Rule 21    expression -> NUMBER
Rule 22    expression -> - NUMBER
Rule 23    expression -> VARIABLE
Rule 24    instruction_r -> instruction_add
Rule 25    instruction_r -> instruction_addu
Rule 26    instruction_r -> instruction_sub
Rule 27    instruction_r -> instruction_subu
Rule 28    instruction_r -> instruction_and
Rule 29    instruction_r -> instruction_mult
Rule 30    instruction_r -> instruction_multu
Rule 31    instruction_r -> instruction_div
Rule 32    instruction_r -> instruction_divu
Rule 33    instruction_r -> instruction_mfhi
Rule 34    instruction_r -> instruction_mflo
Rule 35    instruction_r -> instruction_mthi
Rule 36    instruction_r -> instruction_mtlo
Rule 37    instruction_r -> instruction_mfc0
Rule 38    instruction_r -> instruction_mtc0
Rule 39    instruction_r -> instruction_or
Rule 40    instruction_r -> instruction_xor
Rule 41    instruction_r -> instruction_nor
Rule 42    instruction_r -> instruction_slt
Rule 43    instruction_r -> instruction_sltu
Rule 44    instruction_r -> instruction_sll
Rule 45    instruction_r -> instruction_srl
Rule 46    instruction_r -> instruction_sra
Rule 47    instruction_r -> instruction_sllv
Rule 48    instruction_r -> instruction_srlv
Rule 49    instruction_r -> instruction_srav
Rule 50    instruction_r -> instruction_jr
Rule 51    instruction_r -> instruction_jalr
Rule 52    instruction_r -> instruction_break
Rule 53    instruction_r -> instruction_syscall
Rule 54    instruction_r -> instruction_eret
Rule 55    instruction_add -> ADD REG REG REG
Rule 56    instruction_addu -> ADDU REG REG REG
Rule 57    instruction_sub -> SUB REG REG REG
Rule 58    instruction_subu -> SUBU REG REG REG
Rule 59    instruction_and -> AND REG REG REG
Rule 60    instruction_mult -> MULT REG REG
Rule 61    instruction_multu -> MULTU REG REG
Rule 62    instruction_div -> DIV REG REG
Rule 63    instruction_divu -> DIVU REG REG
Rule 64    instruction_mfhi -> MFHI REG
Rule 65    instruction_mflo -> MFLO REG
Rule 66    instruction_mthi -> MTHI REG
Rule 67    instruction_mtlo -> MTLO REG
Rule 68    instruction_mfc0 -> MFC0 REG REG expression
Rule 69    instruction_mtc0 -> MTC0 REG REG expression
Rule 70    instruction_or -> OR REG REG REG
Rule 71    instruction_xor -> XOR REG REG REG
Rule 72    instruction_nor -> NOR REG REG REG
Rule 73    instruction_slt -> SLT REG REG REG
Rule 74    instruction_sltu -> SLTU REG REG REG
Rule 75    instruction_sll -> SLL REG REG expression
Rule 76    instruction_srl -> SRL REG REG expression
Rule 77    instruction_sra -> SRA REG REG expression
Rule 78    instruction_sllv -> SLLV REG REG REG
Rule 79    instruction_srlv -> SRLV REG REG REG
Rule 80    instruction_srav -> SRAV REG REG REG
Rule 81    instruction_jr -> JR REG
Rule 82    instruction_jalr -> JALR REG REG
Rule 83    instruction_break -> BREAK
Rule 84    instruction_syscall -> SYSCALL
Rule 85    instruction_eret -> ERET
Rule 86    instruction_i -> instruction_addi
Rule 87    instruction_i -> instruction_addiu
Rule 88    instruction_i -> instruction_andi
Rule 89    instruction_i -> instruction_ori
Rule 90    instruction_i -> instruction_xori
Rule 91    instruction_i -> instruction_lui
Rule 92    instruction_i -> instruction_lb
Rule 93    instruction_i -> instruction_lbu
Rule 94    instruction_i -> instruction_lh
Rule 95    instruction_i -> instruction_lhu
Rule 96    instruction_i -> instruction_sb
Rule 97    instruction_i -> instruction_sh
Rule 98    instruction_i -> instruction_lw
Rule 99    instruction_i -> instruction_sw
Rule 100   instruction_i -> instruction_beq
Rule 101   instruction_i -> instruction_bne
Rule 102   instruction_i -> instruction_bgez
Rule 103   instruction_i -> instruction_bgtz
Rule 104   instruction_i -> instruction_blez
Rule 105   instruction_i -> instruction_bltz
Rule 106   instruction_i -> instruction_bgezal
Rule 107   instruction_i -> instruction_bltzal
Rule 108   instruction_i -> instruction_slti
Rule 109   instruction_i -> instruction_sltiu
Rule 110   instruction_addi -> ADDI REG REG expression
Rule 111   instruction_addiu -> ADDIU REG REG expression
Rule 112   instruction_andi -> ANDI REG REG expression
Rule 113   instruction_ori -> ORI REG REG expression
Rule 114   instruction_xori -> XORI REG REG expression
Rule 115   instruction_lui -> LUI REG expression
Rule 116   instruction_lb -> LB REG expression ( REG )
Rule 117   instruction_lbu -> LBU REG expression ( REG )
Rule 118   instruction_lh -> LH REG expression ( REG )
Rule 119   instruction_lhu -> LHU REG expression ( REG )
Rule 120   instruction_sb -> SB REG expression ( REG )
Rule 121   instruction_sh -> SH REG expression ( REG )
Rule 122   instruction_lw -> LW REG expression ( REG )
Rule 123   instruction_sw -> SW REG expression ( REG )
Rule 124   instruction_beq -> BEQ REG REG expression
Rule 125   instruction_bne -> BNE REG REG expression
Rule 126   instruction_bgez -> BGEZ REG expression
Rule 127   instruction_bgtz -> BGTZ REG expression
Rule 128   instruction_blez -> BLEZ REG expression
Rule 129   instruction_bltz -> BLTZ REG expression
Rule 130   instruction_bgezal -> BGEZAL REG expression
Rule 131   instruction_bltzal -> BLTZAL REG expression
Rule 132   instruction_slti -> SLTI REG REG expression
Rule 133   instruction_sltiu -> SLTIU REG REG expression
Rule 134   instruction_j -> instruction_jj
Rule 135   instruction_j -> instruction_jal
Rule 136   instruction_jj -> J expression
Rule 137   instruction_jal -> JAL expression

Terminals, with rules where they appear

(                    : 116 117 118 119 120 121 122 123
)                    : 116 117 118 119 120 121 122 123
-                    : 22
.                    : 3 4 7 12 13
:                    : 7 20
ADD                  : 55
ADDI                 : 110
ADDIU                : 111
ADDU                 : 56
AND                  : 59
ANDI                 : 112
BEQ                  : 124
BGEZ                 : 126
BGEZAL               : 130
BGTZ                 : 127
BLEZ                 : 128
BLTZ                 : 129
BLTZAL               : 131
BNE                  : 125
BREAK                : 83
DATA                 : 3 4
DIV                  : 62
DIVU                 : 63
ERET                 : 85
J                    : 136
JAL                  : 137
JALR                 : 82
JR                   : 81
LB                   : 116
LBU                  : 117
LH                   : 118
LHU                  : 119
LUI                  : 115
LW                   : 122
MFC0                 : 68
MFHI                 : 64
MFLO                 : 65
MTC0                 : 69
MTHI                 : 66
MTLO                 : 67
MULT                 : 60
MULTU                : 61
NOR                  : 72
NUMBER               : 4 9 13 21 22
OR                   : 70
ORI                  : 113
REG                  : 55 55 55 56 56 56 57 57 57 58 58 58 59 59 59 60 60 61 61 62 62 63 63 64 65 66 67 68 68 69 69 70 70 70 71 71 71 72 72 72 73 73 73 74 74 74 75 75 76 76 77 77 78 78 78 79 79 79 80 80 80 81 82 82 110 110 111 111 112 112 113 113 114 114 115 116 116 117 117 118 118 119 119 120 120 121 121 122 122 123 123 124 124 125 125 126 127 128 129 130 131 132 132 133 133
SB                   : 120
SH                   : 121
SLL                  : 75
SLLV                 : 78
SLT                  : 73
SLTI                 : 132
SLTIU                : 133
SLTU                 : 74
SRA                  : 77
SRAV                 : 80
SRL                  : 76
SRLV                 : 79
SUB                  : 57
SUBU                 : 58
SW                   : 123
SYSCALL              : 84
TEXT                 : 12 13
VARIABLE             : 7 8 20 23
WORDTYPE             : 7
XOR                  : 71
XORI                 : 114
error                : 

Nonterminals, with rules where they appear

data                 : 7
data_statement       : 1
decl_text            : 14
define_data          : 5 6
define_datas         : 3 4 6
expression           : 68 69 75 76 77 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 136 137
instruction          : 15 16 20
instruction_add      : 24
instruction_addi     : 86
instruction_addiu    : 87
instruction_addu     : 25
instruction_and      : 28
instruction_andi     : 88
instruction_beq      : 100
instruction_bgez     : 102
instruction_bgezal   : 106
instruction_bgtz     : 103
instruction_blez     : 104
instruction_bltz     : 105
instruction_bltzal   : 107
instruction_bne      : 101
instruction_break    : 52
instruction_div      : 31
instruction_divu     : 32
instruction_eret     : 54
instruction_i        : 18
instruction_j        : 19
instruction_jal      : 135
instruction_jalr     : 51
instruction_jj       : 134
instruction_jr       : 50
instruction_lb       : 92
instruction_lbu      : 93
instruction_lh       : 94
instruction_lhu      : 95
instruction_lui      : 91
instruction_lw       : 98
instruction_mfc0     : 37
instruction_mfhi     : 33
instruction_mflo     : 34
instruction_mtc0     : 38
instruction_mthi     : 35
instruction_mtlo     : 36
instruction_mult     : 29
instruction_multu    : 30
instruction_nor      : 41
instruction_or       : 39
instruction_ori      : 89
instruction_r        : 17
instruction_sb       : 96
instruction_sh       : 97
instruction_sll      : 44
instruction_sllv     : 47
instruction_slt      : 42
instruction_slti     : 108
instruction_sltiu    : 109
instruction_sltu     : 43
instruction_sra      : 46
instruction_srav     : 49
instruction_srl      : 45
instruction_srlv     : 48
instruction_sub      : 26
instruction_subu     : 27
instruction_sw       : 99
instruction_syscall  : 53
instruction_xor      : 40
instruction_xori     : 90
instructions         : 14 16
start                : 0
text_statement       : 10 11
texts                : 1 2 11

Parsing method: LALR

state 0

    (0) S' -> . start
    (1) start -> . data_statement texts
    (2) start -> . texts
    (3) data_statement -> . . DATA define_datas
    (4) data_statement -> . . DATA NUMBER define_datas
    (10) texts -> . text_statement
    (11) texts -> . texts text_statement
    (14) text_statement -> . decl_text instructions
    (12) decl_text -> . . TEXT
    (13) decl_text -> . . TEXT NUMBER

    .               shift and go to state 5

    decl_text                      shift and go to state 3
    text_statement                 shift and go to state 2
    data_statement                 shift and go to state 4
    start                          shift and go to state 6
    texts                          shift and go to state 1

state 1

    (2) start -> texts .
    (11) texts -> texts . text_statement
    (14) text_statement -> . decl_text instructions
    (12) decl_text -> . . TEXT
    (13) decl_text -> . . TEXT NUMBER

    $end            reduce using rule 2 (start -> texts .)
    .               shift and go to state 7

    decl_text                      shift and go to state 3
    text_statement                 shift and go to state 8

state 2

    (10) texts -> text_statement .

    .               reduce using rule 10 (texts -> text_statement .)
    $end            reduce using rule 10 (texts -> text_statement .)


state 3

    (14) text_statement -> decl_text . instructions
    (15) instructions -> . instruction
    (16) instructions -> . instructions instruction
    (17) instruction -> . instruction_r
    (18) instruction -> . instruction_i
    (19) instruction -> . instruction_j
    (20) instruction -> . VARIABLE : instruction
    (24) instruction_r -> . instruction_add
    (25) instruction_r -> . instruction_addu
    (26) instruction_r -> . instruction_sub
    (27) instruction_r -> . instruction_subu
    (28) instruction_r -> . instruction_and
    (29) instruction_r -> . instruction_mult
    (30) instruction_r -> . instruction_multu
    (31) instruction_r -> . instruction_div
    (32) instruction_r -> . instruction_divu
    (33) instruction_r -> . instruction_mfhi
    (34) instruction_r -> . instruction_mflo
    (35) instruction_r -> . instruction_mthi
    (36) instruction_r -> . instruction_mtlo
    (37) instruction_r -> . instruction_mfc0
    (38) instruction_r -> . instruction_mtc0
    (39) instruction_r -> . instruction_or
    (40) instruction_r -> . instruction_xor
    (41) instruction_r -> . instruction_nor
    (42) instruction_r -> . instruction_slt
    (43) instruction_r -> . instruction_sltu
    (44) instruction_r -> . instruction_sll
    (45) instruction_r -> . instruction_srl
    (46) instruction_r -> . instruction_sra
    (47) instruction_r -> . instruction_sllv
    (48) instruction_r -> . instruction_srlv
    (49) instruction_r -> . instruction_srav
    (50) instruction_r -> . instruction_jr
    (51) instruction_r -> . instruction_jalr
    (52) instruction_r -> . instruction_break
    (53) instruction_r -> . instruction_syscall
    (54) instruction_r -> . instruction_eret
    (86) instruction_i -> . instruction_addi
    (87) instruction_i -> . instruction_addiu
    (88) instruction_i -> . instruction_andi
    (89) instruction_i -> . instruction_ori
    (90) instruction_i -> . instruction_xori
    (91) instruction_i -> . instruction_lui
    (92) instruction_i -> . instruction_lb
    (93) instruction_i -> . instruction_lbu
    (94) instruction_i -> . instruction_lh
    (95) instruction_i -> . instruction_lhu
    (96) instruction_i -> . instruction_sb
    (97) instruction_i -> . instruction_sh
    (98) instruction_i -> . instruction_lw
    (99) instruction_i -> . instruction_sw
    (100) instruction_i -> . instruction_beq
    (101) instruction_i -> . instruction_bne
    (102) instruction_i -> . instruction_bgez
    (103) instruction_i -> . instruction_bgtz
    (104) instruction_i -> . instruction_blez
    (105) instruction_i -> . instruction_bltz
    (106) instruction_i -> . instruction_bgezal
    (107) instruction_i -> . instruction_bltzal
    (108) instruction_i -> . instruction_slti
    (109) instruction_i -> . instruction_sltiu
    (134) instruction_j -> . instruction_jj
    (135) instruction_j -> . instruction_jal
    (55) instruction_add -> . ADD REG REG REG
    (56) instruction_addu -> . ADDU REG REG REG
    (57) instruction_sub -> . SUB REG REG REG
    (58) instruction_subu -> . SUBU REG REG REG
    (59) instruction_and -> . AND REG REG REG
    (60) instruction_mult -> . MULT REG REG
    (61) instruction_multu -> . MULTU REG REG
    (62) instruction_div -> . DIV REG REG
    (63) instruction_divu -> . DIVU REG REG
    (64) instruction_mfhi -> . MFHI REG
    (65) instruction_mflo -> . MFLO REG
    (66) instruction_mthi -> . MTHI REG
    (67) instruction_mtlo -> . MTLO REG
    (68) instruction_mfc0 -> . MFC0 REG REG expression
    (69) instruction_mtc0 -> . MTC0 REG REG expression
    (70) instruction_or -> . OR REG REG REG
    (71) instruction_xor -> . XOR REG REG REG
    (72) instruction_nor -> . NOR REG REG REG
    (73) instruction_slt -> . SLT REG REG REG
    (74) instruction_sltu -> . SLTU REG REG REG
    (75) instruction_sll -> . SLL REG REG expression
    (76) instruction_srl -> . SRL REG REG expression
    (77) instruction_sra -> . SRA REG REG expression
    (78) instruction_sllv -> . SLLV REG REG REG
    (79) instruction_srlv -> . SRLV REG REG REG
    (80) instruction_srav -> . SRAV REG REG REG
    (81) instruction_jr -> . JR REG
    (82) instruction_jalr -> . JALR REG REG
    (83) instruction_break -> . BREAK
    (84) instruction_syscall -> . SYSCALL
    (85) instruction_eret -> . ERET
    (110) instruction_addi -> . ADDI REG REG expression
    (111) instruction_addiu -> . ADDIU REG REG expression
    (112) instruction_andi -> . ANDI REG REG expression
    (113) instruction_ori -> . ORI REG REG expression
    (114) instruction_xori -> . XORI REG REG expression
    (115) instruction_lui -> . LUI REG expression
    (116) instruction_lb -> . LB REG expression ( REG )
    (117) instruction_lbu -> . LBU REG expression ( REG )
    (118) instruction_lh -> . LH REG expression ( REG )
    (119) instruction_lhu -> . LHU REG expression ( REG )
    (120) instruction_sb -> . SB REG expression ( REG )
    (121) instruction_sh -> . SH REG expression ( REG )
    (122) instruction_lw -> . LW REG expression ( REG )
    (123) instruction_sw -> . SW REG expression ( REG )
    (124) instruction_beq -> . BEQ REG REG expression
    (125) instruction_bne -> . BNE REG REG expression
    (126) instruction_bgez -> . BGEZ REG expression
    (127) instruction_bgtz -> . BGTZ REG expression
    (128) instruction_blez -> . BLEZ REG expression
    (129) instruction_bltz -> . BLTZ REG expression
    (130) instruction_bgezal -> . BGEZAL REG expression
    (131) instruction_bltzal -> . BLTZAL REG expression
    (132) instruction_slti -> . SLTI REG REG expression
    (133) instruction_sltiu -> . SLTIU REG REG expression
    (136) instruction_jj -> . J expression
    (137) instruction_jal -> . JAL expression

    VARIABLE        shift and go to state 122
    ADD             shift and go to state 77
    ADDU            shift and go to state 32
    SUB             shift and go to state 61
    SUBU            shift and go to state 53
    AND             shift and go to state 55
    MULT            shift and go to state 102
    MULTU           shift and go to state 67
    DIV             shift and go to state 101
    DIVU            shift and go to state 13
    MFHI            shift and go to state 46
    MFLO            shift and go to state 98
    MTHI            shift and go to state 128
    MTLO            shift and go to state 59
    MFC0            shift and go to state 120
    MTC0            shift and go to state 18
    OR              shift and go to state 39
    XOR             shift and go to state 115
    NOR             shift and go to state 60
    SLT             shift and go to state 116
    SLTU            shift and go to state 37
    SLL             shift and go to state 119
    SRL             shift and go to state 76
    SRA             shift and go to state 72
    SLLV            shift and go to state 35
    SRLV            shift and go to state 94
    SRAV            shift and go to state 100
    JR              shift and go to state 10
    JALR            shift and go to state 84
    BREAK           shift and go to state 49
    SYSCALL         shift and go to state 16
    ERET            shift and go to state 85
    ADDI            shift and go to state 40
    ADDIU           shift and go to state 112
    ANDI            shift and go to state 68
    ORI             shift and go to state 95
    XORI            shift and go to state 79
    LUI             shift and go to state 66
    LB              shift and go to state 104
    LBU             shift and go to state 15
    LH              shift and go to state 107
    LHU             shift and go to state 24
    SB              shift and go to state 96
    SH              shift and go to state 93
    LW              shift and go to state 108
    SW              shift and go to state 89
    BEQ             shift and go to state 47
    BNE             shift and go to state 30
    BGEZ            shift and go to state 117
    BGTZ            shift and go to state 28
    BLEZ            shift and go to state 52
    BLTZ            shift and go to state 42
    BGEZAL          shift and go to state 113
    BLTZAL          shift and go to state 126
    SLTI            shift and go to state 36
    SLTIU           shift and go to state 86
    J               shift and go to state 75
    JAL             shift and go to state 51

    instruction_mfc0               shift and go to state 43
    instruction_and                shift and go to state 44
    instruction_sb                 shift and go to state 62
    instruction_mfhi               shift and go to state 45
    instruction_or                 shift and go to state 9
    instruction_sh                 shift and go to state 63
    instruction_lhu                shift and go to state 105
    instruction_xori               shift and go to state 64
    instruction_sw                 shift and go to state 65
    instruction_bltzal             shift and go to state 11
    instruction_sllv               shift and go to state 12
    instruction_lb                 shift and go to state 31
    instruction_div                shift and go to state 48
    instruction_jj                 shift and go to state 103
    instruction_sra                shift and go to state 69
    instruction_break              shift and go to state 92
    instruction_srl                shift and go to state 70
    instruction_mtc0               shift and go to state 106
    instruction_lh                 shift and go to state 25
    instruction_srav               shift and go to state 123
    instruction_multu              shift and go to state 50
    instruction_lui                shift and go to state 17
    instruction_syscall            shift and go to state 110
    instruction_jr                 shift and go to state 111
    instructions                   shift and go to state 19
    instruction_add                shift and go to state 83
    instruction_srlv               shift and go to state 20
    instruction_sltiu              shift and go to state 21
    instruction_r                  shift and go to state 71
    instruction_slti               shift and go to state 23
    instruction_bne                shift and go to state 109
    instruction_blez               shift and go to state 73
    instruction_lbu                shift and go to state 74
    instruction_lw                 shift and go to state 22
    instruction_bgez               shift and go to state 114
    instruction_mult               shift and go to state 118
    instruction_bltz               shift and go to state 82
    instruction_mthi               shift and go to state 54
    instruction_beq                shift and go to state 78
    instruction_sltu               shift and go to state 26
    instruction_subu               shift and go to state 27
    instruction_i                  shift and go to state 80
    instruction_j                  shift and go to state 81
    instruction_jal                shift and go to state 99
    instruction_xor                shift and go to state 29
    instruction_mtlo               shift and go to state 124
    instruction_jalr               shift and go to state 56
    instruction_addiu              shift and go to state 97
    instruction_eret               shift and go to state 14
    instruction_addi               shift and go to state 125
    instruction_andi               shift and go to state 34
    instruction_slt                shift and go to state 57
    instruction_ori                shift and go to state 87
    instruction                    shift and go to state 88
    instruction_bgezal             shift and go to state 90
    instruction_sub                shift and go to state 91
    instruction_sll                shift and go to state 58
    instruction_bgtz               shift and go to state 33
    instruction_mflo               shift and go to state 38
    instruction_addu               shift and go to state 127
    instruction_nor                shift and go to state 41
    instruction_divu               shift and go to state 121

state 4

    (1) start -> data_statement . texts
    (10) texts -> . text_statement
    (11) texts -> . texts text_statement
    (14) text_statement -> . decl_text instructions
    (12) decl_text -> . . TEXT
    (13) decl_text -> . . TEXT NUMBER

    .               shift and go to state 7

    texts                          shift and go to state 129
    decl_text                      shift and go to state 3
    text_statement                 shift and go to state 2

state 5

    (3) data_statement -> . . DATA define_datas
    (4) data_statement -> . . DATA NUMBER define_datas
    (12) decl_text -> . . TEXT
    (13) decl_text -> . . TEXT NUMBER

    DATA            shift and go to state 131
    TEXT            shift and go to state 130


state 6

    (0) S' -> start .



state 7

    (12) decl_text -> . . TEXT
    (13) decl_text -> . . TEXT NUMBER

    TEXT            shift and go to state 130


state 8

    (11) texts -> texts text_statement .

    .               reduce using rule 11 (texts -> texts text_statement .)
    $end            reduce using rule 11 (texts -> texts text_statement .)


state 9

    (39) instruction_r -> instruction_or .

    VARIABLE        reduce using rule 39 (instruction_r -> instruction_or .)
    ADD             reduce using rule 39 (instruction_r -> instruction_or .)
    ADDU            reduce using rule 39 (instruction_r -> instruction_or .)
    SUB             reduce using rule 39 (instruction_r -> instruction_or .)
    SUBU            reduce using rule 39 (instruction_r -> instruction_or .)
    AND             reduce using rule 39 (instruction_r -> instruction_or .)
    MULT            reduce using rule 39 (instruction_r -> instruction_or .)
    MULTU           reduce using rule 39 (instruction_r -> instruction_or .)
    DIV             reduce using rule 39 (instruction_r -> instruction_or .)
    DIVU            reduce using rule 39 (instruction_r -> instruction_or .)
    MFHI            reduce using rule 39 (instruction_r -> instruction_or .)
    MFLO            reduce using rule 39 (instruction_r -> instruction_or .)
    MTHI            reduce using rule 39 (instruction_r -> instruction_or .)
    MTLO            reduce using rule 39 (instruction_r -> instruction_or .)
    MFC0            reduce using rule 39 (instruction_r -> instruction_or .)
    MTC0            reduce using rule 39 (instruction_r -> instruction_or .)
    OR              reduce using rule 39 (instruction_r -> instruction_or .)
    XOR             reduce using rule 39 (instruction_r -> instruction_or .)
    NOR             reduce using rule 39 (instruction_r -> instruction_or .)
    SLT             reduce using rule 39 (instruction_r -> instruction_or .)
    SLTU            reduce using rule 39 (instruction_r -> instruction_or .)
    SLL             reduce using rule 39 (instruction_r -> instruction_or .)
    SRL             reduce using rule 39 (instruction_r -> instruction_or .)
    SRA             reduce using rule 39 (instruction_r -> instruction_or .)
    SLLV            reduce using rule 39 (instruction_r -> instruction_or .)
    SRLV            reduce using rule 39 (instruction_r -> instruction_or .)
    SRAV            reduce using rule 39 (instruction_r -> instruction_or .)
    JR              reduce using rule 39 (instruction_r -> instruction_or .)
    JALR            reduce using rule 39 (instruction_r -> instruction_or .)
    BREAK           reduce using rule 39 (instruction_r -> instruction_or .)
    SYSCALL         reduce using rule 39 (instruction_r -> instruction_or .)
    ERET            reduce using rule 39 (instruction_r -> instruction_or .)
    ADDI            reduce using rule 39 (instruction_r -> instruction_or .)
    ADDIU           reduce using rule 39 (instruction_r -> instruction_or .)
    ANDI            reduce using rule 39 (instruction_r -> instruction_or .)
    ORI             reduce using rule 39 (instruction_r -> instruction_or .)
    XORI            reduce using rule 39 (instruction_r -> instruction_or .)
    LUI             reduce using rule 39 (instruction_r -> instruction_or .)
    LB              reduce using rule 39 (instruction_r -> instruction_or .)
    LBU             reduce using rule 39 (instruction_r -> instruction_or .)
    LH              reduce using rule 39 (instruction_r -> instruction_or .)
    LHU             reduce using rule 39 (instruction_r -> instruction_or .)
    SB              reduce using rule 39 (instruction_r -> instruction_or .)
    SH              reduce using rule 39 (instruction_r -> instruction_or .)
    LW              reduce using rule 39 (instruction_r -> instruction_or .)
    SW              reduce using rule 39 (instruction_r -> instruction_or .)
    BEQ             reduce using rule 39 (instruction_r -> instruction_or .)
    BNE             reduce using rule 39 (instruction_r -> instruction_or .)
    BGEZ            reduce using rule 39 (instruction_r -> instruction_or .)
    BGTZ            reduce using rule 39 (instruction_r -> instruction_or .)
    BLEZ            reduce using rule 39 (instruction_r -> instruction_or .)
    BLTZ            reduce using rule 39 (instruction_r -> instruction_or .)
    BGEZAL          reduce using rule 39 (instruction_r -> instruction_or .)
    BLTZAL          reduce using rule 39 (instruction_r -> instruction_or .)
    SLTI            reduce using rule 39 (instruction_r -> instruction_or .)
    SLTIU           reduce using rule 39 (instruction_r -> instruction_or .)
    J               reduce using rule 39 (instruction_r -> instruction_or .)
    JAL             reduce using rule 39 (instruction_r -> instruction_or .)
    .               reduce using rule 39 (instruction_r -> instruction_or .)
    $end            reduce using rule 39 (instruction_r -> instruction_or .)


state 10

    (81) instruction_jr -> JR . REG

    REG             shift and go to state 132


state 11

    (107) instruction_i -> instruction_bltzal .

    VARIABLE        reduce using rule 107 (instruction_i -> instruction_bltzal .)
    ADD             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    ADDU            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SUB             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SUBU            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    AND             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    MULT            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    MULTU           reduce using rule 107 (instruction_i -> instruction_bltzal .)
    DIV             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    DIVU            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    MFHI            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    MFLO            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    MTHI            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    MTLO            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    MFC0            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    MTC0            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    OR              reduce using rule 107 (instruction_i -> instruction_bltzal .)
    XOR             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    NOR             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SLT             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SLTU            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SLL             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SRL             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SRA             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SLLV            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SRLV            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SRAV            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    JR              reduce using rule 107 (instruction_i -> instruction_bltzal .)
    JALR            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    BREAK           reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SYSCALL         reduce using rule 107 (instruction_i -> instruction_bltzal .)
    ERET            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    ADDI            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    ADDIU           reduce using rule 107 (instruction_i -> instruction_bltzal .)
    ANDI            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    ORI             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    XORI            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    LUI             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    LB              reduce using rule 107 (instruction_i -> instruction_bltzal .)
    LBU             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    LH              reduce using rule 107 (instruction_i -> instruction_bltzal .)
    LHU             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SB              reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SH              reduce using rule 107 (instruction_i -> instruction_bltzal .)
    LW              reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SW              reduce using rule 107 (instruction_i -> instruction_bltzal .)
    BEQ             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    BNE             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    BGEZ            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    BGTZ            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    BLEZ            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    BLTZ            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    BGEZAL          reduce using rule 107 (instruction_i -> instruction_bltzal .)
    BLTZAL          reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SLTI            reduce using rule 107 (instruction_i -> instruction_bltzal .)
    SLTIU           reduce using rule 107 (instruction_i -> instruction_bltzal .)
    J               reduce using rule 107 (instruction_i -> instruction_bltzal .)
    JAL             reduce using rule 107 (instruction_i -> instruction_bltzal .)
    .               reduce using rule 107 (instruction_i -> instruction_bltzal .)
    $end            reduce using rule 107 (instruction_i -> instruction_bltzal .)


state 12

    (47) instruction_r -> instruction_sllv .

    VARIABLE        reduce using rule 47 (instruction_r -> instruction_sllv .)
    ADD             reduce using rule 47 (instruction_r -> instruction_sllv .)
    ADDU            reduce using rule 47 (instruction_r -> instruction_sllv .)
    SUB             reduce using rule 47 (instruction_r -> instruction_sllv .)
    SUBU            reduce using rule 47 (instruction_r -> instruction_sllv .)
    AND             reduce using rule 47 (instruction_r -> instruction_sllv .)
    MULT            reduce using rule 47 (instruction_r -> instruction_sllv .)
    MULTU           reduce using rule 47 (instruction_r -> instruction_sllv .)
    DIV             reduce using rule 47 (instruction_r -> instruction_sllv .)
    DIVU            reduce using rule 47 (instruction_r -> instruction_sllv .)
    MFHI            reduce using rule 47 (instruction_r -> instruction_sllv .)
    MFLO            reduce using rule 47 (instruction_r -> instruction_sllv .)
    MTHI            reduce using rule 47 (instruction_r -> instruction_sllv .)
    MTLO            reduce using rule 47 (instruction_r -> instruction_sllv .)
    MFC0            reduce using rule 47 (instruction_r -> instruction_sllv .)
    MTC0            reduce using rule 47 (instruction_r -> instruction_sllv .)
    OR              reduce using rule 47 (instruction_r -> instruction_sllv .)
    XOR             reduce using rule 47 (instruction_r -> instruction_sllv .)
    NOR             reduce using rule 47 (instruction_r -> instruction_sllv .)
    SLT             reduce using rule 47 (instruction_r -> instruction_sllv .)
    SLTU            reduce using rule 47 (instruction_r -> instruction_sllv .)
    SLL             reduce using rule 47 (instruction_r -> instruction_sllv .)
    SRL             reduce using rule 47 (instruction_r -> instruction_sllv .)
    SRA             reduce using rule 47 (instruction_r -> instruction_sllv .)
    SLLV            reduce using rule 47 (instruction_r -> instruction_sllv .)
    SRLV            reduce using rule 47 (instruction_r -> instruction_sllv .)
    SRAV            reduce using rule 47 (instruction_r -> instruction_sllv .)
    JR              reduce using rule 47 (instruction_r -> instruction_sllv .)
    JALR            reduce using rule 47 (instruction_r -> instruction_sllv .)
    BREAK           reduce using rule 47 (instruction_r -> instruction_sllv .)
    SYSCALL         reduce using rule 47 (instruction_r -> instruction_sllv .)
    ERET            reduce using rule 47 (instruction_r -> instruction_sllv .)
    ADDI            reduce using rule 47 (instruction_r -> instruction_sllv .)
    ADDIU           reduce using rule 47 (instruction_r -> instruction_sllv .)
    ANDI            reduce using rule 47 (instruction_r -> instruction_sllv .)
    ORI             reduce using rule 47 (instruction_r -> instruction_sllv .)
    XORI            reduce using rule 47 (instruction_r -> instruction_sllv .)
    LUI             reduce using rule 47 (instruction_r -> instruction_sllv .)
    LB              reduce using rule 47 (instruction_r -> instruction_sllv .)
    LBU             reduce using rule 47 (instruction_r -> instruction_sllv .)
    LH              reduce using rule 47 (instruction_r -> instruction_sllv .)
    LHU             reduce using rule 47 (instruction_r -> instruction_sllv .)
    SB              reduce using rule 47 (instruction_r -> instruction_sllv .)
    SH              reduce using rule 47 (instruction_r -> instruction_sllv .)
    LW              reduce using rule 47 (instruction_r -> instruction_sllv .)
    SW              reduce using rule 47 (instruction_r -> instruction_sllv .)
    BEQ             reduce using rule 47 (instruction_r -> instruction_sllv .)
    BNE             reduce using rule 47 (instruction_r -> instruction_sllv .)
    BGEZ            reduce using rule 47 (instruction_r -> instruction_sllv .)
    BGTZ            reduce using rule 47 (instruction_r -> instruction_sllv .)
    BLEZ            reduce using rule 47 (instruction_r -> instruction_sllv .)
    BLTZ            reduce using rule 47 (instruction_r -> instruction_sllv .)
    BGEZAL          reduce using rule 47 (instruction_r -> instruction_sllv .)
    BLTZAL          reduce using rule 47 (instruction_r -> instruction_sllv .)
    SLTI            reduce using rule 47 (instruction_r -> instruction_sllv .)
    SLTIU           reduce using rule 47 (instruction_r -> instruction_sllv .)
    J               reduce using rule 47 (instruction_r -> instruction_sllv .)
    JAL             reduce using rule 47 (instruction_r -> instruction_sllv .)
    .               reduce using rule 47 (instruction_r -> instruction_sllv .)
    $end            reduce using rule 47 (instruction_r -> instruction_sllv .)


state 13

    (63) instruction_divu -> DIVU . REG REG

    REG             shift and go to state 133


state 14

    (54) instruction_r -> instruction_eret .

    VARIABLE        reduce using rule 54 (instruction_r -> instruction_eret .)
    ADD             reduce using rule 54 (instruction_r -> instruction_eret .)
    ADDU            reduce using rule 54 (instruction_r -> instruction_eret .)
    SUB             reduce using rule 54 (instruction_r -> instruction_eret .)
    SUBU            reduce using rule 54 (instruction_r -> instruction_eret .)
    AND             reduce using rule 54 (instruction_r -> instruction_eret .)
    MULT            reduce using rule 54 (instruction_r -> instruction_eret .)
    MULTU           reduce using rule 54 (instruction_r -> instruction_eret .)
    DIV             reduce using rule 54 (instruction_r -> instruction_eret .)
    DIVU            reduce using rule 54 (instruction_r -> instruction_eret .)
    MFHI            reduce using rule 54 (instruction_r -> instruction_eret .)
    MFLO            reduce using rule 54 (instruction_r -> instruction_eret .)
    MTHI            reduce using rule 54 (instruction_r -> instruction_eret .)
    MTLO            reduce using rule 54 (instruction_r -> instruction_eret .)
    MFC0            reduce using rule 54 (instruction_r -> instruction_eret .)
    MTC0            reduce using rule 54 (instruction_r -> instruction_eret .)
    OR              reduce using rule 54 (instruction_r -> instruction_eret .)
    XOR             reduce using rule 54 (instruction_r -> instruction_eret .)
    NOR             reduce using rule 54 (instruction_r -> instruction_eret .)
    SLT             reduce using rule 54 (instruction_r -> instruction_eret .)
    SLTU            reduce using rule 54 (instruction_r -> instruction_eret .)
    SLL             reduce using rule 54 (instruction_r -> instruction_eret .)
    SRL             reduce using rule 54 (instruction_r -> instruction_eret .)
    SRA             reduce using rule 54 (instruction_r -> instruction_eret .)
    SLLV            reduce using rule 54 (instruction_r -> instruction_eret .)
    SRLV            reduce using rule 54 (instruction_r -> instruction_eret .)
    SRAV            reduce using rule 54 (instruction_r -> instruction_eret .)
    JR              reduce using rule 54 (instruction_r -> instruction_eret .)
    JALR            reduce using rule 54 (instruction_r -> instruction_eret .)
    BREAK           reduce using rule 54 (instruction_r -> instruction_eret .)
    SYSCALL         reduce using rule 54 (instruction_r -> instruction_eret .)
    ERET            reduce using rule 54 (instruction_r -> instruction_eret .)
    ADDI            reduce using rule 54 (instruction_r -> instruction_eret .)
    ADDIU           reduce using rule 54 (instruction_r -> instruction_eret .)
    ANDI            reduce using rule 54 (instruction_r -> instruction_eret .)
    ORI             reduce using rule 54 (instruction_r -> instruction_eret .)
    XORI            reduce using rule 54 (instruction_r -> instruction_eret .)
    LUI             reduce using rule 54 (instruction_r -> instruction_eret .)
    LB              reduce using rule 54 (instruction_r -> instruction_eret .)
    LBU             reduce using rule 54 (instruction_r -> instruction_eret .)
    LH              reduce using rule 54 (instruction_r -> instruction_eret .)
    LHU             reduce using rule 54 (instruction_r -> instruction_eret .)
    SB              reduce using rule 54 (instruction_r -> instruction_eret .)
    SH              reduce using rule 54 (instruction_r -> instruction_eret .)
    LW              reduce using rule 54 (instruction_r -> instruction_eret .)
    SW              reduce using rule 54 (instruction_r -> instruction_eret .)
    BEQ             reduce using rule 54 (instruction_r -> instruction_eret .)
    BNE             reduce using rule 54 (instruction_r -> instruction_eret .)
    BGEZ            reduce using rule 54 (instruction_r -> instruction_eret .)
    BGTZ            reduce using rule 54 (instruction_r -> instruction_eret .)
    BLEZ            reduce using rule 54 (instruction_r -> instruction_eret .)
    BLTZ            reduce using rule 54 (instruction_r -> instruction_eret .)
    BGEZAL          reduce using rule 54 (instruction_r -> instruction_eret .)
    BLTZAL          reduce using rule 54 (instruction_r -> instruction_eret .)
    SLTI            reduce using rule 54 (instruction_r -> instruction_eret .)
    SLTIU           reduce using rule 54 (instruction_r -> instruction_eret .)
    J               reduce using rule 54 (instruction_r -> instruction_eret .)
    JAL             reduce using rule 54 (instruction_r -> instruction_eret .)
    .               reduce using rule 54 (instruction_r -> instruction_eret .)
    $end            reduce using rule 54 (instruction_r -> instruction_eret .)


state 15

    (117) instruction_lbu -> LBU . REG expression ( REG )

    REG             shift and go to state 134


state 16

    (84) instruction_syscall -> SYSCALL .

    VARIABLE        reduce using rule 84 (instruction_syscall -> SYSCALL .)
    ADD             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    ADDU            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SUB             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SUBU            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    AND             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    MULT            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    MULTU           reduce using rule 84 (instruction_syscall -> SYSCALL .)
    DIV             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    DIVU            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    MFHI            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    MFLO            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    MTHI            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    MTLO            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    MFC0            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    MTC0            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    OR              reduce using rule 84 (instruction_syscall -> SYSCALL .)
    XOR             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    NOR             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SLT             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SLTU            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SLL             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SRL             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SRA             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SLLV            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SRLV            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SRAV            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    JR              reduce using rule 84 (instruction_syscall -> SYSCALL .)
    JALR            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    BREAK           reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SYSCALL         reduce using rule 84 (instruction_syscall -> SYSCALL .)
    ERET            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    ADDI            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    ADDIU           reduce using rule 84 (instruction_syscall -> SYSCALL .)
    ANDI            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    ORI             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    XORI            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    LUI             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    LB              reduce using rule 84 (instruction_syscall -> SYSCALL .)
    LBU             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    LH              reduce using rule 84 (instruction_syscall -> SYSCALL .)
    LHU             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SB              reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SH              reduce using rule 84 (instruction_syscall -> SYSCALL .)
    LW              reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SW              reduce using rule 84 (instruction_syscall -> SYSCALL .)
    BEQ             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    BNE             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    BGEZ            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    BGTZ            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    BLEZ            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    BLTZ            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    BGEZAL          reduce using rule 84 (instruction_syscall -> SYSCALL .)
    BLTZAL          reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SLTI            reduce using rule 84 (instruction_syscall -> SYSCALL .)
    SLTIU           reduce using rule 84 (instruction_syscall -> SYSCALL .)
    J               reduce using rule 84 (instruction_syscall -> SYSCALL .)
    JAL             reduce using rule 84 (instruction_syscall -> SYSCALL .)
    .               reduce using rule 84 (instruction_syscall -> SYSCALL .)
    $end            reduce using rule 84 (instruction_syscall -> SYSCALL .)


state 17

    (91) instruction_i -> instruction_lui .

    VARIABLE        reduce using rule 91 (instruction_i -> instruction_lui .)
    ADD             reduce using rule 91 (instruction_i -> instruction_lui .)
    ADDU            reduce using rule 91 (instruction_i -> instruction_lui .)
    SUB             reduce using rule 91 (instruction_i -> instruction_lui .)
    SUBU            reduce using rule 91 (instruction_i -> instruction_lui .)
    AND             reduce using rule 91 (instruction_i -> instruction_lui .)
    MULT            reduce using rule 91 (instruction_i -> instruction_lui .)
    MULTU           reduce using rule 91 (instruction_i -> instruction_lui .)
    DIV             reduce using rule 91 (instruction_i -> instruction_lui .)
    DIVU            reduce using rule 91 (instruction_i -> instruction_lui .)
    MFHI            reduce using rule 91 (instruction_i -> instruction_lui .)
    MFLO            reduce using rule 91 (instruction_i -> instruction_lui .)
    MTHI            reduce using rule 91 (instruction_i -> instruction_lui .)
    MTLO            reduce using rule 91 (instruction_i -> instruction_lui .)
    MFC0            reduce using rule 91 (instruction_i -> instruction_lui .)
    MTC0            reduce using rule 91 (instruction_i -> instruction_lui .)
    OR              reduce using rule 91 (instruction_i -> instruction_lui .)
    XOR             reduce using rule 91 (instruction_i -> instruction_lui .)
    NOR             reduce using rule 91 (instruction_i -> instruction_lui .)
    SLT             reduce using rule 91 (instruction_i -> instruction_lui .)
    SLTU            reduce using rule 91 (instruction_i -> instruction_lui .)
    SLL             reduce using rule 91 (instruction_i -> instruction_lui .)
    SRL             reduce using rule 91 (instruction_i -> instruction_lui .)
    SRA             reduce using rule 91 (instruction_i -> instruction_lui .)
    SLLV            reduce using rule 91 (instruction_i -> instruction_lui .)
    SRLV            reduce using rule 91 (instruction_i -> instruction_lui .)
    SRAV            reduce using rule 91 (instruction_i -> instruction_lui .)
    JR              reduce using rule 91 (instruction_i -> instruction_lui .)
    JALR            reduce using rule 91 (instruction_i -> instruction_lui .)
    BREAK           reduce using rule 91 (instruction_i -> instruction_lui .)
    SYSCALL         reduce using rule 91 (instruction_i -> instruction_lui .)
    ERET            reduce using rule 91 (instruction_i -> instruction_lui .)
    ADDI            reduce using rule 91 (instruction_i -> instruction_lui .)
    ADDIU           reduce using rule 91 (instruction_i -> instruction_lui .)
    ANDI            reduce using rule 91 (instruction_i -> instruction_lui .)
    ORI             reduce using rule 91 (instruction_i -> instruction_lui .)
    XORI            reduce using rule 91 (instruction_i -> instruction_lui .)
    LUI             reduce using rule 91 (instruction_i -> instruction_lui .)
    LB              reduce using rule 91 (instruction_i -> instruction_lui .)
    LBU             reduce using rule 91 (instruction_i -> instruction_lui .)
    LH              reduce using rule 91 (instruction_i -> instruction_lui .)
    LHU             reduce using rule 91 (instruction_i -> instruction_lui .)
    SB              reduce using rule 91 (instruction_i -> instruction_lui .)
    SH              reduce using rule 91 (instruction_i -> instruction_lui .)
    LW              reduce using rule 91 (instruction_i -> instruction_lui .)
    SW              reduce using rule 91 (instruction_i -> instruction_lui .)
    BEQ             reduce using rule 91 (instruction_i -> instruction_lui .)
    BNE             reduce using rule 91 (instruction_i -> instruction_lui .)
    BGEZ            reduce using rule 91 (instruction_i -> instruction_lui .)
    BGTZ            reduce using rule 91 (instruction_i -> instruction_lui .)
    BLEZ            reduce using rule 91 (instruction_i -> instruction_lui .)
    BLTZ            reduce using rule 91 (instruction_i -> instruction_lui .)
    BGEZAL          reduce using rule 91 (instruction_i -> instruction_lui .)
    BLTZAL          reduce using rule 91 (instruction_i -> instruction_lui .)
    SLTI            reduce using rule 91 (instruction_i -> instruction_lui .)
    SLTIU           reduce using rule 91 (instruction_i -> instruction_lui .)
    J               reduce using rule 91 (instruction_i -> instruction_lui .)
    JAL             reduce using rule 91 (instruction_i -> instruction_lui .)
    .               reduce using rule 91 (instruction_i -> instruction_lui .)
    $end            reduce using rule 91 (instruction_i -> instruction_lui .)


state 18

    (69) instruction_mtc0 -> MTC0 . REG REG expression

    REG             shift and go to state 135


state 19

    (14) text_statement -> decl_text instructions .
    (16) instructions -> instructions . instruction
    (17) instruction -> . instruction_r
    (18) instruction -> . instruction_i
    (19) instruction -> . instruction_j
    (20) instruction -> . VARIABLE : instruction
    (24) instruction_r -> . instruction_add
    (25) instruction_r -> . instruction_addu
    (26) instruction_r -> . instruction_sub
    (27) instruction_r -> . instruction_subu
    (28) instruction_r -> . instruction_and
    (29) instruction_r -> . instruction_mult
    (30) instruction_r -> . instruction_multu
    (31) instruction_r -> . instruction_div
    (32) instruction_r -> . instruction_divu
    (33) instruction_r -> . instruction_mfhi
    (34) instruction_r -> . instruction_mflo
    (35) instruction_r -> . instruction_mthi
    (36) instruction_r -> . instruction_mtlo
    (37) instruction_r -> . instruction_mfc0
    (38) instruction_r -> . instruction_mtc0
    (39) instruction_r -> . instruction_or
    (40) instruction_r -> . instruction_xor
    (41) instruction_r -> . instruction_nor
    (42) instruction_r -> . instruction_slt
    (43) instruction_r -> . instruction_sltu
    (44) instruction_r -> . instruction_sll
    (45) instruction_r -> . instruction_srl
    (46) instruction_r -> . instruction_sra
    (47) instruction_r -> . instruction_sllv
    (48) instruction_r -> . instruction_srlv
    (49) instruction_r -> . instruction_srav
    (50) instruction_r -> . instruction_jr
    (51) instruction_r -> . instruction_jalr
    (52) instruction_r -> . instruction_break
    (53) instruction_r -> . instruction_syscall
    (54) instruction_r -> . instruction_eret
    (86) instruction_i -> . instruction_addi
    (87) instruction_i -> . instruction_addiu
    (88) instruction_i -> . instruction_andi
    (89) instruction_i -> . instruction_ori
    (90) instruction_i -> . instruction_xori
    (91) instruction_i -> . instruction_lui
    (92) instruction_i -> . instruction_lb
    (93) instruction_i -> . instruction_lbu
    (94) instruction_i -> . instruction_lh
    (95) instruction_i -> . instruction_lhu
    (96) instruction_i -> . instruction_sb
    (97) instruction_i -> . instruction_sh
    (98) instruction_i -> . instruction_lw
    (99) instruction_i -> . instruction_sw
    (100) instruction_i -> . instruction_beq
    (101) instruction_i -> . instruction_bne
    (102) instruction_i -> . instruction_bgez
    (103) instruction_i -> . instruction_bgtz
    (104) instruction_i -> . instruction_blez
    (105) instruction_i -> . instruction_bltz
    (106) instruction_i -> . instruction_bgezal
    (107) instruction_i -> . instruction_bltzal
    (108) instruction_i -> . instruction_slti
    (109) instruction_i -> . instruction_sltiu
    (134) instruction_j -> . instruction_jj
    (135) instruction_j -> . instruction_jal
    (55) instruction_add -> . ADD REG REG REG
    (56) instruction_addu -> . ADDU REG REG REG
    (57) instruction_sub -> . SUB REG REG REG
    (58) instruction_subu -> . SUBU REG REG REG
    (59) instruction_and -> . AND REG REG REG
    (60) instruction_mult -> . MULT REG REG
    (61) instruction_multu -> . MULTU REG REG
    (62) instruction_div -> . DIV REG REG
    (63) instruction_divu -> . DIVU REG REG
    (64) instruction_mfhi -> . MFHI REG
    (65) instruction_mflo -> . MFLO REG
    (66) instruction_mthi -> . MTHI REG
    (67) instruction_mtlo -> . MTLO REG
    (68) instruction_mfc0 -> . MFC0 REG REG expression
    (69) instruction_mtc0 -> . MTC0 REG REG expression
    (70) instruction_or -> . OR REG REG REG
    (71) instruction_xor -> . XOR REG REG REG
    (72) instruction_nor -> . NOR REG REG REG
    (73) instruction_slt -> . SLT REG REG REG
    (74) instruction_sltu -> . SLTU REG REG REG
    (75) instruction_sll -> . SLL REG REG expression
    (76) instruction_srl -> . SRL REG REG expression
    (77) instruction_sra -> . SRA REG REG expression
    (78) instruction_sllv -> . SLLV REG REG REG
    (79) instruction_srlv -> . SRLV REG REG REG
    (80) instruction_srav -> . SRAV REG REG REG
    (81) instruction_jr -> . JR REG
    (82) instruction_jalr -> . JALR REG REG
    (83) instruction_break -> . BREAK
    (84) instruction_syscall -> . SYSCALL
    (85) instruction_eret -> . ERET
    (110) instruction_addi -> . ADDI REG REG expression
    (111) instruction_addiu -> . ADDIU REG REG expression
    (112) instruction_andi -> . ANDI REG REG expression
    (113) instruction_ori -> . ORI REG REG expression
    (114) instruction_xori -> . XORI REG REG expression
    (115) instruction_lui -> . LUI REG expression
    (116) instruction_lb -> . LB REG expression ( REG )
    (117) instruction_lbu -> . LBU REG expression ( REG )
    (118) instruction_lh -> . LH REG expression ( REG )
    (119) instruction_lhu -> . LHU REG expression ( REG )
    (120) instruction_sb -> . SB REG expression ( REG )
    (121) instruction_sh -> . SH REG expression ( REG )
    (122) instruction_lw -> . LW REG expression ( REG )
    (123) instruction_sw -> . SW REG expression ( REG )
    (124) instruction_beq -> . BEQ REG REG expression
    (125) instruction_bne -> . BNE REG REG expression
    (126) instruction_bgez -> . BGEZ REG expression
    (127) instruction_bgtz -> . BGTZ REG expression
    (128) instruction_blez -> . BLEZ REG expression
    (129) instruction_bltz -> . BLTZ REG expression
    (130) instruction_bgezal -> . BGEZAL REG expression
    (131) instruction_bltzal -> . BLTZAL REG expression
    (132) instruction_slti -> . SLTI REG REG expression
    (133) instruction_sltiu -> . SLTIU REG REG expression
    (136) instruction_jj -> . J expression
    (137) instruction_jal -> . JAL expression

    .               reduce using rule 14 (text_statement -> decl_text instructions .)
    $end            reduce using rule 14 (text_statement -> decl_text instructions .)
    VARIABLE        shift and go to state 122
    ADD             shift and go to state 77
    ADDU            shift and go to state 32
    SUB             shift and go to state 61
    SUBU            shift and go to state 53
    AND             shift and go to state 55
    MULT            shift and go to state 102
    MULTU           shift and go to state 67
    DIV             shift and go to state 101
    DIVU            shift and go to state 13
    MFHI            shift and go to state 46
    MFLO            shift and go to state 98
    MTHI            shift and go to state 128
    MTLO            shift and go to state 59
    MFC0            shift and go to state 120
    MTC0            shift and go to state 18
    OR              shift and go to state 39
    XOR             shift and go to state 115
    NOR             shift and go to state 60
    SLT             shift and go to state 116
    SLTU            shift and go to state 37
    SLL             shift and go to state 119
    SRL             shift and go to state 76
    SRA             shift and go to state 72
    SLLV            shift and go to state 35
    SRLV            shift and go to state 94
    SRAV            shift and go to state 100
    JR              shift and go to state 10
    JALR            shift and go to state 84
    BREAK           shift and go to state 49
    SYSCALL         shift and go to state 16
    ERET            shift and go to state 85
    ADDI            shift and go to state 40
    ADDIU           shift and go to state 112
    ANDI            shift and go to state 68
    ORI             shift and go to state 95
    XORI            shift and go to state 79
    LUI             shift and go to state 66
    LB              shift and go to state 104
    LBU             shift and go to state 15
    LH              shift and go to state 107
    LHU             shift and go to state 24
    SB              shift and go to state 96
    SH              shift and go to state 93
    LW              shift and go to state 108
    SW              shift and go to state 89
    BEQ             shift and go to state 47
    BNE             shift and go to state 30
    BGEZ            shift and go to state 117
    BGTZ            shift and go to state 28
    BLEZ            shift and go to state 52
    BLTZ            shift and go to state 42
    BGEZAL          shift and go to state 113
    BLTZAL          shift and go to state 126
    SLTI            shift and go to state 36
    SLTIU           shift and go to state 86
    J               shift and go to state 75
    JAL             shift and go to state 51

    instruction_mfc0               shift and go to state 43
    instruction_and                shift and go to state 44
    instruction_sb                 shift and go to state 62
    instruction_mfhi               shift and go to state 45
    instruction_or                 shift and go to state 9
    instruction_sh                 shift and go to state 63
    instruction_lhu                shift and go to state 105
    instruction_xori               shift and go to state 64
    instruction_sw                 shift and go to state 65
    instruction_bltzal             shift and go to state 11
    instruction_sllv               shift and go to state 12
    instruction_lb                 shift and go to state 31
    instruction_div                shift and go to state 48
    instruction_jj                 shift and go to state 103
    instruction_sra                shift and go to state 69
    instruction_break              shift and go to state 92
    instruction_srl                shift and go to state 70
    instruction_mtc0               shift and go to state 106
    instruction_lh                 shift and go to state 25
    instruction_srav               shift and go to state 123
    instruction_multu              shift and go to state 50
    instruction_lui                shift and go to state 17
    instruction_syscall            shift and go to state 110
    instruction_jr                 shift and go to state 111
    instruction_add                shift and go to state 83
    instruction_srlv               shift and go to state 20
    instruction_sltiu              shift and go to state 21
    instruction_r                  shift and go to state 71
    instruction_slti               shift and go to state 23
    instruction_bne                shift and go to state 109
    instruction_blez               shift and go to state 73
    instruction_lbu                shift and go to state 74
    instruction_lw                 shift and go to state 22
    instruction_bgez               shift and go to state 114
    instruction_mult               shift and go to state 118
    instruction_bltz               shift and go to state 82
    instruction_mthi               shift and go to state 54
    instruction_beq                shift and go to state 78
    instruction_sltu               shift and go to state 26
    instruction_subu               shift and go to state 27
    instruction_i                  shift and go to state 80
    instruction_j                  shift and go to state 81
    instruction_jal                shift and go to state 99
    instruction_xor                shift and go to state 29
    instruction_mtlo               shift and go to state 124
    instruction_jalr               shift and go to state 56
    instruction_addiu              shift and go to state 97
    instruction_eret               shift and go to state 14
    instruction_addi               shift and go to state 125
    instruction_andi               shift and go to state 34
    instruction_slt                shift and go to state 57
    instruction_ori                shift and go to state 87
    instruction                    shift and go to state 136
    instruction_bgezal             shift and go to state 90
    instruction_sub                shift and go to state 91
    instruction_sll                shift and go to state 58
    instruction_bgtz               shift and go to state 33
    instruction_mflo               shift and go to state 38
    instruction_addu               shift and go to state 127
    instruction_nor                shift and go to state 41
    instruction_divu               shift and go to state 121

state 20

    (48) instruction_r -> instruction_srlv .

    VARIABLE        reduce using rule 48 (instruction_r -> instruction_srlv .)
    ADD             reduce using rule 48 (instruction_r -> instruction_srlv .)
    ADDU            reduce using rule 48 (instruction_r -> instruction_srlv .)
    SUB             reduce using rule 48 (instruction_r -> instruction_srlv .)
    SUBU            reduce using rule 48 (instruction_r -> instruction_srlv .)
    AND             reduce using rule 48 (instruction_r -> instruction_srlv .)
    MULT            reduce using rule 48 (instruction_r -> instruction_srlv .)
    MULTU           reduce using rule 48 (instruction_r -> instruction_srlv .)
    DIV             reduce using rule 48 (instruction_r -> instruction_srlv .)
    DIVU            reduce using rule 48 (instruction_r -> instruction_srlv .)
    MFHI            reduce using rule 48 (instruction_r -> instruction_srlv .)
    MFLO            reduce using rule 48 (instruction_r -> instruction_srlv .)
    MTHI            reduce using rule 48 (instruction_r -> instruction_srlv .)
    MTLO            reduce using rule 48 (instruction_r -> instruction_srlv .)
    MFC0            reduce using rule 48 (instruction_r -> instruction_srlv .)
    MTC0            reduce using rule 48 (instruction_r -> instruction_srlv .)
    OR              reduce using rule 48 (instruction_r -> instruction_srlv .)
    XOR             reduce using rule 48 (instruction_r -> instruction_srlv .)
    NOR             reduce using rule 48 (instruction_r -> instruction_srlv .)
    SLT             reduce using rule 48 (instruction_r -> instruction_srlv .)
    SLTU            reduce using rule 48 (instruction_r -> instruction_srlv .)
    SLL             reduce using rule 48 (instruction_r -> instruction_srlv .)
    SRL             reduce using rule 48 (instruction_r -> instruction_srlv .)
    SRA             reduce using rule 48 (instruction_r -> instruction_srlv .)
    SLLV            reduce using rule 48 (instruction_r -> instruction_srlv .)
    SRLV            reduce using rule 48 (instruction_r -> instruction_srlv .)
    SRAV            reduce using rule 48 (instruction_r -> instruction_srlv .)
    JR              reduce using rule 48 (instruction_r -> instruction_srlv .)
    JALR            reduce using rule 48 (instruction_r -> instruction_srlv .)
    BREAK           reduce using rule 48 (instruction_r -> instruction_srlv .)
    SYSCALL         reduce using rule 48 (instruction_r -> instruction_srlv .)
    ERET            reduce using rule 48 (instruction_r -> instruction_srlv .)
    ADDI            reduce using rule 48 (instruction_r -> instruction_srlv .)
    ADDIU           reduce using rule 48 (instruction_r -> instruction_srlv .)
    ANDI            reduce using rule 48 (instruction_r -> instruction_srlv .)
    ORI             reduce using rule 48 (instruction_r -> instruction_srlv .)
    XORI            reduce using rule 48 (instruction_r -> instruction_srlv .)
    LUI             reduce using rule 48 (instruction_r -> instruction_srlv .)
    LB              reduce using rule 48 (instruction_r -> instruction_srlv .)
    LBU             reduce using rule 48 (instruction_r -> instruction_srlv .)
    LH              reduce using rule 48 (instruction_r -> instruction_srlv .)
    LHU             reduce using rule 48 (instruction_r -> instruction_srlv .)
    SB              reduce using rule 48 (instruction_r -> instruction_srlv .)
    SH              reduce using rule 48 (instruction_r -> instruction_srlv .)
    LW              reduce using rule 48 (instruction_r -> instruction_srlv .)
    SW              reduce using rule 48 (instruction_r -> instruction_srlv .)
    BEQ             reduce using rule 48 (instruction_r -> instruction_srlv .)
    BNE             reduce using rule 48 (instruction_r -> instruction_srlv .)
    BGEZ            reduce using rule 48 (instruction_r -> instruction_srlv .)
    BGTZ            reduce using rule 48 (instruction_r -> instruction_srlv .)
    BLEZ            reduce using rule 48 (instruction_r -> instruction_srlv .)
    BLTZ            reduce using rule 48 (instruction_r -> instruction_srlv .)
    BGEZAL          reduce using rule 48 (instruction_r -> instruction_srlv .)
    BLTZAL          reduce using rule 48 (instruction_r -> instruction_srlv .)
    SLTI            reduce using rule 48 (instruction_r -> instruction_srlv .)
    SLTIU           reduce using rule 48 (instruction_r -> instruction_srlv .)
    J               reduce using rule 48 (instruction_r -> instruction_srlv .)
    JAL             reduce using rule 48 (instruction_r -> instruction_srlv .)
    .               reduce using rule 48 (instruction_r -> instruction_srlv .)
    $end            reduce using rule 48 (instruction_r -> instruction_srlv .)


state 21

    (109) instruction_i -> instruction_sltiu .

    VARIABLE        reduce using rule 109 (instruction_i -> instruction_sltiu .)
    ADD             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    ADDU            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SUB             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SUBU            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    AND             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    MULT            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    MULTU           reduce using rule 109 (instruction_i -> instruction_sltiu .)
    DIV             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    DIVU            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    MFHI            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    MFLO            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    MTHI            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    MTLO            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    MFC0            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    MTC0            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    OR              reduce using rule 109 (instruction_i -> instruction_sltiu .)
    XOR             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    NOR             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SLT             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SLTU            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SLL             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SRL             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SRA             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SLLV            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SRLV            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SRAV            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    JR              reduce using rule 109 (instruction_i -> instruction_sltiu .)
    JALR            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    BREAK           reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SYSCALL         reduce using rule 109 (instruction_i -> instruction_sltiu .)
    ERET            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    ADDI            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    ADDIU           reduce using rule 109 (instruction_i -> instruction_sltiu .)
    ANDI            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    ORI             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    XORI            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    LUI             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    LB              reduce using rule 109 (instruction_i -> instruction_sltiu .)
    LBU             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    LH              reduce using rule 109 (instruction_i -> instruction_sltiu .)
    LHU             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SB              reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SH              reduce using rule 109 (instruction_i -> instruction_sltiu .)
    LW              reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SW              reduce using rule 109 (instruction_i -> instruction_sltiu .)
    BEQ             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    BNE             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    BGEZ            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    BGTZ            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    BLEZ            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    BLTZ            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    BGEZAL          reduce using rule 109 (instruction_i -> instruction_sltiu .)
    BLTZAL          reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SLTI            reduce using rule 109 (instruction_i -> instruction_sltiu .)
    SLTIU           reduce using rule 109 (instruction_i -> instruction_sltiu .)
    J               reduce using rule 109 (instruction_i -> instruction_sltiu .)
    JAL             reduce using rule 109 (instruction_i -> instruction_sltiu .)
    .               reduce using rule 109 (instruction_i -> instruction_sltiu .)
    $end            reduce using rule 109 (instruction_i -> instruction_sltiu .)


state 22

    (98) instruction_i -> instruction_lw .

    VARIABLE        reduce using rule 98 (instruction_i -> instruction_lw .)
    ADD             reduce using rule 98 (instruction_i -> instruction_lw .)
    ADDU            reduce using rule 98 (instruction_i -> instruction_lw .)
    SUB             reduce using rule 98 (instruction_i -> instruction_lw .)
    SUBU            reduce using rule 98 (instruction_i -> instruction_lw .)
    AND             reduce using rule 98 (instruction_i -> instruction_lw .)
    MULT            reduce using rule 98 (instruction_i -> instruction_lw .)
    MULTU           reduce using rule 98 (instruction_i -> instruction_lw .)
    DIV             reduce using rule 98 (instruction_i -> instruction_lw .)
    DIVU            reduce using rule 98 (instruction_i -> instruction_lw .)
    MFHI            reduce using rule 98 (instruction_i -> instruction_lw .)
    MFLO            reduce using rule 98 (instruction_i -> instruction_lw .)
    MTHI            reduce using rule 98 (instruction_i -> instruction_lw .)
    MTLO            reduce using rule 98 (instruction_i -> instruction_lw .)
    MFC0            reduce using rule 98 (instruction_i -> instruction_lw .)
    MTC0            reduce using rule 98 (instruction_i -> instruction_lw .)
    OR              reduce using rule 98 (instruction_i -> instruction_lw .)
    XOR             reduce using rule 98 (instruction_i -> instruction_lw .)
    NOR             reduce using rule 98 (instruction_i -> instruction_lw .)
    SLT             reduce using rule 98 (instruction_i -> instruction_lw .)
    SLTU            reduce using rule 98 (instruction_i -> instruction_lw .)
    SLL             reduce using rule 98 (instruction_i -> instruction_lw .)
    SRL             reduce using rule 98 (instruction_i -> instruction_lw .)
    SRA             reduce using rule 98 (instruction_i -> instruction_lw .)
    SLLV            reduce using rule 98 (instruction_i -> instruction_lw .)
    SRLV            reduce using rule 98 (instruction_i -> instruction_lw .)
    SRAV            reduce using rule 98 (instruction_i -> instruction_lw .)
    JR              reduce using rule 98 (instruction_i -> instruction_lw .)
    JALR            reduce using rule 98 (instruction_i -> instruction_lw .)
    BREAK           reduce using rule 98 (instruction_i -> instruction_lw .)
    SYSCALL         reduce using rule 98 (instruction_i -> instruction_lw .)
    ERET            reduce using rule 98 (instruction_i -> instruction_lw .)
    ADDI            reduce using rule 98 (instruction_i -> instruction_lw .)
    ADDIU           reduce using rule 98 (instruction_i -> instruction_lw .)
    ANDI            reduce using rule 98 (instruction_i -> instruction_lw .)
    ORI             reduce using rule 98 (instruction_i -> instruction_lw .)
    XORI            reduce using rule 98 (instruction_i -> instruction_lw .)
    LUI             reduce using rule 98 (instruction_i -> instruction_lw .)
    LB              reduce using rule 98 (instruction_i -> instruction_lw .)
    LBU             reduce using rule 98 (instruction_i -> instruction_lw .)
    LH              reduce using rule 98 (instruction_i -> instruction_lw .)
    LHU             reduce using rule 98 (instruction_i -> instruction_lw .)
    SB              reduce using rule 98 (instruction_i -> instruction_lw .)
    SH              reduce using rule 98 (instruction_i -> instruction_lw .)
    LW              reduce using rule 98 (instruction_i -> instruction_lw .)
    SW              reduce using rule 98 (instruction_i -> instruction_lw .)
    BEQ             reduce using rule 98 (instruction_i -> instruction_lw .)
    BNE             reduce using rule 98 (instruction_i -> instruction_lw .)
    BGEZ            reduce using rule 98 (instruction_i -> instruction_lw .)
    BGTZ            reduce using rule 98 (instruction_i -> instruction_lw .)
    BLEZ            reduce using rule 98 (instruction_i -> instruction_lw .)
    BLTZ            reduce using rule 98 (instruction_i -> instruction_lw .)
    BGEZAL          reduce using rule 98 (instruction_i -> instruction_lw .)
    BLTZAL          reduce using rule 98 (instruction_i -> instruction_lw .)
    SLTI            reduce using rule 98 (instruction_i -> instruction_lw .)
    SLTIU           reduce using rule 98 (instruction_i -> instruction_lw .)
    J               reduce using rule 98 (instruction_i -> instruction_lw .)
    JAL             reduce using rule 98 (instruction_i -> instruction_lw .)
    .               reduce using rule 98 (instruction_i -> instruction_lw .)
    $end            reduce using rule 98 (instruction_i -> instruction_lw .)


state 23

    (108) instruction_i -> instruction_slti .

    VARIABLE        reduce using rule 108 (instruction_i -> instruction_slti .)
    ADD             reduce using rule 108 (instruction_i -> instruction_slti .)
    ADDU            reduce using rule 108 (instruction_i -> instruction_slti .)
    SUB             reduce using rule 108 (instruction_i -> instruction_slti .)
    SUBU            reduce using rule 108 (instruction_i -> instruction_slti .)
    AND             reduce using rule 108 (instruction_i -> instruction_slti .)
    MULT            reduce using rule 108 (instruction_i -> instruction_slti .)
    MULTU           reduce using rule 108 (instruction_i -> instruction_slti .)
    DIV             reduce using rule 108 (instruction_i -> instruction_slti .)
    DIVU            reduce using rule 108 (instruction_i -> instruction_slti .)
    MFHI            reduce using rule 108 (instruction_i -> instruction_slti .)
    MFLO            reduce using rule 108 (instruction_i -> instruction_slti .)
    MTHI            reduce using rule 108 (instruction_i -> instruction_slti .)
    MTLO            reduce using rule 108 (instruction_i -> instruction_slti .)
    MFC0            reduce using rule 108 (instruction_i -> instruction_slti .)
    MTC0            reduce using rule 108 (instruction_i -> instruction_slti .)
    OR              reduce using rule 108 (instruction_i -> instruction_slti .)
    XOR             reduce using rule 108 (instruction_i -> instruction_slti .)
    NOR             reduce using rule 108 (instruction_i -> instruction_slti .)
    SLT             reduce using rule 108 (instruction_i -> instruction_slti .)
    SLTU            reduce using rule 108 (instruction_i -> instruction_slti .)
    SLL             reduce using rule 108 (instruction_i -> instruction_slti .)
    SRL             reduce using rule 108 (instruction_i -> instruction_slti .)
    SRA             reduce using rule 108 (instruction_i -> instruction_slti .)
    SLLV            reduce using rule 108 (instruction_i -> instruction_slti .)
    SRLV            reduce using rule 108 (instruction_i -> instruction_slti .)
    SRAV            reduce using rule 108 (instruction_i -> instruction_slti .)
    JR              reduce using rule 108 (instruction_i -> instruction_slti .)
    JALR            reduce using rule 108 (instruction_i -> instruction_slti .)
    BREAK           reduce using rule 108 (instruction_i -> instruction_slti .)
    SYSCALL         reduce using rule 108 (instruction_i -> instruction_slti .)
    ERET            reduce using rule 108 (instruction_i -> instruction_slti .)
    ADDI            reduce using rule 108 (instruction_i -> instruction_slti .)
    ADDIU           reduce using rule 108 (instruction_i -> instruction_slti .)
    ANDI            reduce using rule 108 (instruction_i -> instruction_slti .)
    ORI             reduce using rule 108 (instruction_i -> instruction_slti .)
    XORI            reduce using rule 108 (instruction_i -> instruction_slti .)
    LUI             reduce using rule 108 (instruction_i -> instruction_slti .)
    LB              reduce using rule 108 (instruction_i -> instruction_slti .)
    LBU             reduce using rule 108 (instruction_i -> instruction_slti .)
    LH              reduce using rule 108 (instruction_i -> instruction_slti .)
    LHU             reduce using rule 108 (instruction_i -> instruction_slti .)
    SB              reduce using rule 108 (instruction_i -> instruction_slti .)
    SH              reduce using rule 108 (instruction_i -> instruction_slti .)
    LW              reduce using rule 108 (instruction_i -> instruction_slti .)
    SW              reduce using rule 108 (instruction_i -> instruction_slti .)
    BEQ             reduce using rule 108 (instruction_i -> instruction_slti .)
    BNE             reduce using rule 108 (instruction_i -> instruction_slti .)
    BGEZ            reduce using rule 108 (instruction_i -> instruction_slti .)
    BGTZ            reduce using rule 108 (instruction_i -> instruction_slti .)
    BLEZ            reduce using rule 108 (instruction_i -> instruction_slti .)
    BLTZ            reduce using rule 108 (instruction_i -> instruction_slti .)
    BGEZAL          reduce using rule 108 (instruction_i -> instruction_slti .)
    BLTZAL          reduce using rule 108 (instruction_i -> instruction_slti .)
    SLTI            reduce using rule 108 (instruction_i -> instruction_slti .)
    SLTIU           reduce using rule 108 (instruction_i -> instruction_slti .)
    J               reduce using rule 108 (instruction_i -> instruction_slti .)
    JAL             reduce using rule 108 (instruction_i -> instruction_slti .)
    .               reduce using rule 108 (instruction_i -> instruction_slti .)
    $end            reduce using rule 108 (instruction_i -> instruction_slti .)


state 24

    (119) instruction_lhu -> LHU . REG expression ( REG )

    REG             shift and go to state 137


state 25

    (94) instruction_i -> instruction_lh .

    VARIABLE        reduce using rule 94 (instruction_i -> instruction_lh .)
    ADD             reduce using rule 94 (instruction_i -> instruction_lh .)
    ADDU            reduce using rule 94 (instruction_i -> instruction_lh .)
    SUB             reduce using rule 94 (instruction_i -> instruction_lh .)
    SUBU            reduce using rule 94 (instruction_i -> instruction_lh .)
    AND             reduce using rule 94 (instruction_i -> instruction_lh .)
    MULT            reduce using rule 94 (instruction_i -> instruction_lh .)
    MULTU           reduce using rule 94 (instruction_i -> instruction_lh .)
    DIV             reduce using rule 94 (instruction_i -> instruction_lh .)
    DIVU            reduce using rule 94 (instruction_i -> instruction_lh .)
    MFHI            reduce using rule 94 (instruction_i -> instruction_lh .)
    MFLO            reduce using rule 94 (instruction_i -> instruction_lh .)
    MTHI            reduce using rule 94 (instruction_i -> instruction_lh .)
    MTLO            reduce using rule 94 (instruction_i -> instruction_lh .)
    MFC0            reduce using rule 94 (instruction_i -> instruction_lh .)
    MTC0            reduce using rule 94 (instruction_i -> instruction_lh .)
    OR              reduce using rule 94 (instruction_i -> instruction_lh .)
    XOR             reduce using rule 94 (instruction_i -> instruction_lh .)
    NOR             reduce using rule 94 (instruction_i -> instruction_lh .)
    SLT             reduce using rule 94 (instruction_i -> instruction_lh .)
    SLTU            reduce using rule 94 (instruction_i -> instruction_lh .)
    SLL             reduce using rule 94 (instruction_i -> instruction_lh .)
    SRL             reduce using rule 94 (instruction_i -> instruction_lh .)
    SRA             reduce using rule 94 (instruction_i -> instruction_lh .)
    SLLV            reduce using rule 94 (instruction_i -> instruction_lh .)
    SRLV            reduce using rule 94 (instruction_i -> instruction_lh .)
    SRAV            reduce using rule 94 (instruction_i -> instruction_lh .)
    JR              reduce using rule 94 (instruction_i -> instruction_lh .)
    JALR            reduce using rule 94 (instruction_i -> instruction_lh .)
    BREAK           reduce using rule 94 (instruction_i -> instruction_lh .)
    SYSCALL         reduce using rule 94 (instruction_i -> instruction_lh .)
    ERET            reduce using rule 94 (instruction_i -> instruction_lh .)
    ADDI            reduce using rule 94 (instruction_i -> instruction_lh .)
    ADDIU           reduce using rule 94 (instruction_i -> instruction_lh .)
    ANDI            reduce using rule 94 (instruction_i -> instruction_lh .)
    ORI             reduce using rule 94 (instruction_i -> instruction_lh .)
    XORI            reduce using rule 94 (instruction_i -> instruction_lh .)
    LUI             reduce using rule 94 (instruction_i -> instruction_lh .)
    LB              reduce using rule 94 (instruction_i -> instruction_lh .)
    LBU             reduce using rule 94 (instruction_i -> instruction_lh .)
    LH              reduce using rule 94 (instruction_i -> instruction_lh .)
    LHU             reduce using rule 94 (instruction_i -> instruction_lh .)
    SB              reduce using rule 94 (instruction_i -> instruction_lh .)
    SH              reduce using rule 94 (instruction_i -> instruction_lh .)
    LW              reduce using rule 94 (instruction_i -> instruction_lh .)
    SW              reduce using rule 94 (instruction_i -> instruction_lh .)
    BEQ             reduce using rule 94 (instruction_i -> instruction_lh .)
    BNE             reduce using rule 94 (instruction_i -> instruction_lh .)
    BGEZ            reduce using rule 94 (instruction_i -> instruction_lh .)
    BGTZ            reduce using rule 94 (instruction_i -> instruction_lh .)
    BLEZ            reduce using rule 94 (instruction_i -> instruction_lh .)
    BLTZ            reduce using rule 94 (instruction_i -> instruction_lh .)
    BGEZAL          reduce using rule 94 (instruction_i -> instruction_lh .)
    BLTZAL          reduce using rule 94 (instruction_i -> instruction_lh .)
    SLTI            reduce using rule 94 (instruction_i -> instruction_lh .)
    SLTIU           reduce using rule 94 (instruction_i -> instruction_lh .)
    J               reduce using rule 94 (instruction_i -> instruction_lh .)
    JAL             reduce using rule 94 (instruction_i -> instruction_lh .)
    .               reduce using rule 94 (instruction_i -> instruction_lh .)
    $end            reduce using rule 94 (instruction_i -> instruction_lh .)


state 26

    (43) instruction_r -> instruction_sltu .

    VARIABLE        reduce using rule 43 (instruction_r -> instruction_sltu .)
    ADD             reduce using rule 43 (instruction_r -> instruction_sltu .)
    ADDU            reduce using rule 43 (instruction_r -> instruction_sltu .)
    SUB             reduce using rule 43 (instruction_r -> instruction_sltu .)
    SUBU            reduce using rule 43 (instruction_r -> instruction_sltu .)
    AND             reduce using rule 43 (instruction_r -> instruction_sltu .)
    MULT            reduce using rule 43 (instruction_r -> instruction_sltu .)
    MULTU           reduce using rule 43 (instruction_r -> instruction_sltu .)
    DIV             reduce using rule 43 (instruction_r -> instruction_sltu .)
    DIVU            reduce using rule 43 (instruction_r -> instruction_sltu .)
    MFHI            reduce using rule 43 (instruction_r -> instruction_sltu .)
    MFLO            reduce using rule 43 (instruction_r -> instruction_sltu .)
    MTHI            reduce using rule 43 (instruction_r -> instruction_sltu .)
    MTLO            reduce using rule 43 (instruction_r -> instruction_sltu .)
    MFC0            reduce using rule 43 (instruction_r -> instruction_sltu .)
    MTC0            reduce using rule 43 (instruction_r -> instruction_sltu .)
    OR              reduce using rule 43 (instruction_r -> instruction_sltu .)
    XOR             reduce using rule 43 (instruction_r -> instruction_sltu .)
    NOR             reduce using rule 43 (instruction_r -> instruction_sltu .)
    SLT             reduce using rule 43 (instruction_r -> instruction_sltu .)
    SLTU            reduce using rule 43 (instruction_r -> instruction_sltu .)
    SLL             reduce using rule 43 (instruction_r -> instruction_sltu .)
    SRL             reduce using rule 43 (instruction_r -> instruction_sltu .)
    SRA             reduce using rule 43 (instruction_r -> instruction_sltu .)
    SLLV            reduce using rule 43 (instruction_r -> instruction_sltu .)
    SRLV            reduce using rule 43 (instruction_r -> instruction_sltu .)
    SRAV            reduce using rule 43 (instruction_r -> instruction_sltu .)
    JR              reduce using rule 43 (instruction_r -> instruction_sltu .)
    JALR            reduce using rule 43 (instruction_r -> instruction_sltu .)
    BREAK           reduce using rule 43 (instruction_r -> instruction_sltu .)
    SYSCALL         reduce using rule 43 (instruction_r -> instruction_sltu .)
    ERET            reduce using rule 43 (instruction_r -> instruction_sltu .)
    ADDI            reduce using rule 43 (instruction_r -> instruction_sltu .)
    ADDIU           reduce using rule 43 (instruction_r -> instruction_sltu .)
    ANDI            reduce using rule 43 (instruction_r -> instruction_sltu .)
    ORI             reduce using rule 43 (instruction_r -> instruction_sltu .)
    XORI            reduce using rule 43 (instruction_r -> instruction_sltu .)
    LUI             reduce using rule 43 (instruction_r -> instruction_sltu .)
    LB              reduce using rule 43 (instruction_r -> instruction_sltu .)
    LBU             reduce using rule 43 (instruction_r -> instruction_sltu .)
    LH              reduce using rule 43 (instruction_r -> instruction_sltu .)
    LHU             reduce using rule 43 (instruction_r -> instruction_sltu .)
    SB              reduce using rule 43 (instruction_r -> instruction_sltu .)
    SH              reduce using rule 43 (instruction_r -> instruction_sltu .)
    LW              reduce using rule 43 (instruction_r -> instruction_sltu .)
    SW              reduce using rule 43 (instruction_r -> instruction_sltu .)
    BEQ             reduce using rule 43 (instruction_r -> instruction_sltu .)
    BNE             reduce using rule 43 (instruction_r -> instruction_sltu .)
    BGEZ            reduce using rule 43 (instruction_r -> instruction_sltu .)
    BGTZ            reduce using rule 43 (instruction_r -> instruction_sltu .)
    BLEZ            reduce using rule 43 (instruction_r -> instruction_sltu .)
    BLTZ            reduce using rule 43 (instruction_r -> instruction_sltu .)
    BGEZAL          reduce using rule 43 (instruction_r -> instruction_sltu .)
    BLTZAL          reduce using rule 43 (instruction_r -> instruction_sltu .)
    SLTI            reduce using rule 43 (instruction_r -> instruction_sltu .)
    SLTIU           reduce using rule 43 (instruction_r -> instruction_sltu .)
    J               reduce using rule 43 (instruction_r -> instruction_sltu .)
    JAL             reduce using rule 43 (instruction_r -> instruction_sltu .)
    .               reduce using rule 43 (instruction_r -> instruction_sltu .)
    $end            reduce using rule 43 (instruction_r -> instruction_sltu .)


state 27

    (27) instruction_r -> instruction_subu .

    VARIABLE        reduce using rule 27 (instruction_r -> instruction_subu .)
    ADD             reduce using rule 27 (instruction_r -> instruction_subu .)
    ADDU            reduce using rule 27 (instruction_r -> instruction_subu .)
    SUB             reduce using rule 27 (instruction_r -> instruction_subu .)
    SUBU            reduce using rule 27 (instruction_r -> instruction_subu .)
    AND             reduce using rule 27 (instruction_r -> instruction_subu .)
    MULT            reduce using rule 27 (instruction_r -> instruction_subu .)
    MULTU           reduce using rule 27 (instruction_r -> instruction_subu .)
    DIV             reduce using rule 27 (instruction_r -> instruction_subu .)
    DIVU            reduce using rule 27 (instruction_r -> instruction_subu .)
    MFHI            reduce using rule 27 (instruction_r -> instruction_subu .)
    MFLO            reduce using rule 27 (instruction_r -> instruction_subu .)
    MTHI            reduce using rule 27 (instruction_r -> instruction_subu .)
    MTLO            reduce using rule 27 (instruction_r -> instruction_subu .)
    MFC0            reduce using rule 27 (instruction_r -> instruction_subu .)
    MTC0            reduce using rule 27 (instruction_r -> instruction_subu .)
    OR              reduce using rule 27 (instruction_r -> instruction_subu .)
    XOR             reduce using rule 27 (instruction_r -> instruction_subu .)
    NOR             reduce using rule 27 (instruction_r -> instruction_subu .)
    SLT             reduce using rule 27 (instruction_r -> instruction_subu .)
    SLTU            reduce using rule 27 (instruction_r -> instruction_subu .)
    SLL             reduce using rule 27 (instruction_r -> instruction_subu .)
    SRL             reduce using rule 27 (instruction_r -> instruction_subu .)
    SRA             reduce using rule 27 (instruction_r -> instruction_subu .)
    SLLV            reduce using rule 27 (instruction_r -> instruction_subu .)
    SRLV            reduce using rule 27 (instruction_r -> instruction_subu .)
    SRAV            reduce using rule 27 (instruction_r -> instruction_subu .)
    JR              reduce using rule 27 (instruction_r -> instruction_subu .)
    JALR            reduce using rule 27 (instruction_r -> instruction_subu .)
    BREAK           reduce using rule 27 (instruction_r -> instruction_subu .)
    SYSCALL         reduce using rule 27 (instruction_r -> instruction_subu .)
    ERET            reduce using rule 27 (instruction_r -> instruction_subu .)
    ADDI            reduce using rule 27 (instruction_r -> instruction_subu .)
    ADDIU           reduce using rule 27 (instruction_r -> instruction_subu .)
    ANDI            reduce using rule 27 (instruction_r -> instruction_subu .)
    ORI             reduce using rule 27 (instruction_r -> instruction_subu .)
    XORI            reduce using rule 27 (instruction_r -> instruction_subu .)
    LUI             reduce using rule 27 (instruction_r -> instruction_subu .)
    LB              reduce using rule 27 (instruction_r -> instruction_subu .)
    LBU             reduce using rule 27 (instruction_r -> instruction_subu .)
    LH              reduce using rule 27 (instruction_r -> instruction_subu .)
    LHU             reduce using rule 27 (instruction_r -> instruction_subu .)
    SB              reduce using rule 27 (instruction_r -> instruction_subu .)
    SH              reduce using rule 27 (instruction_r -> instruction_subu .)
    LW              reduce using rule 27 (instruction_r -> instruction_subu .)
    SW              reduce using rule 27 (instruction_r -> instruction_subu .)
    BEQ             reduce using rule 27 (instruction_r -> instruction_subu .)
    BNE             reduce using rule 27 (instruction_r -> instruction_subu .)
    BGEZ            reduce using rule 27 (instruction_r -> instruction_subu .)
    BGTZ            reduce using rule 27 (instruction_r -> instruction_subu .)
    BLEZ            reduce using rule 27 (instruction_r -> instruction_subu .)
    BLTZ            reduce using rule 27 (instruction_r -> instruction_subu .)
    BGEZAL          reduce using rule 27 (instruction_r -> instruction_subu .)
    BLTZAL          reduce using rule 27 (instruction_r -> instruction_subu .)
    SLTI            reduce using rule 27 (instruction_r -> instruction_subu .)
    SLTIU           reduce using rule 27 (instruction_r -> instruction_subu .)
    J               reduce using rule 27 (instruction_r -> instruction_subu .)
    JAL             reduce using rule 27 (instruction_r -> instruction_subu .)
    .               reduce using rule 27 (instruction_r -> instruction_subu .)
    $end            reduce using rule 27 (instruction_r -> instruction_subu .)


state 28

    (127) instruction_bgtz -> BGTZ . REG expression

    REG             shift and go to state 138


state 29

    (40) instruction_r -> instruction_xor .

    VARIABLE        reduce using rule 40 (instruction_r -> instruction_xor .)
    ADD             reduce using rule 40 (instruction_r -> instruction_xor .)
    ADDU            reduce using rule 40 (instruction_r -> instruction_xor .)
    SUB             reduce using rule 40 (instruction_r -> instruction_xor .)
    SUBU            reduce using rule 40 (instruction_r -> instruction_xor .)
    AND             reduce using rule 40 (instruction_r -> instruction_xor .)
    MULT            reduce using rule 40 (instruction_r -> instruction_xor .)
    MULTU           reduce using rule 40 (instruction_r -> instruction_xor .)
    DIV             reduce using rule 40 (instruction_r -> instruction_xor .)
    DIVU            reduce using rule 40 (instruction_r -> instruction_xor .)
    MFHI            reduce using rule 40 (instruction_r -> instruction_xor .)
    MFLO            reduce using rule 40 (instruction_r -> instruction_xor .)
    MTHI            reduce using rule 40 (instruction_r -> instruction_xor .)
    MTLO            reduce using rule 40 (instruction_r -> instruction_xor .)
    MFC0            reduce using rule 40 (instruction_r -> instruction_xor .)
    MTC0            reduce using rule 40 (instruction_r -> instruction_xor .)
    OR              reduce using rule 40 (instruction_r -> instruction_xor .)
    XOR             reduce using rule 40 (instruction_r -> instruction_xor .)
    NOR             reduce using rule 40 (instruction_r -> instruction_xor .)
    SLT             reduce using rule 40 (instruction_r -> instruction_xor .)
    SLTU            reduce using rule 40 (instruction_r -> instruction_xor .)
    SLL             reduce using rule 40 (instruction_r -> instruction_xor .)
    SRL             reduce using rule 40 (instruction_r -> instruction_xor .)
    SRA             reduce using rule 40 (instruction_r -> instruction_xor .)
    SLLV            reduce using rule 40 (instruction_r -> instruction_xor .)
    SRLV            reduce using rule 40 (instruction_r -> instruction_xor .)
    SRAV            reduce using rule 40 (instruction_r -> instruction_xor .)
    JR              reduce using rule 40 (instruction_r -> instruction_xor .)
    JALR            reduce using rule 40 (instruction_r -> instruction_xor .)
    BREAK           reduce using rule 40 (instruction_r -> instruction_xor .)
    SYSCALL         reduce using rule 40 (instruction_r -> instruction_xor .)
    ERET            reduce using rule 40 (instruction_r -> instruction_xor .)
    ADDI            reduce using rule 40 (instruction_r -> instruction_xor .)
    ADDIU           reduce using rule 40 (instruction_r -> instruction_xor .)
    ANDI            reduce using rule 40 (instruction_r -> instruction_xor .)
    ORI             reduce using rule 40 (instruction_r -> instruction_xor .)
    XORI            reduce using rule 40 (instruction_r -> instruction_xor .)
    LUI             reduce using rule 40 (instruction_r -> instruction_xor .)
    LB              reduce using rule 40 (instruction_r -> instruction_xor .)
    LBU             reduce using rule 40 (instruction_r -> instruction_xor .)
    LH              reduce using rule 40 (instruction_r -> instruction_xor .)
    LHU             reduce using rule 40 (instruction_r -> instruction_xor .)
    SB              reduce using rule 40 (instruction_r -> instruction_xor .)
    SH              reduce using rule 40 (instruction_r -> instruction_xor .)
    LW              reduce using rule 40 (instruction_r -> instruction_xor .)
    SW              reduce using rule 40 (instruction_r -> instruction_xor .)
    BEQ             reduce using rule 40 (instruction_r -> instruction_xor .)
    BNE             reduce using rule 40 (instruction_r -> instruction_xor .)
    BGEZ            reduce using rule 40 (instruction_r -> instruction_xor .)
    BGTZ            reduce using rule 40 (instruction_r -> instruction_xor .)
    BLEZ            reduce using rule 40 (instruction_r -> instruction_xor .)
    BLTZ            reduce using rule 40 (instruction_r -> instruction_xor .)
    BGEZAL          reduce using rule 40 (instruction_r -> instruction_xor .)
    BLTZAL          reduce using rule 40 (instruction_r -> instruction_xor .)
    SLTI            reduce using rule 40 (instruction_r -> instruction_xor .)
    SLTIU           reduce using rule 40 (instruction_r -> instruction_xor .)
    J               reduce using rule 40 (instruction_r -> instruction_xor .)
    JAL             reduce using rule 40 (instruction_r -> instruction_xor .)
    .               reduce using rule 40 (instruction_r -> instruction_xor .)
    $end            reduce using rule 40 (instruction_r -> instruction_xor .)


state 30

    (125) instruction_bne -> BNE . REG REG expression

    REG             shift and go to state 139


state 31

    (92) instruction_i -> instruction_lb .

    VARIABLE        reduce using rule 92 (instruction_i -> instruction_lb .)
    ADD             reduce using rule 92 (instruction_i -> instruction_lb .)
    ADDU            reduce using rule 92 (instruction_i -> instruction_lb .)
    SUB             reduce using rule 92 (instruction_i -> instruction_lb .)
    SUBU            reduce using rule 92 (instruction_i -> instruction_lb .)
    AND             reduce using rule 92 (instruction_i -> instruction_lb .)
    MULT            reduce using rule 92 (instruction_i -> instruction_lb .)
    MULTU           reduce using rule 92 (instruction_i -> instruction_lb .)
    DIV             reduce using rule 92 (instruction_i -> instruction_lb .)
    DIVU            reduce using rule 92 (instruction_i -> instruction_lb .)
    MFHI            reduce using rule 92 (instruction_i -> instruction_lb .)
    MFLO            reduce using rule 92 (instruction_i -> instruction_lb .)
    MTHI            reduce using rule 92 (instruction_i -> instruction_lb .)
    MTLO            reduce using rule 92 (instruction_i -> instruction_lb .)
    MFC0            reduce using rule 92 (instruction_i -> instruction_lb .)
    MTC0            reduce using rule 92 (instruction_i -> instruction_lb .)
    OR              reduce using rule 92 (instruction_i -> instruction_lb .)
    XOR             reduce using rule 92 (instruction_i -> instruction_lb .)
    NOR             reduce using rule 92 (instruction_i -> instruction_lb .)
    SLT             reduce using rule 92 (instruction_i -> instruction_lb .)
    SLTU            reduce using rule 92 (instruction_i -> instruction_lb .)
    SLL             reduce using rule 92 (instruction_i -> instruction_lb .)
    SRL             reduce using rule 92 (instruction_i -> instruction_lb .)
    SRA             reduce using rule 92 (instruction_i -> instruction_lb .)
    SLLV            reduce using rule 92 (instruction_i -> instruction_lb .)
    SRLV            reduce using rule 92 (instruction_i -> instruction_lb .)
    SRAV            reduce using rule 92 (instruction_i -> instruction_lb .)
    JR              reduce using rule 92 (instruction_i -> instruction_lb .)
    JALR            reduce using rule 92 (instruction_i -> instruction_lb .)
    BREAK           reduce using rule 92 (instruction_i -> instruction_lb .)
    SYSCALL         reduce using rule 92 (instruction_i -> instruction_lb .)
    ERET            reduce using rule 92 (instruction_i -> instruction_lb .)
    ADDI            reduce using rule 92 (instruction_i -> instruction_lb .)
    ADDIU           reduce using rule 92 (instruction_i -> instruction_lb .)
    ANDI            reduce using rule 92 (instruction_i -> instruction_lb .)
    ORI             reduce using rule 92 (instruction_i -> instruction_lb .)
    XORI            reduce using rule 92 (instruction_i -> instruction_lb .)
    LUI             reduce using rule 92 (instruction_i -> instruction_lb .)
    LB              reduce using rule 92 (instruction_i -> instruction_lb .)
    LBU             reduce using rule 92 (instruction_i -> instruction_lb .)
    LH              reduce using rule 92 (instruction_i -> instruction_lb .)
    LHU             reduce using rule 92 (instruction_i -> instruction_lb .)
    SB              reduce using rule 92 (instruction_i -> instruction_lb .)
    SH              reduce using rule 92 (instruction_i -> instruction_lb .)
    LW              reduce using rule 92 (instruction_i -> instruction_lb .)
    SW              reduce using rule 92 (instruction_i -> instruction_lb .)
    BEQ             reduce using rule 92 (instruction_i -> instruction_lb .)
    BNE             reduce using rule 92 (instruction_i -> instruction_lb .)
    BGEZ            reduce using rule 92 (instruction_i -> instruction_lb .)
    BGTZ            reduce using rule 92 (instruction_i -> instruction_lb .)
    BLEZ            reduce using rule 92 (instruction_i -> instruction_lb .)
    BLTZ            reduce using rule 92 (instruction_i -> instruction_lb .)
    BGEZAL          reduce using rule 92 (instruction_i -> instruction_lb .)
    BLTZAL          reduce using rule 92 (instruction_i -> instruction_lb .)
    SLTI            reduce using rule 92 (instruction_i -> instruction_lb .)
    SLTIU           reduce using rule 92 (instruction_i -> instruction_lb .)
    J               reduce using rule 92 (instruction_i -> instruction_lb .)
    JAL             reduce using rule 92 (instruction_i -> instruction_lb .)
    .               reduce using rule 92 (instruction_i -> instruction_lb .)
    $end            reduce using rule 92 (instruction_i -> instruction_lb .)


state 32

    (56) instruction_addu -> ADDU . REG REG REG

    REG             shift and go to state 140


state 33

    (103) instruction_i -> instruction_bgtz .

    VARIABLE        reduce using rule 103 (instruction_i -> instruction_bgtz .)
    ADD             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    ADDU            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SUB             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SUBU            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    AND             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    MULT            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    MULTU           reduce using rule 103 (instruction_i -> instruction_bgtz .)
    DIV             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    DIVU            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    MFHI            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    MFLO            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    MTHI            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    MTLO            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    MFC0            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    MTC0            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    OR              reduce using rule 103 (instruction_i -> instruction_bgtz .)
    XOR             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    NOR             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SLT             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SLTU            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SLL             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SRL             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SRA             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SLLV            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SRLV            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SRAV            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    JR              reduce using rule 103 (instruction_i -> instruction_bgtz .)
    JALR            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    BREAK           reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SYSCALL         reduce using rule 103 (instruction_i -> instruction_bgtz .)
    ERET            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    ADDI            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    ADDIU           reduce using rule 103 (instruction_i -> instruction_bgtz .)
    ANDI            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    ORI             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    XORI            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    LUI             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    LB              reduce using rule 103 (instruction_i -> instruction_bgtz .)
    LBU             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    LH              reduce using rule 103 (instruction_i -> instruction_bgtz .)
    LHU             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SB              reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SH              reduce using rule 103 (instruction_i -> instruction_bgtz .)
    LW              reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SW              reduce using rule 103 (instruction_i -> instruction_bgtz .)
    BEQ             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    BNE             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    BGEZ            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    BGTZ            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    BLEZ            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    BLTZ            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    BGEZAL          reduce using rule 103 (instruction_i -> instruction_bgtz .)
    BLTZAL          reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SLTI            reduce using rule 103 (instruction_i -> instruction_bgtz .)
    SLTIU           reduce using rule 103 (instruction_i -> instruction_bgtz .)
    J               reduce using rule 103 (instruction_i -> instruction_bgtz .)
    JAL             reduce using rule 103 (instruction_i -> instruction_bgtz .)
    .               reduce using rule 103 (instruction_i -> instruction_bgtz .)
    $end            reduce using rule 103 (instruction_i -> instruction_bgtz .)


state 34

    (88) instruction_i -> instruction_andi .

    VARIABLE        reduce using rule 88 (instruction_i -> instruction_andi .)
    ADD             reduce using rule 88 (instruction_i -> instruction_andi .)
    ADDU            reduce using rule 88 (instruction_i -> instruction_andi .)
    SUB             reduce using rule 88 (instruction_i -> instruction_andi .)
    SUBU            reduce using rule 88 (instruction_i -> instruction_andi .)
    AND             reduce using rule 88 (instruction_i -> instruction_andi .)
    MULT            reduce using rule 88 (instruction_i -> instruction_andi .)
    MULTU           reduce using rule 88 (instruction_i -> instruction_andi .)
    DIV             reduce using rule 88 (instruction_i -> instruction_andi .)
    DIVU            reduce using rule 88 (instruction_i -> instruction_andi .)
    MFHI            reduce using rule 88 (instruction_i -> instruction_andi .)
    MFLO            reduce using rule 88 (instruction_i -> instruction_andi .)
    MTHI            reduce using rule 88 (instruction_i -> instruction_andi .)
    MTLO            reduce using rule 88 (instruction_i -> instruction_andi .)
    MFC0            reduce using rule 88 (instruction_i -> instruction_andi .)
    MTC0            reduce using rule 88 (instruction_i -> instruction_andi .)
    OR              reduce using rule 88 (instruction_i -> instruction_andi .)
    XOR             reduce using rule 88 (instruction_i -> instruction_andi .)
    NOR             reduce using rule 88 (instruction_i -> instruction_andi .)
    SLT             reduce using rule 88 (instruction_i -> instruction_andi .)
    SLTU            reduce using rule 88 (instruction_i -> instruction_andi .)
    SLL             reduce using rule 88 (instruction_i -> instruction_andi .)
    SRL             reduce using rule 88 (instruction_i -> instruction_andi .)
    SRA             reduce using rule 88 (instruction_i -> instruction_andi .)
    SLLV            reduce using rule 88 (instruction_i -> instruction_andi .)
    SRLV            reduce using rule 88 (instruction_i -> instruction_andi .)
    SRAV            reduce using rule 88 (instruction_i -> instruction_andi .)
    JR              reduce using rule 88 (instruction_i -> instruction_andi .)
    JALR            reduce using rule 88 (instruction_i -> instruction_andi .)
    BREAK           reduce using rule 88 (instruction_i -> instruction_andi .)
    SYSCALL         reduce using rule 88 (instruction_i -> instruction_andi .)
    ERET            reduce using rule 88 (instruction_i -> instruction_andi .)
    ADDI            reduce using rule 88 (instruction_i -> instruction_andi .)
    ADDIU           reduce using rule 88 (instruction_i -> instruction_andi .)
    ANDI            reduce using rule 88 (instruction_i -> instruction_andi .)
    ORI             reduce using rule 88 (instruction_i -> instruction_andi .)
    XORI            reduce using rule 88 (instruction_i -> instruction_andi .)
    LUI             reduce using rule 88 (instruction_i -> instruction_andi .)
    LB              reduce using rule 88 (instruction_i -> instruction_andi .)
    LBU             reduce using rule 88 (instruction_i -> instruction_andi .)
    LH              reduce using rule 88 (instruction_i -> instruction_andi .)
    LHU             reduce using rule 88 (instruction_i -> instruction_andi .)
    SB              reduce using rule 88 (instruction_i -> instruction_andi .)
    SH              reduce using rule 88 (instruction_i -> instruction_andi .)
    LW              reduce using rule 88 (instruction_i -> instruction_andi .)
    SW              reduce using rule 88 (instruction_i -> instruction_andi .)
    BEQ             reduce using rule 88 (instruction_i -> instruction_andi .)
    BNE             reduce using rule 88 (instruction_i -> instruction_andi .)
    BGEZ            reduce using rule 88 (instruction_i -> instruction_andi .)
    BGTZ            reduce using rule 88 (instruction_i -> instruction_andi .)
    BLEZ            reduce using rule 88 (instruction_i -> instruction_andi .)
    BLTZ            reduce using rule 88 (instruction_i -> instruction_andi .)
    BGEZAL          reduce using rule 88 (instruction_i -> instruction_andi .)
    BLTZAL          reduce using rule 88 (instruction_i -> instruction_andi .)
    SLTI            reduce using rule 88 (instruction_i -> instruction_andi .)
    SLTIU           reduce using rule 88 (instruction_i -> instruction_andi .)
    J               reduce using rule 88 (instruction_i -> instruction_andi .)
    JAL             reduce using rule 88 (instruction_i -> instruction_andi .)
    .               reduce using rule 88 (instruction_i -> instruction_andi .)
    $end            reduce using rule 88 (instruction_i -> instruction_andi .)


state 35

    (78) instruction_sllv -> SLLV . REG REG REG

    REG             shift and go to state 141


state 36

    (132) instruction_slti -> SLTI . REG REG expression

    REG             shift and go to state 142


state 37

    (74) instruction_sltu -> SLTU . REG REG REG

    REG             shift and go to state 143


state 38

    (34) instruction_r -> instruction_mflo .

    VARIABLE        reduce using rule 34 (instruction_r -> instruction_mflo .)
    ADD             reduce using rule 34 (instruction_r -> instruction_mflo .)
    ADDU            reduce using rule 34 (instruction_r -> instruction_mflo .)
    SUB             reduce using rule 34 (instruction_r -> instruction_mflo .)
    SUBU            reduce using rule 34 (instruction_r -> instruction_mflo .)
    AND             reduce using rule 34 (instruction_r -> instruction_mflo .)
    MULT            reduce using rule 34 (instruction_r -> instruction_mflo .)
    MULTU           reduce using rule 34 (instruction_r -> instruction_mflo .)
    DIV             reduce using rule 34 (instruction_r -> instruction_mflo .)
    DIVU            reduce using rule 34 (instruction_r -> instruction_mflo .)
    MFHI            reduce using rule 34 (instruction_r -> instruction_mflo .)
    MFLO            reduce using rule 34 (instruction_r -> instruction_mflo .)
    MTHI            reduce using rule 34 (instruction_r -> instruction_mflo .)
    MTLO            reduce using rule 34 (instruction_r -> instruction_mflo .)
    MFC0            reduce using rule 34 (instruction_r -> instruction_mflo .)
    MTC0            reduce using rule 34 (instruction_r -> instruction_mflo .)
    OR              reduce using rule 34 (instruction_r -> instruction_mflo .)
    XOR             reduce using rule 34 (instruction_r -> instruction_mflo .)
    NOR             reduce using rule 34 (instruction_r -> instruction_mflo .)
    SLT             reduce using rule 34 (instruction_r -> instruction_mflo .)
    SLTU            reduce using rule 34 (instruction_r -> instruction_mflo .)
    SLL             reduce using rule 34 (instruction_r -> instruction_mflo .)
    SRL             reduce using rule 34 (instruction_r -> instruction_mflo .)
    SRA             reduce using rule 34 (instruction_r -> instruction_mflo .)
    SLLV            reduce using rule 34 (instruction_r -> instruction_mflo .)
    SRLV            reduce using rule 34 (instruction_r -> instruction_mflo .)
    SRAV            reduce using rule 34 (instruction_r -> instruction_mflo .)
    JR              reduce using rule 34 (instruction_r -> instruction_mflo .)
    JALR            reduce using rule 34 (instruction_r -> instruction_mflo .)
    BREAK           reduce using rule 34 (instruction_r -> instruction_mflo .)
    SYSCALL         reduce using rule 34 (instruction_r -> instruction_mflo .)
    ERET            reduce using rule 34 (instruction_r -> instruction_mflo .)
    ADDI            reduce using rule 34 (instruction_r -> instruction_mflo .)
    ADDIU           reduce using rule 34 (instruction_r -> instruction_mflo .)
    ANDI            reduce using rule 34 (instruction_r -> instruction_mflo .)
    ORI             reduce using rule 34 (instruction_r -> instruction_mflo .)
    XORI            reduce using rule 34 (instruction_r -> instruction_mflo .)
    LUI             reduce using rule 34 (instruction_r -> instruction_mflo .)
    LB              reduce using rule 34 (instruction_r -> instruction_mflo .)
    LBU             reduce using rule 34 (instruction_r -> instruction_mflo .)
    LH              reduce using rule 34 (instruction_r -> instruction_mflo .)
    LHU             reduce using rule 34 (instruction_r -> instruction_mflo .)
    SB              reduce using rule 34 (instruction_r -> instruction_mflo .)
    SH              reduce using rule 34 (instruction_r -> instruction_mflo .)
    LW              reduce using rule 34 (instruction_r -> instruction_mflo .)
    SW              reduce using rule 34 (instruction_r -> instruction_mflo .)
    BEQ             reduce using rule 34 (instruction_r -> instruction_mflo .)
    BNE             reduce using rule 34 (instruction_r -> instruction_mflo .)
    BGEZ            reduce using rule 34 (instruction_r -> instruction_mflo .)
    BGTZ            reduce using rule 34 (instruction_r -> instruction_mflo .)
    BLEZ            reduce using rule 34 (instruction_r -> instruction_mflo .)
    BLTZ            reduce using rule 34 (instruction_r -> instruction_mflo .)
    BGEZAL          reduce using rule 34 (instruction_r -> instruction_mflo .)
    BLTZAL          reduce using rule 34 (instruction_r -> instruction_mflo .)
    SLTI            reduce using rule 34 (instruction_r -> instruction_mflo .)
    SLTIU           reduce using rule 34 (instruction_r -> instruction_mflo .)
    J               reduce using rule 34 (instruction_r -> instruction_mflo .)
    JAL             reduce using rule 34 (instruction_r -> instruction_mflo .)
    .               reduce using rule 34 (instruction_r -> instruction_mflo .)
    $end            reduce using rule 34 (instruction_r -> instruction_mflo .)


state 39

    (70) instruction_or -> OR . REG REG REG

    REG             shift and go to state 144


state 40

    (110) instruction_addi -> ADDI . REG REG expression

    REG             shift and go to state 145


state 41

    (41) instruction_r -> instruction_nor .

    VARIABLE        reduce using rule 41 (instruction_r -> instruction_nor .)
    ADD             reduce using rule 41 (instruction_r -> instruction_nor .)
    ADDU            reduce using rule 41 (instruction_r -> instruction_nor .)
    SUB             reduce using rule 41 (instruction_r -> instruction_nor .)
    SUBU            reduce using rule 41 (instruction_r -> instruction_nor .)
    AND             reduce using rule 41 (instruction_r -> instruction_nor .)
    MULT            reduce using rule 41 (instruction_r -> instruction_nor .)
    MULTU           reduce using rule 41 (instruction_r -> instruction_nor .)
    DIV             reduce using rule 41 (instruction_r -> instruction_nor .)
    DIVU            reduce using rule 41 (instruction_r -> instruction_nor .)
    MFHI            reduce using rule 41 (instruction_r -> instruction_nor .)
    MFLO            reduce using rule 41 (instruction_r -> instruction_nor .)
    MTHI            reduce using rule 41 (instruction_r -> instruction_nor .)
    MTLO            reduce using rule 41 (instruction_r -> instruction_nor .)
    MFC0            reduce using rule 41 (instruction_r -> instruction_nor .)
    MTC0            reduce using rule 41 (instruction_r -> instruction_nor .)
    OR              reduce using rule 41 (instruction_r -> instruction_nor .)
    XOR             reduce using rule 41 (instruction_r -> instruction_nor .)
    NOR             reduce using rule 41 (instruction_r -> instruction_nor .)
    SLT             reduce using rule 41 (instruction_r -> instruction_nor .)
    SLTU            reduce using rule 41 (instruction_r -> instruction_nor .)
    SLL             reduce using rule 41 (instruction_r -> instruction_nor .)
    SRL             reduce using rule 41 (instruction_r -> instruction_nor .)
    SRA             reduce using rule 41 (instruction_r -> instruction_nor .)
    SLLV            reduce using rule 41 (instruction_r -> instruction_nor .)
    SRLV            reduce using rule 41 (instruction_r -> instruction_nor .)
    SRAV            reduce using rule 41 (instruction_r -> instruction_nor .)
    JR              reduce using rule 41 (instruction_r -> instruction_nor .)
    JALR            reduce using rule 41 (instruction_r -> instruction_nor .)
    BREAK           reduce using rule 41 (instruction_r -> instruction_nor .)
    SYSCALL         reduce using rule 41 (instruction_r -> instruction_nor .)
    ERET            reduce using rule 41 (instruction_r -> instruction_nor .)
    ADDI            reduce using rule 41 (instruction_r -> instruction_nor .)
    ADDIU           reduce using rule 41 (instruction_r -> instruction_nor .)
    ANDI            reduce using rule 41 (instruction_r -> instruction_nor .)
    ORI             reduce using rule 41 (instruction_r -> instruction_nor .)
    XORI            reduce using rule 41 (instruction_r -> instruction_nor .)
    LUI             reduce using rule 41 (instruction_r -> instruction_nor .)
    LB              reduce using rule 41 (instruction_r -> instruction_nor .)
    LBU             reduce using rule 41 (instruction_r -> instruction_nor .)
    LH              reduce using rule 41 (instruction_r -> instruction_nor .)
    LHU             reduce using rule 41 (instruction_r -> instruction_nor .)
    SB              reduce using rule 41 (instruction_r -> instruction_nor .)
    SH              reduce using rule 41 (instruction_r -> instruction_nor .)
    LW              reduce using rule 41 (instruction_r -> instruction_nor .)
    SW              reduce using rule 41 (instruction_r -> instruction_nor .)
    BEQ             reduce using rule 41 (instruction_r -> instruction_nor .)
    BNE             reduce using rule 41 (instruction_r -> instruction_nor .)
    BGEZ            reduce using rule 41 (instruction_r -> instruction_nor .)
    BGTZ            reduce using rule 41 (instruction_r -> instruction_nor .)
    BLEZ            reduce using rule 41 (instruction_r -> instruction_nor .)
    BLTZ            reduce using rule 41 (instruction_r -> instruction_nor .)
    BGEZAL          reduce using rule 41 (instruction_r -> instruction_nor .)
    BLTZAL          reduce using rule 41 (instruction_r -> instruction_nor .)
    SLTI            reduce using rule 41 (instruction_r -> instruction_nor .)
    SLTIU           reduce using rule 41 (instruction_r -> instruction_nor .)
    J               reduce using rule 41 (instruction_r -> instruction_nor .)
    JAL             reduce using rule 41 (instruction_r -> instruction_nor .)
    .               reduce using rule 41 (instruction_r -> instruction_nor .)
    $end            reduce using rule 41 (instruction_r -> instruction_nor .)


state 42

    (129) instruction_bltz -> BLTZ . REG expression

    REG             shift and go to state 146


state 43

    (37) instruction_r -> instruction_mfc0 .

    VARIABLE        reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    ADD             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    ADDU            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SUB             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SUBU            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    AND             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    MULT            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    MULTU           reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    DIV             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    DIVU            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    MFHI            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    MFLO            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    MTHI            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    MTLO            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    MFC0            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    MTC0            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    OR              reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    XOR             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    NOR             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SLT             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SLTU            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SLL             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SRL             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SRA             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SLLV            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SRLV            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SRAV            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    JR              reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    JALR            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    BREAK           reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SYSCALL         reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    ERET            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    ADDI            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    ADDIU           reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    ANDI            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    ORI             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    XORI            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    LUI             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    LB              reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    LBU             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    LH              reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    LHU             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SB              reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SH              reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    LW              reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SW              reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    BEQ             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    BNE             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    BGEZ            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    BGTZ            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    BLEZ            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    BLTZ            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    BGEZAL          reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    BLTZAL          reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SLTI            reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    SLTIU           reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    J               reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    JAL             reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    .               reduce using rule 37 (instruction_r -> instruction_mfc0 .)
    $end            reduce using rule 37 (instruction_r -> instruction_mfc0 .)


state 44

    (28) instruction_r -> instruction_and .

    VARIABLE        reduce using rule 28 (instruction_r -> instruction_and .)
    ADD             reduce using rule 28 (instruction_r -> instruction_and .)
    ADDU            reduce using rule 28 (instruction_r -> instruction_and .)
    SUB             reduce using rule 28 (instruction_r -> instruction_and .)
    SUBU            reduce using rule 28 (instruction_r -> instruction_and .)
    AND             reduce using rule 28 (instruction_r -> instruction_and .)
    MULT            reduce using rule 28 (instruction_r -> instruction_and .)
    MULTU           reduce using rule 28 (instruction_r -> instruction_and .)
    DIV             reduce using rule 28 (instruction_r -> instruction_and .)
    DIVU            reduce using rule 28 (instruction_r -> instruction_and .)
    MFHI            reduce using rule 28 (instruction_r -> instruction_and .)
    MFLO            reduce using rule 28 (instruction_r -> instruction_and .)
    MTHI            reduce using rule 28 (instruction_r -> instruction_and .)
    MTLO            reduce using rule 28 (instruction_r -> instruction_and .)
    MFC0            reduce using rule 28 (instruction_r -> instruction_and .)
    MTC0            reduce using rule 28 (instruction_r -> instruction_and .)
    OR              reduce using rule 28 (instruction_r -> instruction_and .)
    XOR             reduce using rule 28 (instruction_r -> instruction_and .)
    NOR             reduce using rule 28 (instruction_r -> instruction_and .)
    SLT             reduce using rule 28 (instruction_r -> instruction_and .)
    SLTU            reduce using rule 28 (instruction_r -> instruction_and .)
    SLL             reduce using rule 28 (instruction_r -> instruction_and .)
    SRL             reduce using rule 28 (instruction_r -> instruction_and .)
    SRA             reduce using rule 28 (instruction_r -> instruction_and .)
    SLLV            reduce using rule 28 (instruction_r -> instruction_and .)
    SRLV            reduce using rule 28 (instruction_r -> instruction_and .)
    SRAV            reduce using rule 28 (instruction_r -> instruction_and .)
    JR              reduce using rule 28 (instruction_r -> instruction_and .)
    JALR            reduce using rule 28 (instruction_r -> instruction_and .)
    BREAK           reduce using rule 28 (instruction_r -> instruction_and .)
    SYSCALL         reduce using rule 28 (instruction_r -> instruction_and .)
    ERET            reduce using rule 28 (instruction_r -> instruction_and .)
    ADDI            reduce using rule 28 (instruction_r -> instruction_and .)
    ADDIU           reduce using rule 28 (instruction_r -> instruction_and .)
    ANDI            reduce using rule 28 (instruction_r -> instruction_and .)
    ORI             reduce using rule 28 (instruction_r -> instruction_and .)
    XORI            reduce using rule 28 (instruction_r -> instruction_and .)
    LUI             reduce using rule 28 (instruction_r -> instruction_and .)
    LB              reduce using rule 28 (instruction_r -> instruction_and .)
    LBU             reduce using rule 28 (instruction_r -> instruction_and .)
    LH              reduce using rule 28 (instruction_r -> instruction_and .)
    LHU             reduce using rule 28 (instruction_r -> instruction_and .)
    SB              reduce using rule 28 (instruction_r -> instruction_and .)
    SH              reduce using rule 28 (instruction_r -> instruction_and .)
    LW              reduce using rule 28 (instruction_r -> instruction_and .)
    SW              reduce using rule 28 (instruction_r -> instruction_and .)
    BEQ             reduce using rule 28 (instruction_r -> instruction_and .)
    BNE             reduce using rule 28 (instruction_r -> instruction_and .)
    BGEZ            reduce using rule 28 (instruction_r -> instruction_and .)
    BGTZ            reduce using rule 28 (instruction_r -> instruction_and .)
    BLEZ            reduce using rule 28 (instruction_r -> instruction_and .)
    BLTZ            reduce using rule 28 (instruction_r -> instruction_and .)
    BGEZAL          reduce using rule 28 (instruction_r -> instruction_and .)
    BLTZAL          reduce using rule 28 (instruction_r -> instruction_and .)
    SLTI            reduce using rule 28 (instruction_r -> instruction_and .)
    SLTIU           reduce using rule 28 (instruction_r -> instruction_and .)
    J               reduce using rule 28 (instruction_r -> instruction_and .)
    JAL             reduce using rule 28 (instruction_r -> instruction_and .)
    .               reduce using rule 28 (instruction_r -> instruction_and .)
    $end            reduce using rule 28 (instruction_r -> instruction_and .)


state 45

    (33) instruction_r -> instruction_mfhi .

    VARIABLE        reduce using rule 33 (instruction_r -> instruction_mfhi .)
    ADD             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    ADDU            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SUB             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SUBU            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    AND             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    MULT            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    MULTU           reduce using rule 33 (instruction_r -> instruction_mfhi .)
    DIV             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    DIVU            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    MFHI            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    MFLO            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    MTHI            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    MTLO            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    MFC0            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    MTC0            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    OR              reduce using rule 33 (instruction_r -> instruction_mfhi .)
    XOR             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    NOR             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SLT             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SLTU            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SLL             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SRL             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SRA             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SLLV            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SRLV            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SRAV            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    JR              reduce using rule 33 (instruction_r -> instruction_mfhi .)
    JALR            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    BREAK           reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SYSCALL         reduce using rule 33 (instruction_r -> instruction_mfhi .)
    ERET            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    ADDI            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    ADDIU           reduce using rule 33 (instruction_r -> instruction_mfhi .)
    ANDI            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    ORI             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    XORI            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    LUI             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    LB              reduce using rule 33 (instruction_r -> instruction_mfhi .)
    LBU             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    LH              reduce using rule 33 (instruction_r -> instruction_mfhi .)
    LHU             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SB              reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SH              reduce using rule 33 (instruction_r -> instruction_mfhi .)
    LW              reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SW              reduce using rule 33 (instruction_r -> instruction_mfhi .)
    BEQ             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    BNE             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    BGEZ            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    BGTZ            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    BLEZ            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    BLTZ            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    BGEZAL          reduce using rule 33 (instruction_r -> instruction_mfhi .)
    BLTZAL          reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SLTI            reduce using rule 33 (instruction_r -> instruction_mfhi .)
    SLTIU           reduce using rule 33 (instruction_r -> instruction_mfhi .)
    J               reduce using rule 33 (instruction_r -> instruction_mfhi .)
    JAL             reduce using rule 33 (instruction_r -> instruction_mfhi .)
    .               reduce using rule 33 (instruction_r -> instruction_mfhi .)
    $end            reduce using rule 33 (instruction_r -> instruction_mfhi .)


state 46

    (64) instruction_mfhi -> MFHI . REG

    REG             shift and go to state 147


state 47

    (124) instruction_beq -> BEQ . REG REG expression

    REG             shift and go to state 148


state 48

    (31) instruction_r -> instruction_div .

    VARIABLE        reduce using rule 31 (instruction_r -> instruction_div .)
    ADD             reduce using rule 31 (instruction_r -> instruction_div .)
    ADDU            reduce using rule 31 (instruction_r -> instruction_div .)
    SUB             reduce using rule 31 (instruction_r -> instruction_div .)
    SUBU            reduce using rule 31 (instruction_r -> instruction_div .)
    AND             reduce using rule 31 (instruction_r -> instruction_div .)
    MULT            reduce using rule 31 (instruction_r -> instruction_div .)
    MULTU           reduce using rule 31 (instruction_r -> instruction_div .)
    DIV             reduce using rule 31 (instruction_r -> instruction_div .)
    DIVU            reduce using rule 31 (instruction_r -> instruction_div .)
    MFHI            reduce using rule 31 (instruction_r -> instruction_div .)
    MFLO            reduce using rule 31 (instruction_r -> instruction_div .)
    MTHI            reduce using rule 31 (instruction_r -> instruction_div .)
    MTLO            reduce using rule 31 (instruction_r -> instruction_div .)
    MFC0            reduce using rule 31 (instruction_r -> instruction_div .)
    MTC0            reduce using rule 31 (instruction_r -> instruction_div .)
    OR              reduce using rule 31 (instruction_r -> instruction_div .)
    XOR             reduce using rule 31 (instruction_r -> instruction_div .)
    NOR             reduce using rule 31 (instruction_r -> instruction_div .)
    SLT             reduce using rule 31 (instruction_r -> instruction_div .)
    SLTU            reduce using rule 31 (instruction_r -> instruction_div .)
    SLL             reduce using rule 31 (instruction_r -> instruction_div .)
    SRL             reduce using rule 31 (instruction_r -> instruction_div .)
    SRA             reduce using rule 31 (instruction_r -> instruction_div .)
    SLLV            reduce using rule 31 (instruction_r -> instruction_div .)
    SRLV            reduce using rule 31 (instruction_r -> instruction_div .)
    SRAV            reduce using rule 31 (instruction_r -> instruction_div .)
    JR              reduce using rule 31 (instruction_r -> instruction_div .)
    JALR            reduce using rule 31 (instruction_r -> instruction_div .)
    BREAK           reduce using rule 31 (instruction_r -> instruction_div .)
    SYSCALL         reduce using rule 31 (instruction_r -> instruction_div .)
    ERET            reduce using rule 31 (instruction_r -> instruction_div .)
    ADDI            reduce using rule 31 (instruction_r -> instruction_div .)
    ADDIU           reduce using rule 31 (instruction_r -> instruction_div .)
    ANDI            reduce using rule 31 (instruction_r -> instruction_div .)
    ORI             reduce using rule 31 (instruction_r -> instruction_div .)
    XORI            reduce using rule 31 (instruction_r -> instruction_div .)
    LUI             reduce using rule 31 (instruction_r -> instruction_div .)
    LB              reduce using rule 31 (instruction_r -> instruction_div .)
    LBU             reduce using rule 31 (instruction_r -> instruction_div .)
    LH              reduce using rule 31 (instruction_r -> instruction_div .)
    LHU             reduce using rule 31 (instruction_r -> instruction_div .)
    SB              reduce using rule 31 (instruction_r -> instruction_div .)
    SH              reduce using rule 31 (instruction_r -> instruction_div .)
    LW              reduce using rule 31 (instruction_r -> instruction_div .)
    SW              reduce using rule 31 (instruction_r -> instruction_div .)
    BEQ             reduce using rule 31 (instruction_r -> instruction_div .)
    BNE             reduce using rule 31 (instruction_r -> instruction_div .)
    BGEZ            reduce using rule 31 (instruction_r -> instruction_div .)
    BGTZ            reduce using rule 31 (instruction_r -> instruction_div .)
    BLEZ            reduce using rule 31 (instruction_r -> instruction_div .)
    BLTZ            reduce using rule 31 (instruction_r -> instruction_div .)
    BGEZAL          reduce using rule 31 (instruction_r -> instruction_div .)
    BLTZAL          reduce using rule 31 (instruction_r -> instruction_div .)
    SLTI            reduce using rule 31 (instruction_r -> instruction_div .)
    SLTIU           reduce using rule 31 (instruction_r -> instruction_div .)
    J               reduce using rule 31 (instruction_r -> instruction_div .)
    JAL             reduce using rule 31 (instruction_r -> instruction_div .)
    .               reduce using rule 31 (instruction_r -> instruction_div .)
    $end            reduce using rule 31 (instruction_r -> instruction_div .)


state 49

    (83) instruction_break -> BREAK .

    VARIABLE        reduce using rule 83 (instruction_break -> BREAK .)
    ADD             reduce using rule 83 (instruction_break -> BREAK .)
    ADDU            reduce using rule 83 (instruction_break -> BREAK .)
    SUB             reduce using rule 83 (instruction_break -> BREAK .)
    SUBU            reduce using rule 83 (instruction_break -> BREAK .)
    AND             reduce using rule 83 (instruction_break -> BREAK .)
    MULT            reduce using rule 83 (instruction_break -> BREAK .)
    MULTU           reduce using rule 83 (instruction_break -> BREAK .)
    DIV             reduce using rule 83 (instruction_break -> BREAK .)
    DIVU            reduce using rule 83 (instruction_break -> BREAK .)
    MFHI            reduce using rule 83 (instruction_break -> BREAK .)
    MFLO            reduce using rule 83 (instruction_break -> BREAK .)
    MTHI            reduce using rule 83 (instruction_break -> BREAK .)
    MTLO            reduce using rule 83 (instruction_break -> BREAK .)
    MFC0            reduce using rule 83 (instruction_break -> BREAK .)
    MTC0            reduce using rule 83 (instruction_break -> BREAK .)
    OR              reduce using rule 83 (instruction_break -> BREAK .)
    XOR             reduce using rule 83 (instruction_break -> BREAK .)
    NOR             reduce using rule 83 (instruction_break -> BREAK .)
    SLT             reduce using rule 83 (instruction_break -> BREAK .)
    SLTU            reduce using rule 83 (instruction_break -> BREAK .)
    SLL             reduce using rule 83 (instruction_break -> BREAK .)
    SRL             reduce using rule 83 (instruction_break -> BREAK .)
    SRA             reduce using rule 83 (instruction_break -> BREAK .)
    SLLV            reduce using rule 83 (instruction_break -> BREAK .)
    SRLV            reduce using rule 83 (instruction_break -> BREAK .)
    SRAV            reduce using rule 83 (instruction_break -> BREAK .)
    JR              reduce using rule 83 (instruction_break -> BREAK .)
    JALR            reduce using rule 83 (instruction_break -> BREAK .)
    BREAK           reduce using rule 83 (instruction_break -> BREAK .)
    SYSCALL         reduce using rule 83 (instruction_break -> BREAK .)
    ERET            reduce using rule 83 (instruction_break -> BREAK .)
    ADDI            reduce using rule 83 (instruction_break -> BREAK .)
    ADDIU           reduce using rule 83 (instruction_break -> BREAK .)
    ANDI            reduce using rule 83 (instruction_break -> BREAK .)
    ORI             reduce using rule 83 (instruction_break -> BREAK .)
    XORI            reduce using rule 83 (instruction_break -> BREAK .)
    LUI             reduce using rule 83 (instruction_break -> BREAK .)
    LB              reduce using rule 83 (instruction_break -> BREAK .)
    LBU             reduce using rule 83 (instruction_break -> BREAK .)
    LH              reduce using rule 83 (instruction_break -> BREAK .)
    LHU             reduce using rule 83 (instruction_break -> BREAK .)
    SB              reduce using rule 83 (instruction_break -> BREAK .)
    SH              reduce using rule 83 (instruction_break -> BREAK .)
    LW              reduce using rule 83 (instruction_break -> BREAK .)
    SW              reduce using rule 83 (instruction_break -> BREAK .)
    BEQ             reduce using rule 83 (instruction_break -> BREAK .)
    BNE             reduce using rule 83 (instruction_break -> BREAK .)
    BGEZ            reduce using rule 83 (instruction_break -> BREAK .)
    BGTZ            reduce using rule 83 (instruction_break -> BREAK .)
    BLEZ            reduce using rule 83 (instruction_break -> BREAK .)
    BLTZ            reduce using rule 83 (instruction_break -> BREAK .)
    BGEZAL          reduce using rule 83 (instruction_break -> BREAK .)
    BLTZAL          reduce using rule 83 (instruction_break -> BREAK .)
    SLTI            reduce using rule 83 (instruction_break -> BREAK .)
    SLTIU           reduce using rule 83 (instruction_break -> BREAK .)
    J               reduce using rule 83 (instruction_break -> BREAK .)
    JAL             reduce using rule 83 (instruction_break -> BREAK .)
    .               reduce using rule 83 (instruction_break -> BREAK .)
    $end            reduce using rule 83 (instruction_break -> BREAK .)


state 50

    (30) instruction_r -> instruction_multu .

    VARIABLE        reduce using rule 30 (instruction_r -> instruction_multu .)
    ADD             reduce using rule 30 (instruction_r -> instruction_multu .)
    ADDU            reduce using rule 30 (instruction_r -> instruction_multu .)
    SUB             reduce using rule 30 (instruction_r -> instruction_multu .)
    SUBU            reduce using rule 30 (instruction_r -> instruction_multu .)
    AND             reduce using rule 30 (instruction_r -> instruction_multu .)
    MULT            reduce using rule 30 (instruction_r -> instruction_multu .)
    MULTU           reduce using rule 30 (instruction_r -> instruction_multu .)
    DIV             reduce using rule 30 (instruction_r -> instruction_multu .)
    DIVU            reduce using rule 30 (instruction_r -> instruction_multu .)
    MFHI            reduce using rule 30 (instruction_r -> instruction_multu .)
    MFLO            reduce using rule 30 (instruction_r -> instruction_multu .)
    MTHI            reduce using rule 30 (instruction_r -> instruction_multu .)
    MTLO            reduce using rule 30 (instruction_r -> instruction_multu .)
    MFC0            reduce using rule 30 (instruction_r -> instruction_multu .)
    MTC0            reduce using rule 30 (instruction_r -> instruction_multu .)
    OR              reduce using rule 30 (instruction_r -> instruction_multu .)
    XOR             reduce using rule 30 (instruction_r -> instruction_multu .)
    NOR             reduce using rule 30 (instruction_r -> instruction_multu .)
    SLT             reduce using rule 30 (instruction_r -> instruction_multu .)
    SLTU            reduce using rule 30 (instruction_r -> instruction_multu .)
    SLL             reduce using rule 30 (instruction_r -> instruction_multu .)
    SRL             reduce using rule 30 (instruction_r -> instruction_multu .)
    SRA             reduce using rule 30 (instruction_r -> instruction_multu .)
    SLLV            reduce using rule 30 (instruction_r -> instruction_multu .)
    SRLV            reduce using rule 30 (instruction_r -> instruction_multu .)
    SRAV            reduce using rule 30 (instruction_r -> instruction_multu .)
    JR              reduce using rule 30 (instruction_r -> instruction_multu .)
    JALR            reduce using rule 30 (instruction_r -> instruction_multu .)
    BREAK           reduce using rule 30 (instruction_r -> instruction_multu .)
    SYSCALL         reduce using rule 30 (instruction_r -> instruction_multu .)
    ERET            reduce using rule 30 (instruction_r -> instruction_multu .)
    ADDI            reduce using rule 30 (instruction_r -> instruction_multu .)
    ADDIU           reduce using rule 30 (instruction_r -> instruction_multu .)
    ANDI            reduce using rule 30 (instruction_r -> instruction_multu .)
    ORI             reduce using rule 30 (instruction_r -> instruction_multu .)
    XORI            reduce using rule 30 (instruction_r -> instruction_multu .)
    LUI             reduce using rule 30 (instruction_r -> instruction_multu .)
    LB              reduce using rule 30 (instruction_r -> instruction_multu .)
    LBU             reduce using rule 30 (instruction_r -> instruction_multu .)
    LH              reduce using rule 30 (instruction_r -> instruction_multu .)
    LHU             reduce using rule 30 (instruction_r -> instruction_multu .)
    SB              reduce using rule 30 (instruction_r -> instruction_multu .)
    SH              reduce using rule 30 (instruction_r -> instruction_multu .)
    LW              reduce using rule 30 (instruction_r -> instruction_multu .)
    SW              reduce using rule 30 (instruction_r -> instruction_multu .)
    BEQ             reduce using rule 30 (instruction_r -> instruction_multu .)
    BNE             reduce using rule 30 (instruction_r -> instruction_multu .)
    BGEZ            reduce using rule 30 (instruction_r -> instruction_multu .)
    BGTZ            reduce using rule 30 (instruction_r -> instruction_multu .)
    BLEZ            reduce using rule 30 (instruction_r -> instruction_multu .)
    BLTZ            reduce using rule 30 (instruction_r -> instruction_multu .)
    BGEZAL          reduce using rule 30 (instruction_r -> instruction_multu .)
    BLTZAL          reduce using rule 30 (instruction_r -> instruction_multu .)
    SLTI            reduce using rule 30 (instruction_r -> instruction_multu .)
    SLTIU           reduce using rule 30 (instruction_r -> instruction_multu .)
    J               reduce using rule 30 (instruction_r -> instruction_multu .)
    JAL             reduce using rule 30 (instruction_r -> instruction_multu .)
    .               reduce using rule 30 (instruction_r -> instruction_multu .)
    $end            reduce using rule 30 (instruction_r -> instruction_multu .)


state 51

    (137) instruction_jal -> JAL . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 151

state 52

    (128) instruction_blez -> BLEZ . REG expression

    REG             shift and go to state 153


state 53

    (58) instruction_subu -> SUBU . REG REG REG

    REG             shift and go to state 154


state 54

    (35) instruction_r -> instruction_mthi .

    VARIABLE        reduce using rule 35 (instruction_r -> instruction_mthi .)
    ADD             reduce using rule 35 (instruction_r -> instruction_mthi .)
    ADDU            reduce using rule 35 (instruction_r -> instruction_mthi .)
    SUB             reduce using rule 35 (instruction_r -> instruction_mthi .)
    SUBU            reduce using rule 35 (instruction_r -> instruction_mthi .)
    AND             reduce using rule 35 (instruction_r -> instruction_mthi .)
    MULT            reduce using rule 35 (instruction_r -> instruction_mthi .)
    MULTU           reduce using rule 35 (instruction_r -> instruction_mthi .)
    DIV             reduce using rule 35 (instruction_r -> instruction_mthi .)
    DIVU            reduce using rule 35 (instruction_r -> instruction_mthi .)
    MFHI            reduce using rule 35 (instruction_r -> instruction_mthi .)
    MFLO            reduce using rule 35 (instruction_r -> instruction_mthi .)
    MTHI            reduce using rule 35 (instruction_r -> instruction_mthi .)
    MTLO            reduce using rule 35 (instruction_r -> instruction_mthi .)
    MFC0            reduce using rule 35 (instruction_r -> instruction_mthi .)
    MTC0            reduce using rule 35 (instruction_r -> instruction_mthi .)
    OR              reduce using rule 35 (instruction_r -> instruction_mthi .)
    XOR             reduce using rule 35 (instruction_r -> instruction_mthi .)
    NOR             reduce using rule 35 (instruction_r -> instruction_mthi .)
    SLT             reduce using rule 35 (instruction_r -> instruction_mthi .)
    SLTU            reduce using rule 35 (instruction_r -> instruction_mthi .)
    SLL             reduce using rule 35 (instruction_r -> instruction_mthi .)
    SRL             reduce using rule 35 (instruction_r -> instruction_mthi .)
    SRA             reduce using rule 35 (instruction_r -> instruction_mthi .)
    SLLV            reduce using rule 35 (instruction_r -> instruction_mthi .)
    SRLV            reduce using rule 35 (instruction_r -> instruction_mthi .)
    SRAV            reduce using rule 35 (instruction_r -> instruction_mthi .)
    JR              reduce using rule 35 (instruction_r -> instruction_mthi .)
    JALR            reduce using rule 35 (instruction_r -> instruction_mthi .)
    BREAK           reduce using rule 35 (instruction_r -> instruction_mthi .)
    SYSCALL         reduce using rule 35 (instruction_r -> instruction_mthi .)
    ERET            reduce using rule 35 (instruction_r -> instruction_mthi .)
    ADDI            reduce using rule 35 (instruction_r -> instruction_mthi .)
    ADDIU           reduce using rule 35 (instruction_r -> instruction_mthi .)
    ANDI            reduce using rule 35 (instruction_r -> instruction_mthi .)
    ORI             reduce using rule 35 (instruction_r -> instruction_mthi .)
    XORI            reduce using rule 35 (instruction_r -> instruction_mthi .)
    LUI             reduce using rule 35 (instruction_r -> instruction_mthi .)
    LB              reduce using rule 35 (instruction_r -> instruction_mthi .)
    LBU             reduce using rule 35 (instruction_r -> instruction_mthi .)
    LH              reduce using rule 35 (instruction_r -> instruction_mthi .)
    LHU             reduce using rule 35 (instruction_r -> instruction_mthi .)
    SB              reduce using rule 35 (instruction_r -> instruction_mthi .)
    SH              reduce using rule 35 (instruction_r -> instruction_mthi .)
    LW              reduce using rule 35 (instruction_r -> instruction_mthi .)
    SW              reduce using rule 35 (instruction_r -> instruction_mthi .)
    BEQ             reduce using rule 35 (instruction_r -> instruction_mthi .)
    BNE             reduce using rule 35 (instruction_r -> instruction_mthi .)
    BGEZ            reduce using rule 35 (instruction_r -> instruction_mthi .)
    BGTZ            reduce using rule 35 (instruction_r -> instruction_mthi .)
    BLEZ            reduce using rule 35 (instruction_r -> instruction_mthi .)
    BLTZ            reduce using rule 35 (instruction_r -> instruction_mthi .)
    BGEZAL          reduce using rule 35 (instruction_r -> instruction_mthi .)
    BLTZAL          reduce using rule 35 (instruction_r -> instruction_mthi .)
    SLTI            reduce using rule 35 (instruction_r -> instruction_mthi .)
    SLTIU           reduce using rule 35 (instruction_r -> instruction_mthi .)
    J               reduce using rule 35 (instruction_r -> instruction_mthi .)
    JAL             reduce using rule 35 (instruction_r -> instruction_mthi .)
    .               reduce using rule 35 (instruction_r -> instruction_mthi .)
    $end            reduce using rule 35 (instruction_r -> instruction_mthi .)


state 55

    (59) instruction_and -> AND . REG REG REG

    REG             shift and go to state 155


state 56

    (51) instruction_r -> instruction_jalr .

    VARIABLE        reduce using rule 51 (instruction_r -> instruction_jalr .)
    ADD             reduce using rule 51 (instruction_r -> instruction_jalr .)
    ADDU            reduce using rule 51 (instruction_r -> instruction_jalr .)
    SUB             reduce using rule 51 (instruction_r -> instruction_jalr .)
    SUBU            reduce using rule 51 (instruction_r -> instruction_jalr .)
    AND             reduce using rule 51 (instruction_r -> instruction_jalr .)
    MULT            reduce using rule 51 (instruction_r -> instruction_jalr .)
    MULTU           reduce using rule 51 (instruction_r -> instruction_jalr .)
    DIV             reduce using rule 51 (instruction_r -> instruction_jalr .)
    DIVU            reduce using rule 51 (instruction_r -> instruction_jalr .)
    MFHI            reduce using rule 51 (instruction_r -> instruction_jalr .)
    MFLO            reduce using rule 51 (instruction_r -> instruction_jalr .)
    MTHI            reduce using rule 51 (instruction_r -> instruction_jalr .)
    MTLO            reduce using rule 51 (instruction_r -> instruction_jalr .)
    MFC0            reduce using rule 51 (instruction_r -> instruction_jalr .)
    MTC0            reduce using rule 51 (instruction_r -> instruction_jalr .)
    OR              reduce using rule 51 (instruction_r -> instruction_jalr .)
    XOR             reduce using rule 51 (instruction_r -> instruction_jalr .)
    NOR             reduce using rule 51 (instruction_r -> instruction_jalr .)
    SLT             reduce using rule 51 (instruction_r -> instruction_jalr .)
    SLTU            reduce using rule 51 (instruction_r -> instruction_jalr .)
    SLL             reduce using rule 51 (instruction_r -> instruction_jalr .)
    SRL             reduce using rule 51 (instruction_r -> instruction_jalr .)
    SRA             reduce using rule 51 (instruction_r -> instruction_jalr .)
    SLLV            reduce using rule 51 (instruction_r -> instruction_jalr .)
    SRLV            reduce using rule 51 (instruction_r -> instruction_jalr .)
    SRAV            reduce using rule 51 (instruction_r -> instruction_jalr .)
    JR              reduce using rule 51 (instruction_r -> instruction_jalr .)
    JALR            reduce using rule 51 (instruction_r -> instruction_jalr .)
    BREAK           reduce using rule 51 (instruction_r -> instruction_jalr .)
    SYSCALL         reduce using rule 51 (instruction_r -> instruction_jalr .)
    ERET            reduce using rule 51 (instruction_r -> instruction_jalr .)
    ADDI            reduce using rule 51 (instruction_r -> instruction_jalr .)
    ADDIU           reduce using rule 51 (instruction_r -> instruction_jalr .)
    ANDI            reduce using rule 51 (instruction_r -> instruction_jalr .)
    ORI             reduce using rule 51 (instruction_r -> instruction_jalr .)
    XORI            reduce using rule 51 (instruction_r -> instruction_jalr .)
    LUI             reduce using rule 51 (instruction_r -> instruction_jalr .)
    LB              reduce using rule 51 (instruction_r -> instruction_jalr .)
    LBU             reduce using rule 51 (instruction_r -> instruction_jalr .)
    LH              reduce using rule 51 (instruction_r -> instruction_jalr .)
    LHU             reduce using rule 51 (instruction_r -> instruction_jalr .)
    SB              reduce using rule 51 (instruction_r -> instruction_jalr .)
    SH              reduce using rule 51 (instruction_r -> instruction_jalr .)
    LW              reduce using rule 51 (instruction_r -> instruction_jalr .)
    SW              reduce using rule 51 (instruction_r -> instruction_jalr .)
    BEQ             reduce using rule 51 (instruction_r -> instruction_jalr .)
    BNE             reduce using rule 51 (instruction_r -> instruction_jalr .)
    BGEZ            reduce using rule 51 (instruction_r -> instruction_jalr .)
    BGTZ            reduce using rule 51 (instruction_r -> instruction_jalr .)
    BLEZ            reduce using rule 51 (instruction_r -> instruction_jalr .)
    BLTZ            reduce using rule 51 (instruction_r -> instruction_jalr .)
    BGEZAL          reduce using rule 51 (instruction_r -> instruction_jalr .)
    BLTZAL          reduce using rule 51 (instruction_r -> instruction_jalr .)
    SLTI            reduce using rule 51 (instruction_r -> instruction_jalr .)
    SLTIU           reduce using rule 51 (instruction_r -> instruction_jalr .)
    J               reduce using rule 51 (instruction_r -> instruction_jalr .)
    JAL             reduce using rule 51 (instruction_r -> instruction_jalr .)
    .               reduce using rule 51 (instruction_r -> instruction_jalr .)
    $end            reduce using rule 51 (instruction_r -> instruction_jalr .)


state 57

    (42) instruction_r -> instruction_slt .

    VARIABLE        reduce using rule 42 (instruction_r -> instruction_slt .)
    ADD             reduce using rule 42 (instruction_r -> instruction_slt .)
    ADDU            reduce using rule 42 (instruction_r -> instruction_slt .)
    SUB             reduce using rule 42 (instruction_r -> instruction_slt .)
    SUBU            reduce using rule 42 (instruction_r -> instruction_slt .)
    AND             reduce using rule 42 (instruction_r -> instruction_slt .)
    MULT            reduce using rule 42 (instruction_r -> instruction_slt .)
    MULTU           reduce using rule 42 (instruction_r -> instruction_slt .)
    DIV             reduce using rule 42 (instruction_r -> instruction_slt .)
    DIVU            reduce using rule 42 (instruction_r -> instruction_slt .)
    MFHI            reduce using rule 42 (instruction_r -> instruction_slt .)
    MFLO            reduce using rule 42 (instruction_r -> instruction_slt .)
    MTHI            reduce using rule 42 (instruction_r -> instruction_slt .)
    MTLO            reduce using rule 42 (instruction_r -> instruction_slt .)
    MFC0            reduce using rule 42 (instruction_r -> instruction_slt .)
    MTC0            reduce using rule 42 (instruction_r -> instruction_slt .)
    OR              reduce using rule 42 (instruction_r -> instruction_slt .)
    XOR             reduce using rule 42 (instruction_r -> instruction_slt .)
    NOR             reduce using rule 42 (instruction_r -> instruction_slt .)
    SLT             reduce using rule 42 (instruction_r -> instruction_slt .)
    SLTU            reduce using rule 42 (instruction_r -> instruction_slt .)
    SLL             reduce using rule 42 (instruction_r -> instruction_slt .)
    SRL             reduce using rule 42 (instruction_r -> instruction_slt .)
    SRA             reduce using rule 42 (instruction_r -> instruction_slt .)
    SLLV            reduce using rule 42 (instruction_r -> instruction_slt .)
    SRLV            reduce using rule 42 (instruction_r -> instruction_slt .)
    SRAV            reduce using rule 42 (instruction_r -> instruction_slt .)
    JR              reduce using rule 42 (instruction_r -> instruction_slt .)
    JALR            reduce using rule 42 (instruction_r -> instruction_slt .)
    BREAK           reduce using rule 42 (instruction_r -> instruction_slt .)
    SYSCALL         reduce using rule 42 (instruction_r -> instruction_slt .)
    ERET            reduce using rule 42 (instruction_r -> instruction_slt .)
    ADDI            reduce using rule 42 (instruction_r -> instruction_slt .)
    ADDIU           reduce using rule 42 (instruction_r -> instruction_slt .)
    ANDI            reduce using rule 42 (instruction_r -> instruction_slt .)
    ORI             reduce using rule 42 (instruction_r -> instruction_slt .)
    XORI            reduce using rule 42 (instruction_r -> instruction_slt .)
    LUI             reduce using rule 42 (instruction_r -> instruction_slt .)
    LB              reduce using rule 42 (instruction_r -> instruction_slt .)
    LBU             reduce using rule 42 (instruction_r -> instruction_slt .)
    LH              reduce using rule 42 (instruction_r -> instruction_slt .)
    LHU             reduce using rule 42 (instruction_r -> instruction_slt .)
    SB              reduce using rule 42 (instruction_r -> instruction_slt .)
    SH              reduce using rule 42 (instruction_r -> instruction_slt .)
    LW              reduce using rule 42 (instruction_r -> instruction_slt .)
    SW              reduce using rule 42 (instruction_r -> instruction_slt .)
    BEQ             reduce using rule 42 (instruction_r -> instruction_slt .)
    BNE             reduce using rule 42 (instruction_r -> instruction_slt .)
    BGEZ            reduce using rule 42 (instruction_r -> instruction_slt .)
    BGTZ            reduce using rule 42 (instruction_r -> instruction_slt .)
    BLEZ            reduce using rule 42 (instruction_r -> instruction_slt .)
    BLTZ            reduce using rule 42 (instruction_r -> instruction_slt .)
    BGEZAL          reduce using rule 42 (instruction_r -> instruction_slt .)
    BLTZAL          reduce using rule 42 (instruction_r -> instruction_slt .)
    SLTI            reduce using rule 42 (instruction_r -> instruction_slt .)
    SLTIU           reduce using rule 42 (instruction_r -> instruction_slt .)
    J               reduce using rule 42 (instruction_r -> instruction_slt .)
    JAL             reduce using rule 42 (instruction_r -> instruction_slt .)
    .               reduce using rule 42 (instruction_r -> instruction_slt .)
    $end            reduce using rule 42 (instruction_r -> instruction_slt .)


state 58

    (44) instruction_r -> instruction_sll .

    VARIABLE        reduce using rule 44 (instruction_r -> instruction_sll .)
    ADD             reduce using rule 44 (instruction_r -> instruction_sll .)
    ADDU            reduce using rule 44 (instruction_r -> instruction_sll .)
    SUB             reduce using rule 44 (instruction_r -> instruction_sll .)
    SUBU            reduce using rule 44 (instruction_r -> instruction_sll .)
    AND             reduce using rule 44 (instruction_r -> instruction_sll .)
    MULT            reduce using rule 44 (instruction_r -> instruction_sll .)
    MULTU           reduce using rule 44 (instruction_r -> instruction_sll .)
    DIV             reduce using rule 44 (instruction_r -> instruction_sll .)
    DIVU            reduce using rule 44 (instruction_r -> instruction_sll .)
    MFHI            reduce using rule 44 (instruction_r -> instruction_sll .)
    MFLO            reduce using rule 44 (instruction_r -> instruction_sll .)
    MTHI            reduce using rule 44 (instruction_r -> instruction_sll .)
    MTLO            reduce using rule 44 (instruction_r -> instruction_sll .)
    MFC0            reduce using rule 44 (instruction_r -> instruction_sll .)
    MTC0            reduce using rule 44 (instruction_r -> instruction_sll .)
    OR              reduce using rule 44 (instruction_r -> instruction_sll .)
    XOR             reduce using rule 44 (instruction_r -> instruction_sll .)
    NOR             reduce using rule 44 (instruction_r -> instruction_sll .)
    SLT             reduce using rule 44 (instruction_r -> instruction_sll .)
    SLTU            reduce using rule 44 (instruction_r -> instruction_sll .)
    SLL             reduce using rule 44 (instruction_r -> instruction_sll .)
    SRL             reduce using rule 44 (instruction_r -> instruction_sll .)
    SRA             reduce using rule 44 (instruction_r -> instruction_sll .)
    SLLV            reduce using rule 44 (instruction_r -> instruction_sll .)
    SRLV            reduce using rule 44 (instruction_r -> instruction_sll .)
    SRAV            reduce using rule 44 (instruction_r -> instruction_sll .)
    JR              reduce using rule 44 (instruction_r -> instruction_sll .)
    JALR            reduce using rule 44 (instruction_r -> instruction_sll .)
    BREAK           reduce using rule 44 (instruction_r -> instruction_sll .)
    SYSCALL         reduce using rule 44 (instruction_r -> instruction_sll .)
    ERET            reduce using rule 44 (instruction_r -> instruction_sll .)
    ADDI            reduce using rule 44 (instruction_r -> instruction_sll .)
    ADDIU           reduce using rule 44 (instruction_r -> instruction_sll .)
    ANDI            reduce using rule 44 (instruction_r -> instruction_sll .)
    ORI             reduce using rule 44 (instruction_r -> instruction_sll .)
    XORI            reduce using rule 44 (instruction_r -> instruction_sll .)
    LUI             reduce using rule 44 (instruction_r -> instruction_sll .)
    LB              reduce using rule 44 (instruction_r -> instruction_sll .)
    LBU             reduce using rule 44 (instruction_r -> instruction_sll .)
    LH              reduce using rule 44 (instruction_r -> instruction_sll .)
    LHU             reduce using rule 44 (instruction_r -> instruction_sll .)
    SB              reduce using rule 44 (instruction_r -> instruction_sll .)
    SH              reduce using rule 44 (instruction_r -> instruction_sll .)
    LW              reduce using rule 44 (instruction_r -> instruction_sll .)
    SW              reduce using rule 44 (instruction_r -> instruction_sll .)
    BEQ             reduce using rule 44 (instruction_r -> instruction_sll .)
    BNE             reduce using rule 44 (instruction_r -> instruction_sll .)
    BGEZ            reduce using rule 44 (instruction_r -> instruction_sll .)
    BGTZ            reduce using rule 44 (instruction_r -> instruction_sll .)
    BLEZ            reduce using rule 44 (instruction_r -> instruction_sll .)
    BLTZ            reduce using rule 44 (instruction_r -> instruction_sll .)
    BGEZAL          reduce using rule 44 (instruction_r -> instruction_sll .)
    BLTZAL          reduce using rule 44 (instruction_r -> instruction_sll .)
    SLTI            reduce using rule 44 (instruction_r -> instruction_sll .)
    SLTIU           reduce using rule 44 (instruction_r -> instruction_sll .)
    J               reduce using rule 44 (instruction_r -> instruction_sll .)
    JAL             reduce using rule 44 (instruction_r -> instruction_sll .)
    .               reduce using rule 44 (instruction_r -> instruction_sll .)
    $end            reduce using rule 44 (instruction_r -> instruction_sll .)


state 59

    (67) instruction_mtlo -> MTLO . REG

    REG             shift and go to state 156


state 60

    (72) instruction_nor -> NOR . REG REG REG

    REG             shift and go to state 157


state 61

    (57) instruction_sub -> SUB . REG REG REG

    REG             shift and go to state 158


state 62

    (96) instruction_i -> instruction_sb .

    VARIABLE        reduce using rule 96 (instruction_i -> instruction_sb .)
    ADD             reduce using rule 96 (instruction_i -> instruction_sb .)
    ADDU            reduce using rule 96 (instruction_i -> instruction_sb .)
    SUB             reduce using rule 96 (instruction_i -> instruction_sb .)
    SUBU            reduce using rule 96 (instruction_i -> instruction_sb .)
    AND             reduce using rule 96 (instruction_i -> instruction_sb .)
    MULT            reduce using rule 96 (instruction_i -> instruction_sb .)
    MULTU           reduce using rule 96 (instruction_i -> instruction_sb .)
    DIV             reduce using rule 96 (instruction_i -> instruction_sb .)
    DIVU            reduce using rule 96 (instruction_i -> instruction_sb .)
    MFHI            reduce using rule 96 (instruction_i -> instruction_sb .)
    MFLO            reduce using rule 96 (instruction_i -> instruction_sb .)
    MTHI            reduce using rule 96 (instruction_i -> instruction_sb .)
    MTLO            reduce using rule 96 (instruction_i -> instruction_sb .)
    MFC0            reduce using rule 96 (instruction_i -> instruction_sb .)
    MTC0            reduce using rule 96 (instruction_i -> instruction_sb .)
    OR              reduce using rule 96 (instruction_i -> instruction_sb .)
    XOR             reduce using rule 96 (instruction_i -> instruction_sb .)
    NOR             reduce using rule 96 (instruction_i -> instruction_sb .)
    SLT             reduce using rule 96 (instruction_i -> instruction_sb .)
    SLTU            reduce using rule 96 (instruction_i -> instruction_sb .)
    SLL             reduce using rule 96 (instruction_i -> instruction_sb .)
    SRL             reduce using rule 96 (instruction_i -> instruction_sb .)
    SRA             reduce using rule 96 (instruction_i -> instruction_sb .)
    SLLV            reduce using rule 96 (instruction_i -> instruction_sb .)
    SRLV            reduce using rule 96 (instruction_i -> instruction_sb .)
    SRAV            reduce using rule 96 (instruction_i -> instruction_sb .)
    JR              reduce using rule 96 (instruction_i -> instruction_sb .)
    JALR            reduce using rule 96 (instruction_i -> instruction_sb .)
    BREAK           reduce using rule 96 (instruction_i -> instruction_sb .)
    SYSCALL         reduce using rule 96 (instruction_i -> instruction_sb .)
    ERET            reduce using rule 96 (instruction_i -> instruction_sb .)
    ADDI            reduce using rule 96 (instruction_i -> instruction_sb .)
    ADDIU           reduce using rule 96 (instruction_i -> instruction_sb .)
    ANDI            reduce using rule 96 (instruction_i -> instruction_sb .)
    ORI             reduce using rule 96 (instruction_i -> instruction_sb .)
    XORI            reduce using rule 96 (instruction_i -> instruction_sb .)
    LUI             reduce using rule 96 (instruction_i -> instruction_sb .)
    LB              reduce using rule 96 (instruction_i -> instruction_sb .)
    LBU             reduce using rule 96 (instruction_i -> instruction_sb .)
    LH              reduce using rule 96 (instruction_i -> instruction_sb .)
    LHU             reduce using rule 96 (instruction_i -> instruction_sb .)
    SB              reduce using rule 96 (instruction_i -> instruction_sb .)
    SH              reduce using rule 96 (instruction_i -> instruction_sb .)
    LW              reduce using rule 96 (instruction_i -> instruction_sb .)
    SW              reduce using rule 96 (instruction_i -> instruction_sb .)
    BEQ             reduce using rule 96 (instruction_i -> instruction_sb .)
    BNE             reduce using rule 96 (instruction_i -> instruction_sb .)
    BGEZ            reduce using rule 96 (instruction_i -> instruction_sb .)
    BGTZ            reduce using rule 96 (instruction_i -> instruction_sb .)
    BLEZ            reduce using rule 96 (instruction_i -> instruction_sb .)
    BLTZ            reduce using rule 96 (instruction_i -> instruction_sb .)
    BGEZAL          reduce using rule 96 (instruction_i -> instruction_sb .)
    BLTZAL          reduce using rule 96 (instruction_i -> instruction_sb .)
    SLTI            reduce using rule 96 (instruction_i -> instruction_sb .)
    SLTIU           reduce using rule 96 (instruction_i -> instruction_sb .)
    J               reduce using rule 96 (instruction_i -> instruction_sb .)
    JAL             reduce using rule 96 (instruction_i -> instruction_sb .)
    .               reduce using rule 96 (instruction_i -> instruction_sb .)
    $end            reduce using rule 96 (instruction_i -> instruction_sb .)


state 63

    (97) instruction_i -> instruction_sh .

    VARIABLE        reduce using rule 97 (instruction_i -> instruction_sh .)
    ADD             reduce using rule 97 (instruction_i -> instruction_sh .)
    ADDU            reduce using rule 97 (instruction_i -> instruction_sh .)
    SUB             reduce using rule 97 (instruction_i -> instruction_sh .)
    SUBU            reduce using rule 97 (instruction_i -> instruction_sh .)
    AND             reduce using rule 97 (instruction_i -> instruction_sh .)
    MULT            reduce using rule 97 (instruction_i -> instruction_sh .)
    MULTU           reduce using rule 97 (instruction_i -> instruction_sh .)
    DIV             reduce using rule 97 (instruction_i -> instruction_sh .)
    DIVU            reduce using rule 97 (instruction_i -> instruction_sh .)
    MFHI            reduce using rule 97 (instruction_i -> instruction_sh .)
    MFLO            reduce using rule 97 (instruction_i -> instruction_sh .)
    MTHI            reduce using rule 97 (instruction_i -> instruction_sh .)
    MTLO            reduce using rule 97 (instruction_i -> instruction_sh .)
    MFC0            reduce using rule 97 (instruction_i -> instruction_sh .)
    MTC0            reduce using rule 97 (instruction_i -> instruction_sh .)
    OR              reduce using rule 97 (instruction_i -> instruction_sh .)
    XOR             reduce using rule 97 (instruction_i -> instruction_sh .)
    NOR             reduce using rule 97 (instruction_i -> instruction_sh .)
    SLT             reduce using rule 97 (instruction_i -> instruction_sh .)
    SLTU            reduce using rule 97 (instruction_i -> instruction_sh .)
    SLL             reduce using rule 97 (instruction_i -> instruction_sh .)
    SRL             reduce using rule 97 (instruction_i -> instruction_sh .)
    SRA             reduce using rule 97 (instruction_i -> instruction_sh .)
    SLLV            reduce using rule 97 (instruction_i -> instruction_sh .)
    SRLV            reduce using rule 97 (instruction_i -> instruction_sh .)
    SRAV            reduce using rule 97 (instruction_i -> instruction_sh .)
    JR              reduce using rule 97 (instruction_i -> instruction_sh .)
    JALR            reduce using rule 97 (instruction_i -> instruction_sh .)
    BREAK           reduce using rule 97 (instruction_i -> instruction_sh .)
    SYSCALL         reduce using rule 97 (instruction_i -> instruction_sh .)
    ERET            reduce using rule 97 (instruction_i -> instruction_sh .)
    ADDI            reduce using rule 97 (instruction_i -> instruction_sh .)
    ADDIU           reduce using rule 97 (instruction_i -> instruction_sh .)
    ANDI            reduce using rule 97 (instruction_i -> instruction_sh .)
    ORI             reduce using rule 97 (instruction_i -> instruction_sh .)
    XORI            reduce using rule 97 (instruction_i -> instruction_sh .)
    LUI             reduce using rule 97 (instruction_i -> instruction_sh .)
    LB              reduce using rule 97 (instruction_i -> instruction_sh .)
    LBU             reduce using rule 97 (instruction_i -> instruction_sh .)
    LH              reduce using rule 97 (instruction_i -> instruction_sh .)
    LHU             reduce using rule 97 (instruction_i -> instruction_sh .)
    SB              reduce using rule 97 (instruction_i -> instruction_sh .)
    SH              reduce using rule 97 (instruction_i -> instruction_sh .)
    LW              reduce using rule 97 (instruction_i -> instruction_sh .)
    SW              reduce using rule 97 (instruction_i -> instruction_sh .)
    BEQ             reduce using rule 97 (instruction_i -> instruction_sh .)
    BNE             reduce using rule 97 (instruction_i -> instruction_sh .)
    BGEZ            reduce using rule 97 (instruction_i -> instruction_sh .)
    BGTZ            reduce using rule 97 (instruction_i -> instruction_sh .)
    BLEZ            reduce using rule 97 (instruction_i -> instruction_sh .)
    BLTZ            reduce using rule 97 (instruction_i -> instruction_sh .)
    BGEZAL          reduce using rule 97 (instruction_i -> instruction_sh .)
    BLTZAL          reduce using rule 97 (instruction_i -> instruction_sh .)
    SLTI            reduce using rule 97 (instruction_i -> instruction_sh .)
    SLTIU           reduce using rule 97 (instruction_i -> instruction_sh .)
    J               reduce using rule 97 (instruction_i -> instruction_sh .)
    JAL             reduce using rule 97 (instruction_i -> instruction_sh .)
    .               reduce using rule 97 (instruction_i -> instruction_sh .)
    $end            reduce using rule 97 (instruction_i -> instruction_sh .)


state 64

    (90) instruction_i -> instruction_xori .

    VARIABLE        reduce using rule 90 (instruction_i -> instruction_xori .)
    ADD             reduce using rule 90 (instruction_i -> instruction_xori .)
    ADDU            reduce using rule 90 (instruction_i -> instruction_xori .)
    SUB             reduce using rule 90 (instruction_i -> instruction_xori .)
    SUBU            reduce using rule 90 (instruction_i -> instruction_xori .)
    AND             reduce using rule 90 (instruction_i -> instruction_xori .)
    MULT            reduce using rule 90 (instruction_i -> instruction_xori .)
    MULTU           reduce using rule 90 (instruction_i -> instruction_xori .)
    DIV             reduce using rule 90 (instruction_i -> instruction_xori .)
    DIVU            reduce using rule 90 (instruction_i -> instruction_xori .)
    MFHI            reduce using rule 90 (instruction_i -> instruction_xori .)
    MFLO            reduce using rule 90 (instruction_i -> instruction_xori .)
    MTHI            reduce using rule 90 (instruction_i -> instruction_xori .)
    MTLO            reduce using rule 90 (instruction_i -> instruction_xori .)
    MFC0            reduce using rule 90 (instruction_i -> instruction_xori .)
    MTC0            reduce using rule 90 (instruction_i -> instruction_xori .)
    OR              reduce using rule 90 (instruction_i -> instruction_xori .)
    XOR             reduce using rule 90 (instruction_i -> instruction_xori .)
    NOR             reduce using rule 90 (instruction_i -> instruction_xori .)
    SLT             reduce using rule 90 (instruction_i -> instruction_xori .)
    SLTU            reduce using rule 90 (instruction_i -> instruction_xori .)
    SLL             reduce using rule 90 (instruction_i -> instruction_xori .)
    SRL             reduce using rule 90 (instruction_i -> instruction_xori .)
    SRA             reduce using rule 90 (instruction_i -> instruction_xori .)
    SLLV            reduce using rule 90 (instruction_i -> instruction_xori .)
    SRLV            reduce using rule 90 (instruction_i -> instruction_xori .)
    SRAV            reduce using rule 90 (instruction_i -> instruction_xori .)
    JR              reduce using rule 90 (instruction_i -> instruction_xori .)
    JALR            reduce using rule 90 (instruction_i -> instruction_xori .)
    BREAK           reduce using rule 90 (instruction_i -> instruction_xori .)
    SYSCALL         reduce using rule 90 (instruction_i -> instruction_xori .)
    ERET            reduce using rule 90 (instruction_i -> instruction_xori .)
    ADDI            reduce using rule 90 (instruction_i -> instruction_xori .)
    ADDIU           reduce using rule 90 (instruction_i -> instruction_xori .)
    ANDI            reduce using rule 90 (instruction_i -> instruction_xori .)
    ORI             reduce using rule 90 (instruction_i -> instruction_xori .)
    XORI            reduce using rule 90 (instruction_i -> instruction_xori .)
    LUI             reduce using rule 90 (instruction_i -> instruction_xori .)
    LB              reduce using rule 90 (instruction_i -> instruction_xori .)
    LBU             reduce using rule 90 (instruction_i -> instruction_xori .)
    LH              reduce using rule 90 (instruction_i -> instruction_xori .)
    LHU             reduce using rule 90 (instruction_i -> instruction_xori .)
    SB              reduce using rule 90 (instruction_i -> instruction_xori .)
    SH              reduce using rule 90 (instruction_i -> instruction_xori .)
    LW              reduce using rule 90 (instruction_i -> instruction_xori .)
    SW              reduce using rule 90 (instruction_i -> instruction_xori .)
    BEQ             reduce using rule 90 (instruction_i -> instruction_xori .)
    BNE             reduce using rule 90 (instruction_i -> instruction_xori .)
    BGEZ            reduce using rule 90 (instruction_i -> instruction_xori .)
    BGTZ            reduce using rule 90 (instruction_i -> instruction_xori .)
    BLEZ            reduce using rule 90 (instruction_i -> instruction_xori .)
    BLTZ            reduce using rule 90 (instruction_i -> instruction_xori .)
    BGEZAL          reduce using rule 90 (instruction_i -> instruction_xori .)
    BLTZAL          reduce using rule 90 (instruction_i -> instruction_xori .)
    SLTI            reduce using rule 90 (instruction_i -> instruction_xori .)
    SLTIU           reduce using rule 90 (instruction_i -> instruction_xori .)
    J               reduce using rule 90 (instruction_i -> instruction_xori .)
    JAL             reduce using rule 90 (instruction_i -> instruction_xori .)
    .               reduce using rule 90 (instruction_i -> instruction_xori .)
    $end            reduce using rule 90 (instruction_i -> instruction_xori .)


state 65

    (99) instruction_i -> instruction_sw .

    VARIABLE        reduce using rule 99 (instruction_i -> instruction_sw .)
    ADD             reduce using rule 99 (instruction_i -> instruction_sw .)
    ADDU            reduce using rule 99 (instruction_i -> instruction_sw .)
    SUB             reduce using rule 99 (instruction_i -> instruction_sw .)
    SUBU            reduce using rule 99 (instruction_i -> instruction_sw .)
    AND             reduce using rule 99 (instruction_i -> instruction_sw .)
    MULT            reduce using rule 99 (instruction_i -> instruction_sw .)
    MULTU           reduce using rule 99 (instruction_i -> instruction_sw .)
    DIV             reduce using rule 99 (instruction_i -> instruction_sw .)
    DIVU            reduce using rule 99 (instruction_i -> instruction_sw .)
    MFHI            reduce using rule 99 (instruction_i -> instruction_sw .)
    MFLO            reduce using rule 99 (instruction_i -> instruction_sw .)
    MTHI            reduce using rule 99 (instruction_i -> instruction_sw .)
    MTLO            reduce using rule 99 (instruction_i -> instruction_sw .)
    MFC0            reduce using rule 99 (instruction_i -> instruction_sw .)
    MTC0            reduce using rule 99 (instruction_i -> instruction_sw .)
    OR              reduce using rule 99 (instruction_i -> instruction_sw .)
    XOR             reduce using rule 99 (instruction_i -> instruction_sw .)
    NOR             reduce using rule 99 (instruction_i -> instruction_sw .)
    SLT             reduce using rule 99 (instruction_i -> instruction_sw .)
    SLTU            reduce using rule 99 (instruction_i -> instruction_sw .)
    SLL             reduce using rule 99 (instruction_i -> instruction_sw .)
    SRL             reduce using rule 99 (instruction_i -> instruction_sw .)
    SRA             reduce using rule 99 (instruction_i -> instruction_sw .)
    SLLV            reduce using rule 99 (instruction_i -> instruction_sw .)
    SRLV            reduce using rule 99 (instruction_i -> instruction_sw .)
    SRAV            reduce using rule 99 (instruction_i -> instruction_sw .)
    JR              reduce using rule 99 (instruction_i -> instruction_sw .)
    JALR            reduce using rule 99 (instruction_i -> instruction_sw .)
    BREAK           reduce using rule 99 (instruction_i -> instruction_sw .)
    SYSCALL         reduce using rule 99 (instruction_i -> instruction_sw .)
    ERET            reduce using rule 99 (instruction_i -> instruction_sw .)
    ADDI            reduce using rule 99 (instruction_i -> instruction_sw .)
    ADDIU           reduce using rule 99 (instruction_i -> instruction_sw .)
    ANDI            reduce using rule 99 (instruction_i -> instruction_sw .)
    ORI             reduce using rule 99 (instruction_i -> instruction_sw .)
    XORI            reduce using rule 99 (instruction_i -> instruction_sw .)
    LUI             reduce using rule 99 (instruction_i -> instruction_sw .)
    LB              reduce using rule 99 (instruction_i -> instruction_sw .)
    LBU             reduce using rule 99 (instruction_i -> instruction_sw .)
    LH              reduce using rule 99 (instruction_i -> instruction_sw .)
    LHU             reduce using rule 99 (instruction_i -> instruction_sw .)
    SB              reduce using rule 99 (instruction_i -> instruction_sw .)
    SH              reduce using rule 99 (instruction_i -> instruction_sw .)
    LW              reduce using rule 99 (instruction_i -> instruction_sw .)
    SW              reduce using rule 99 (instruction_i -> instruction_sw .)
    BEQ             reduce using rule 99 (instruction_i -> instruction_sw .)
    BNE             reduce using rule 99 (instruction_i -> instruction_sw .)
    BGEZ            reduce using rule 99 (instruction_i -> instruction_sw .)
    BGTZ            reduce using rule 99 (instruction_i -> instruction_sw .)
    BLEZ            reduce using rule 99 (instruction_i -> instruction_sw .)
    BLTZ            reduce using rule 99 (instruction_i -> instruction_sw .)
    BGEZAL          reduce using rule 99 (instruction_i -> instruction_sw .)
    BLTZAL          reduce using rule 99 (instruction_i -> instruction_sw .)
    SLTI            reduce using rule 99 (instruction_i -> instruction_sw .)
    SLTIU           reduce using rule 99 (instruction_i -> instruction_sw .)
    J               reduce using rule 99 (instruction_i -> instruction_sw .)
    JAL             reduce using rule 99 (instruction_i -> instruction_sw .)
    .               reduce using rule 99 (instruction_i -> instruction_sw .)
    $end            reduce using rule 99 (instruction_i -> instruction_sw .)


state 66

    (115) instruction_lui -> LUI . REG expression

    REG             shift and go to state 159


state 67

    (61) instruction_multu -> MULTU . REG REG

    REG             shift and go to state 160


state 68

    (112) instruction_andi -> ANDI . REG REG expression

    REG             shift and go to state 161


state 69

    (46) instruction_r -> instruction_sra .

    VARIABLE        reduce using rule 46 (instruction_r -> instruction_sra .)
    ADD             reduce using rule 46 (instruction_r -> instruction_sra .)
    ADDU            reduce using rule 46 (instruction_r -> instruction_sra .)
    SUB             reduce using rule 46 (instruction_r -> instruction_sra .)
    SUBU            reduce using rule 46 (instruction_r -> instruction_sra .)
    AND             reduce using rule 46 (instruction_r -> instruction_sra .)
    MULT            reduce using rule 46 (instruction_r -> instruction_sra .)
    MULTU           reduce using rule 46 (instruction_r -> instruction_sra .)
    DIV             reduce using rule 46 (instruction_r -> instruction_sra .)
    DIVU            reduce using rule 46 (instruction_r -> instruction_sra .)
    MFHI            reduce using rule 46 (instruction_r -> instruction_sra .)
    MFLO            reduce using rule 46 (instruction_r -> instruction_sra .)
    MTHI            reduce using rule 46 (instruction_r -> instruction_sra .)
    MTLO            reduce using rule 46 (instruction_r -> instruction_sra .)
    MFC0            reduce using rule 46 (instruction_r -> instruction_sra .)
    MTC0            reduce using rule 46 (instruction_r -> instruction_sra .)
    OR              reduce using rule 46 (instruction_r -> instruction_sra .)
    XOR             reduce using rule 46 (instruction_r -> instruction_sra .)
    NOR             reduce using rule 46 (instruction_r -> instruction_sra .)
    SLT             reduce using rule 46 (instruction_r -> instruction_sra .)
    SLTU            reduce using rule 46 (instruction_r -> instruction_sra .)
    SLL             reduce using rule 46 (instruction_r -> instruction_sra .)
    SRL             reduce using rule 46 (instruction_r -> instruction_sra .)
    SRA             reduce using rule 46 (instruction_r -> instruction_sra .)
    SLLV            reduce using rule 46 (instruction_r -> instruction_sra .)
    SRLV            reduce using rule 46 (instruction_r -> instruction_sra .)
    SRAV            reduce using rule 46 (instruction_r -> instruction_sra .)
    JR              reduce using rule 46 (instruction_r -> instruction_sra .)
    JALR            reduce using rule 46 (instruction_r -> instruction_sra .)
    BREAK           reduce using rule 46 (instruction_r -> instruction_sra .)
    SYSCALL         reduce using rule 46 (instruction_r -> instruction_sra .)
    ERET            reduce using rule 46 (instruction_r -> instruction_sra .)
    ADDI            reduce using rule 46 (instruction_r -> instruction_sra .)
    ADDIU           reduce using rule 46 (instruction_r -> instruction_sra .)
    ANDI            reduce using rule 46 (instruction_r -> instruction_sra .)
    ORI             reduce using rule 46 (instruction_r -> instruction_sra .)
    XORI            reduce using rule 46 (instruction_r -> instruction_sra .)
    LUI             reduce using rule 46 (instruction_r -> instruction_sra .)
    LB              reduce using rule 46 (instruction_r -> instruction_sra .)
    LBU             reduce using rule 46 (instruction_r -> instruction_sra .)
    LH              reduce using rule 46 (instruction_r -> instruction_sra .)
    LHU             reduce using rule 46 (instruction_r -> instruction_sra .)
    SB              reduce using rule 46 (instruction_r -> instruction_sra .)
    SH              reduce using rule 46 (instruction_r -> instruction_sra .)
    LW              reduce using rule 46 (instruction_r -> instruction_sra .)
    SW              reduce using rule 46 (instruction_r -> instruction_sra .)
    BEQ             reduce using rule 46 (instruction_r -> instruction_sra .)
    BNE             reduce using rule 46 (instruction_r -> instruction_sra .)
    BGEZ            reduce using rule 46 (instruction_r -> instruction_sra .)
    BGTZ            reduce using rule 46 (instruction_r -> instruction_sra .)
    BLEZ            reduce using rule 46 (instruction_r -> instruction_sra .)
    BLTZ            reduce using rule 46 (instruction_r -> instruction_sra .)
    BGEZAL          reduce using rule 46 (instruction_r -> instruction_sra .)
    BLTZAL          reduce using rule 46 (instruction_r -> instruction_sra .)
    SLTI            reduce using rule 46 (instruction_r -> instruction_sra .)
    SLTIU           reduce using rule 46 (instruction_r -> instruction_sra .)
    J               reduce using rule 46 (instruction_r -> instruction_sra .)
    JAL             reduce using rule 46 (instruction_r -> instruction_sra .)
    .               reduce using rule 46 (instruction_r -> instruction_sra .)
    $end            reduce using rule 46 (instruction_r -> instruction_sra .)


state 70

    (45) instruction_r -> instruction_srl .

    VARIABLE        reduce using rule 45 (instruction_r -> instruction_srl .)
    ADD             reduce using rule 45 (instruction_r -> instruction_srl .)
    ADDU            reduce using rule 45 (instruction_r -> instruction_srl .)
    SUB             reduce using rule 45 (instruction_r -> instruction_srl .)
    SUBU            reduce using rule 45 (instruction_r -> instruction_srl .)
    AND             reduce using rule 45 (instruction_r -> instruction_srl .)
    MULT            reduce using rule 45 (instruction_r -> instruction_srl .)
    MULTU           reduce using rule 45 (instruction_r -> instruction_srl .)
    DIV             reduce using rule 45 (instruction_r -> instruction_srl .)
    DIVU            reduce using rule 45 (instruction_r -> instruction_srl .)
    MFHI            reduce using rule 45 (instruction_r -> instruction_srl .)
    MFLO            reduce using rule 45 (instruction_r -> instruction_srl .)
    MTHI            reduce using rule 45 (instruction_r -> instruction_srl .)
    MTLO            reduce using rule 45 (instruction_r -> instruction_srl .)
    MFC0            reduce using rule 45 (instruction_r -> instruction_srl .)
    MTC0            reduce using rule 45 (instruction_r -> instruction_srl .)
    OR              reduce using rule 45 (instruction_r -> instruction_srl .)
    XOR             reduce using rule 45 (instruction_r -> instruction_srl .)
    NOR             reduce using rule 45 (instruction_r -> instruction_srl .)
    SLT             reduce using rule 45 (instruction_r -> instruction_srl .)
    SLTU            reduce using rule 45 (instruction_r -> instruction_srl .)
    SLL             reduce using rule 45 (instruction_r -> instruction_srl .)
    SRL             reduce using rule 45 (instruction_r -> instruction_srl .)
    SRA             reduce using rule 45 (instruction_r -> instruction_srl .)
    SLLV            reduce using rule 45 (instruction_r -> instruction_srl .)
    SRLV            reduce using rule 45 (instruction_r -> instruction_srl .)
    SRAV            reduce using rule 45 (instruction_r -> instruction_srl .)
    JR              reduce using rule 45 (instruction_r -> instruction_srl .)
    JALR            reduce using rule 45 (instruction_r -> instruction_srl .)
    BREAK           reduce using rule 45 (instruction_r -> instruction_srl .)
    SYSCALL         reduce using rule 45 (instruction_r -> instruction_srl .)
    ERET            reduce using rule 45 (instruction_r -> instruction_srl .)
    ADDI            reduce using rule 45 (instruction_r -> instruction_srl .)
    ADDIU           reduce using rule 45 (instruction_r -> instruction_srl .)
    ANDI            reduce using rule 45 (instruction_r -> instruction_srl .)
    ORI             reduce using rule 45 (instruction_r -> instruction_srl .)
    XORI            reduce using rule 45 (instruction_r -> instruction_srl .)
    LUI             reduce using rule 45 (instruction_r -> instruction_srl .)
    LB              reduce using rule 45 (instruction_r -> instruction_srl .)
    LBU             reduce using rule 45 (instruction_r -> instruction_srl .)
    LH              reduce using rule 45 (instruction_r -> instruction_srl .)
    LHU             reduce using rule 45 (instruction_r -> instruction_srl .)
    SB              reduce using rule 45 (instruction_r -> instruction_srl .)
    SH              reduce using rule 45 (instruction_r -> instruction_srl .)
    LW              reduce using rule 45 (instruction_r -> instruction_srl .)
    SW              reduce using rule 45 (instruction_r -> instruction_srl .)
    BEQ             reduce using rule 45 (instruction_r -> instruction_srl .)
    BNE             reduce using rule 45 (instruction_r -> instruction_srl .)
    BGEZ            reduce using rule 45 (instruction_r -> instruction_srl .)
    BGTZ            reduce using rule 45 (instruction_r -> instruction_srl .)
    BLEZ            reduce using rule 45 (instruction_r -> instruction_srl .)
    BLTZ            reduce using rule 45 (instruction_r -> instruction_srl .)
    BGEZAL          reduce using rule 45 (instruction_r -> instruction_srl .)
    BLTZAL          reduce using rule 45 (instruction_r -> instruction_srl .)
    SLTI            reduce using rule 45 (instruction_r -> instruction_srl .)
    SLTIU           reduce using rule 45 (instruction_r -> instruction_srl .)
    J               reduce using rule 45 (instruction_r -> instruction_srl .)
    JAL             reduce using rule 45 (instruction_r -> instruction_srl .)
    .               reduce using rule 45 (instruction_r -> instruction_srl .)
    $end            reduce using rule 45 (instruction_r -> instruction_srl .)


state 71

    (17) instruction -> instruction_r .

    VARIABLE        reduce using rule 17 (instruction -> instruction_r .)
    ADD             reduce using rule 17 (instruction -> instruction_r .)
    ADDU            reduce using rule 17 (instruction -> instruction_r .)
    SUB             reduce using rule 17 (instruction -> instruction_r .)
    SUBU            reduce using rule 17 (instruction -> instruction_r .)
    AND             reduce using rule 17 (instruction -> instruction_r .)
    MULT            reduce using rule 17 (instruction -> instruction_r .)
    MULTU           reduce using rule 17 (instruction -> instruction_r .)
    DIV             reduce using rule 17 (instruction -> instruction_r .)
    DIVU            reduce using rule 17 (instruction -> instruction_r .)
    MFHI            reduce using rule 17 (instruction -> instruction_r .)
    MFLO            reduce using rule 17 (instruction -> instruction_r .)
    MTHI            reduce using rule 17 (instruction -> instruction_r .)
    MTLO            reduce using rule 17 (instruction -> instruction_r .)
    MFC0            reduce using rule 17 (instruction -> instruction_r .)
    MTC0            reduce using rule 17 (instruction -> instruction_r .)
    OR              reduce using rule 17 (instruction -> instruction_r .)
    XOR             reduce using rule 17 (instruction -> instruction_r .)
    NOR             reduce using rule 17 (instruction -> instruction_r .)
    SLT             reduce using rule 17 (instruction -> instruction_r .)
    SLTU            reduce using rule 17 (instruction -> instruction_r .)
    SLL             reduce using rule 17 (instruction -> instruction_r .)
    SRL             reduce using rule 17 (instruction -> instruction_r .)
    SRA             reduce using rule 17 (instruction -> instruction_r .)
    SLLV            reduce using rule 17 (instruction -> instruction_r .)
    SRLV            reduce using rule 17 (instruction -> instruction_r .)
    SRAV            reduce using rule 17 (instruction -> instruction_r .)
    JR              reduce using rule 17 (instruction -> instruction_r .)
    JALR            reduce using rule 17 (instruction -> instruction_r .)
    BREAK           reduce using rule 17 (instruction -> instruction_r .)
    SYSCALL         reduce using rule 17 (instruction -> instruction_r .)
    ERET            reduce using rule 17 (instruction -> instruction_r .)
    ADDI            reduce using rule 17 (instruction -> instruction_r .)
    ADDIU           reduce using rule 17 (instruction -> instruction_r .)
    ANDI            reduce using rule 17 (instruction -> instruction_r .)
    ORI             reduce using rule 17 (instruction -> instruction_r .)
    XORI            reduce using rule 17 (instruction -> instruction_r .)
    LUI             reduce using rule 17 (instruction -> instruction_r .)
    LB              reduce using rule 17 (instruction -> instruction_r .)
    LBU             reduce using rule 17 (instruction -> instruction_r .)
    LH              reduce using rule 17 (instruction -> instruction_r .)
    LHU             reduce using rule 17 (instruction -> instruction_r .)
    SB              reduce using rule 17 (instruction -> instruction_r .)
    SH              reduce using rule 17 (instruction -> instruction_r .)
    LW              reduce using rule 17 (instruction -> instruction_r .)
    SW              reduce using rule 17 (instruction -> instruction_r .)
    BEQ             reduce using rule 17 (instruction -> instruction_r .)
    BNE             reduce using rule 17 (instruction -> instruction_r .)
    BGEZ            reduce using rule 17 (instruction -> instruction_r .)
    BGTZ            reduce using rule 17 (instruction -> instruction_r .)
    BLEZ            reduce using rule 17 (instruction -> instruction_r .)
    BLTZ            reduce using rule 17 (instruction -> instruction_r .)
    BGEZAL          reduce using rule 17 (instruction -> instruction_r .)
    BLTZAL          reduce using rule 17 (instruction -> instruction_r .)
    SLTI            reduce using rule 17 (instruction -> instruction_r .)
    SLTIU           reduce using rule 17 (instruction -> instruction_r .)
    J               reduce using rule 17 (instruction -> instruction_r .)
    JAL             reduce using rule 17 (instruction -> instruction_r .)
    .               reduce using rule 17 (instruction -> instruction_r .)
    $end            reduce using rule 17 (instruction -> instruction_r .)


state 72

    (77) instruction_sra -> SRA . REG REG expression

    REG             shift and go to state 162


state 73

    (104) instruction_i -> instruction_blez .

    VARIABLE        reduce using rule 104 (instruction_i -> instruction_blez .)
    ADD             reduce using rule 104 (instruction_i -> instruction_blez .)
    ADDU            reduce using rule 104 (instruction_i -> instruction_blez .)
    SUB             reduce using rule 104 (instruction_i -> instruction_blez .)
    SUBU            reduce using rule 104 (instruction_i -> instruction_blez .)
    AND             reduce using rule 104 (instruction_i -> instruction_blez .)
    MULT            reduce using rule 104 (instruction_i -> instruction_blez .)
    MULTU           reduce using rule 104 (instruction_i -> instruction_blez .)
    DIV             reduce using rule 104 (instruction_i -> instruction_blez .)
    DIVU            reduce using rule 104 (instruction_i -> instruction_blez .)
    MFHI            reduce using rule 104 (instruction_i -> instruction_blez .)
    MFLO            reduce using rule 104 (instruction_i -> instruction_blez .)
    MTHI            reduce using rule 104 (instruction_i -> instruction_blez .)
    MTLO            reduce using rule 104 (instruction_i -> instruction_blez .)
    MFC0            reduce using rule 104 (instruction_i -> instruction_blez .)
    MTC0            reduce using rule 104 (instruction_i -> instruction_blez .)
    OR              reduce using rule 104 (instruction_i -> instruction_blez .)
    XOR             reduce using rule 104 (instruction_i -> instruction_blez .)
    NOR             reduce using rule 104 (instruction_i -> instruction_blez .)
    SLT             reduce using rule 104 (instruction_i -> instruction_blez .)
    SLTU            reduce using rule 104 (instruction_i -> instruction_blez .)
    SLL             reduce using rule 104 (instruction_i -> instruction_blez .)
    SRL             reduce using rule 104 (instruction_i -> instruction_blez .)
    SRA             reduce using rule 104 (instruction_i -> instruction_blez .)
    SLLV            reduce using rule 104 (instruction_i -> instruction_blez .)
    SRLV            reduce using rule 104 (instruction_i -> instruction_blez .)
    SRAV            reduce using rule 104 (instruction_i -> instruction_blez .)
    JR              reduce using rule 104 (instruction_i -> instruction_blez .)
    JALR            reduce using rule 104 (instruction_i -> instruction_blez .)
    BREAK           reduce using rule 104 (instruction_i -> instruction_blez .)
    SYSCALL         reduce using rule 104 (instruction_i -> instruction_blez .)
    ERET            reduce using rule 104 (instruction_i -> instruction_blez .)
    ADDI            reduce using rule 104 (instruction_i -> instruction_blez .)
    ADDIU           reduce using rule 104 (instruction_i -> instruction_blez .)
    ANDI            reduce using rule 104 (instruction_i -> instruction_blez .)
    ORI             reduce using rule 104 (instruction_i -> instruction_blez .)
    XORI            reduce using rule 104 (instruction_i -> instruction_blez .)
    LUI             reduce using rule 104 (instruction_i -> instruction_blez .)
    LB              reduce using rule 104 (instruction_i -> instruction_blez .)
    LBU             reduce using rule 104 (instruction_i -> instruction_blez .)
    LH              reduce using rule 104 (instruction_i -> instruction_blez .)
    LHU             reduce using rule 104 (instruction_i -> instruction_blez .)
    SB              reduce using rule 104 (instruction_i -> instruction_blez .)
    SH              reduce using rule 104 (instruction_i -> instruction_blez .)
    LW              reduce using rule 104 (instruction_i -> instruction_blez .)
    SW              reduce using rule 104 (instruction_i -> instruction_blez .)
    BEQ             reduce using rule 104 (instruction_i -> instruction_blez .)
    BNE             reduce using rule 104 (instruction_i -> instruction_blez .)
    BGEZ            reduce using rule 104 (instruction_i -> instruction_blez .)
    BGTZ            reduce using rule 104 (instruction_i -> instruction_blez .)
    BLEZ            reduce using rule 104 (instruction_i -> instruction_blez .)
    BLTZ            reduce using rule 104 (instruction_i -> instruction_blez .)
    BGEZAL          reduce using rule 104 (instruction_i -> instruction_blez .)
    BLTZAL          reduce using rule 104 (instruction_i -> instruction_blez .)
    SLTI            reduce using rule 104 (instruction_i -> instruction_blez .)
    SLTIU           reduce using rule 104 (instruction_i -> instruction_blez .)
    J               reduce using rule 104 (instruction_i -> instruction_blez .)
    JAL             reduce using rule 104 (instruction_i -> instruction_blez .)
    .               reduce using rule 104 (instruction_i -> instruction_blez .)
    $end            reduce using rule 104 (instruction_i -> instruction_blez .)


state 74

    (93) instruction_i -> instruction_lbu .

    VARIABLE        reduce using rule 93 (instruction_i -> instruction_lbu .)
    ADD             reduce using rule 93 (instruction_i -> instruction_lbu .)
    ADDU            reduce using rule 93 (instruction_i -> instruction_lbu .)
    SUB             reduce using rule 93 (instruction_i -> instruction_lbu .)
    SUBU            reduce using rule 93 (instruction_i -> instruction_lbu .)
    AND             reduce using rule 93 (instruction_i -> instruction_lbu .)
    MULT            reduce using rule 93 (instruction_i -> instruction_lbu .)
    MULTU           reduce using rule 93 (instruction_i -> instruction_lbu .)
    DIV             reduce using rule 93 (instruction_i -> instruction_lbu .)
    DIVU            reduce using rule 93 (instruction_i -> instruction_lbu .)
    MFHI            reduce using rule 93 (instruction_i -> instruction_lbu .)
    MFLO            reduce using rule 93 (instruction_i -> instruction_lbu .)
    MTHI            reduce using rule 93 (instruction_i -> instruction_lbu .)
    MTLO            reduce using rule 93 (instruction_i -> instruction_lbu .)
    MFC0            reduce using rule 93 (instruction_i -> instruction_lbu .)
    MTC0            reduce using rule 93 (instruction_i -> instruction_lbu .)
    OR              reduce using rule 93 (instruction_i -> instruction_lbu .)
    XOR             reduce using rule 93 (instruction_i -> instruction_lbu .)
    NOR             reduce using rule 93 (instruction_i -> instruction_lbu .)
    SLT             reduce using rule 93 (instruction_i -> instruction_lbu .)
    SLTU            reduce using rule 93 (instruction_i -> instruction_lbu .)
    SLL             reduce using rule 93 (instruction_i -> instruction_lbu .)
    SRL             reduce using rule 93 (instruction_i -> instruction_lbu .)
    SRA             reduce using rule 93 (instruction_i -> instruction_lbu .)
    SLLV            reduce using rule 93 (instruction_i -> instruction_lbu .)
    SRLV            reduce using rule 93 (instruction_i -> instruction_lbu .)
    SRAV            reduce using rule 93 (instruction_i -> instruction_lbu .)
    JR              reduce using rule 93 (instruction_i -> instruction_lbu .)
    JALR            reduce using rule 93 (instruction_i -> instruction_lbu .)
    BREAK           reduce using rule 93 (instruction_i -> instruction_lbu .)
    SYSCALL         reduce using rule 93 (instruction_i -> instruction_lbu .)
    ERET            reduce using rule 93 (instruction_i -> instruction_lbu .)
    ADDI            reduce using rule 93 (instruction_i -> instruction_lbu .)
    ADDIU           reduce using rule 93 (instruction_i -> instruction_lbu .)
    ANDI            reduce using rule 93 (instruction_i -> instruction_lbu .)
    ORI             reduce using rule 93 (instruction_i -> instruction_lbu .)
    XORI            reduce using rule 93 (instruction_i -> instruction_lbu .)
    LUI             reduce using rule 93 (instruction_i -> instruction_lbu .)
    LB              reduce using rule 93 (instruction_i -> instruction_lbu .)
    LBU             reduce using rule 93 (instruction_i -> instruction_lbu .)
    LH              reduce using rule 93 (instruction_i -> instruction_lbu .)
    LHU             reduce using rule 93 (instruction_i -> instruction_lbu .)
    SB              reduce using rule 93 (instruction_i -> instruction_lbu .)
    SH              reduce using rule 93 (instruction_i -> instruction_lbu .)
    LW              reduce using rule 93 (instruction_i -> instruction_lbu .)
    SW              reduce using rule 93 (instruction_i -> instruction_lbu .)
    BEQ             reduce using rule 93 (instruction_i -> instruction_lbu .)
    BNE             reduce using rule 93 (instruction_i -> instruction_lbu .)
    BGEZ            reduce using rule 93 (instruction_i -> instruction_lbu .)
    BGTZ            reduce using rule 93 (instruction_i -> instruction_lbu .)
    BLEZ            reduce using rule 93 (instruction_i -> instruction_lbu .)
    BLTZ            reduce using rule 93 (instruction_i -> instruction_lbu .)
    BGEZAL          reduce using rule 93 (instruction_i -> instruction_lbu .)
    BLTZAL          reduce using rule 93 (instruction_i -> instruction_lbu .)
    SLTI            reduce using rule 93 (instruction_i -> instruction_lbu .)
    SLTIU           reduce using rule 93 (instruction_i -> instruction_lbu .)
    J               reduce using rule 93 (instruction_i -> instruction_lbu .)
    JAL             reduce using rule 93 (instruction_i -> instruction_lbu .)
    .               reduce using rule 93 (instruction_i -> instruction_lbu .)
    $end            reduce using rule 93 (instruction_i -> instruction_lbu .)


state 75

    (136) instruction_jj -> J . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 163

state 76

    (76) instruction_srl -> SRL . REG REG expression

    REG             shift and go to state 164


state 77

    (55) instruction_add -> ADD . REG REG REG

    REG             shift and go to state 165


state 78

    (100) instruction_i -> instruction_beq .

    VARIABLE        reduce using rule 100 (instruction_i -> instruction_beq .)
    ADD             reduce using rule 100 (instruction_i -> instruction_beq .)
    ADDU            reduce using rule 100 (instruction_i -> instruction_beq .)
    SUB             reduce using rule 100 (instruction_i -> instruction_beq .)
    SUBU            reduce using rule 100 (instruction_i -> instruction_beq .)
    AND             reduce using rule 100 (instruction_i -> instruction_beq .)
    MULT            reduce using rule 100 (instruction_i -> instruction_beq .)
    MULTU           reduce using rule 100 (instruction_i -> instruction_beq .)
    DIV             reduce using rule 100 (instruction_i -> instruction_beq .)
    DIVU            reduce using rule 100 (instruction_i -> instruction_beq .)
    MFHI            reduce using rule 100 (instruction_i -> instruction_beq .)
    MFLO            reduce using rule 100 (instruction_i -> instruction_beq .)
    MTHI            reduce using rule 100 (instruction_i -> instruction_beq .)
    MTLO            reduce using rule 100 (instruction_i -> instruction_beq .)
    MFC0            reduce using rule 100 (instruction_i -> instruction_beq .)
    MTC0            reduce using rule 100 (instruction_i -> instruction_beq .)
    OR              reduce using rule 100 (instruction_i -> instruction_beq .)
    XOR             reduce using rule 100 (instruction_i -> instruction_beq .)
    NOR             reduce using rule 100 (instruction_i -> instruction_beq .)
    SLT             reduce using rule 100 (instruction_i -> instruction_beq .)
    SLTU            reduce using rule 100 (instruction_i -> instruction_beq .)
    SLL             reduce using rule 100 (instruction_i -> instruction_beq .)
    SRL             reduce using rule 100 (instruction_i -> instruction_beq .)
    SRA             reduce using rule 100 (instruction_i -> instruction_beq .)
    SLLV            reduce using rule 100 (instruction_i -> instruction_beq .)
    SRLV            reduce using rule 100 (instruction_i -> instruction_beq .)
    SRAV            reduce using rule 100 (instruction_i -> instruction_beq .)
    JR              reduce using rule 100 (instruction_i -> instruction_beq .)
    JALR            reduce using rule 100 (instruction_i -> instruction_beq .)
    BREAK           reduce using rule 100 (instruction_i -> instruction_beq .)
    SYSCALL         reduce using rule 100 (instruction_i -> instruction_beq .)
    ERET            reduce using rule 100 (instruction_i -> instruction_beq .)
    ADDI            reduce using rule 100 (instruction_i -> instruction_beq .)
    ADDIU           reduce using rule 100 (instruction_i -> instruction_beq .)
    ANDI            reduce using rule 100 (instruction_i -> instruction_beq .)
    ORI             reduce using rule 100 (instruction_i -> instruction_beq .)
    XORI            reduce using rule 100 (instruction_i -> instruction_beq .)
    LUI             reduce using rule 100 (instruction_i -> instruction_beq .)
    LB              reduce using rule 100 (instruction_i -> instruction_beq .)
    LBU             reduce using rule 100 (instruction_i -> instruction_beq .)
    LH              reduce using rule 100 (instruction_i -> instruction_beq .)
    LHU             reduce using rule 100 (instruction_i -> instruction_beq .)
    SB              reduce using rule 100 (instruction_i -> instruction_beq .)
    SH              reduce using rule 100 (instruction_i -> instruction_beq .)
    LW              reduce using rule 100 (instruction_i -> instruction_beq .)
    SW              reduce using rule 100 (instruction_i -> instruction_beq .)
    BEQ             reduce using rule 100 (instruction_i -> instruction_beq .)
    BNE             reduce using rule 100 (instruction_i -> instruction_beq .)
    BGEZ            reduce using rule 100 (instruction_i -> instruction_beq .)
    BGTZ            reduce using rule 100 (instruction_i -> instruction_beq .)
    BLEZ            reduce using rule 100 (instruction_i -> instruction_beq .)
    BLTZ            reduce using rule 100 (instruction_i -> instruction_beq .)
    BGEZAL          reduce using rule 100 (instruction_i -> instruction_beq .)
    BLTZAL          reduce using rule 100 (instruction_i -> instruction_beq .)
    SLTI            reduce using rule 100 (instruction_i -> instruction_beq .)
    SLTIU           reduce using rule 100 (instruction_i -> instruction_beq .)
    J               reduce using rule 100 (instruction_i -> instruction_beq .)
    JAL             reduce using rule 100 (instruction_i -> instruction_beq .)
    .               reduce using rule 100 (instruction_i -> instruction_beq .)
    $end            reduce using rule 100 (instruction_i -> instruction_beq .)


state 79

    (114) instruction_xori -> XORI . REG REG expression

    REG             shift and go to state 166


state 80

    (18) instruction -> instruction_i .

    VARIABLE        reduce using rule 18 (instruction -> instruction_i .)
    ADD             reduce using rule 18 (instruction -> instruction_i .)
    ADDU            reduce using rule 18 (instruction -> instruction_i .)
    SUB             reduce using rule 18 (instruction -> instruction_i .)
    SUBU            reduce using rule 18 (instruction -> instruction_i .)
    AND             reduce using rule 18 (instruction -> instruction_i .)
    MULT            reduce using rule 18 (instruction -> instruction_i .)
    MULTU           reduce using rule 18 (instruction -> instruction_i .)
    DIV             reduce using rule 18 (instruction -> instruction_i .)
    DIVU            reduce using rule 18 (instruction -> instruction_i .)
    MFHI            reduce using rule 18 (instruction -> instruction_i .)
    MFLO            reduce using rule 18 (instruction -> instruction_i .)
    MTHI            reduce using rule 18 (instruction -> instruction_i .)
    MTLO            reduce using rule 18 (instruction -> instruction_i .)
    MFC0            reduce using rule 18 (instruction -> instruction_i .)
    MTC0            reduce using rule 18 (instruction -> instruction_i .)
    OR              reduce using rule 18 (instruction -> instruction_i .)
    XOR             reduce using rule 18 (instruction -> instruction_i .)
    NOR             reduce using rule 18 (instruction -> instruction_i .)
    SLT             reduce using rule 18 (instruction -> instruction_i .)
    SLTU            reduce using rule 18 (instruction -> instruction_i .)
    SLL             reduce using rule 18 (instruction -> instruction_i .)
    SRL             reduce using rule 18 (instruction -> instruction_i .)
    SRA             reduce using rule 18 (instruction -> instruction_i .)
    SLLV            reduce using rule 18 (instruction -> instruction_i .)
    SRLV            reduce using rule 18 (instruction -> instruction_i .)
    SRAV            reduce using rule 18 (instruction -> instruction_i .)
    JR              reduce using rule 18 (instruction -> instruction_i .)
    JALR            reduce using rule 18 (instruction -> instruction_i .)
    BREAK           reduce using rule 18 (instruction -> instruction_i .)
    SYSCALL         reduce using rule 18 (instruction -> instruction_i .)
    ERET            reduce using rule 18 (instruction -> instruction_i .)
    ADDI            reduce using rule 18 (instruction -> instruction_i .)
    ADDIU           reduce using rule 18 (instruction -> instruction_i .)
    ANDI            reduce using rule 18 (instruction -> instruction_i .)
    ORI             reduce using rule 18 (instruction -> instruction_i .)
    XORI            reduce using rule 18 (instruction -> instruction_i .)
    LUI             reduce using rule 18 (instruction -> instruction_i .)
    LB              reduce using rule 18 (instruction -> instruction_i .)
    LBU             reduce using rule 18 (instruction -> instruction_i .)
    LH              reduce using rule 18 (instruction -> instruction_i .)
    LHU             reduce using rule 18 (instruction -> instruction_i .)
    SB              reduce using rule 18 (instruction -> instruction_i .)
    SH              reduce using rule 18 (instruction -> instruction_i .)
    LW              reduce using rule 18 (instruction -> instruction_i .)
    SW              reduce using rule 18 (instruction -> instruction_i .)
    BEQ             reduce using rule 18 (instruction -> instruction_i .)
    BNE             reduce using rule 18 (instruction -> instruction_i .)
    BGEZ            reduce using rule 18 (instruction -> instruction_i .)
    BGTZ            reduce using rule 18 (instruction -> instruction_i .)
    BLEZ            reduce using rule 18 (instruction -> instruction_i .)
    BLTZ            reduce using rule 18 (instruction -> instruction_i .)
    BGEZAL          reduce using rule 18 (instruction -> instruction_i .)
    BLTZAL          reduce using rule 18 (instruction -> instruction_i .)
    SLTI            reduce using rule 18 (instruction -> instruction_i .)
    SLTIU           reduce using rule 18 (instruction -> instruction_i .)
    J               reduce using rule 18 (instruction -> instruction_i .)
    JAL             reduce using rule 18 (instruction -> instruction_i .)
    .               reduce using rule 18 (instruction -> instruction_i .)
    $end            reduce using rule 18 (instruction -> instruction_i .)


state 81

    (19) instruction -> instruction_j .

    VARIABLE        reduce using rule 19 (instruction -> instruction_j .)
    ADD             reduce using rule 19 (instruction -> instruction_j .)
    ADDU            reduce using rule 19 (instruction -> instruction_j .)
    SUB             reduce using rule 19 (instruction -> instruction_j .)
    SUBU            reduce using rule 19 (instruction -> instruction_j .)
    AND             reduce using rule 19 (instruction -> instruction_j .)
    MULT            reduce using rule 19 (instruction -> instruction_j .)
    MULTU           reduce using rule 19 (instruction -> instruction_j .)
    DIV             reduce using rule 19 (instruction -> instruction_j .)
    DIVU            reduce using rule 19 (instruction -> instruction_j .)
    MFHI            reduce using rule 19 (instruction -> instruction_j .)
    MFLO            reduce using rule 19 (instruction -> instruction_j .)
    MTHI            reduce using rule 19 (instruction -> instruction_j .)
    MTLO            reduce using rule 19 (instruction -> instruction_j .)
    MFC0            reduce using rule 19 (instruction -> instruction_j .)
    MTC0            reduce using rule 19 (instruction -> instruction_j .)
    OR              reduce using rule 19 (instruction -> instruction_j .)
    XOR             reduce using rule 19 (instruction -> instruction_j .)
    NOR             reduce using rule 19 (instruction -> instruction_j .)
    SLT             reduce using rule 19 (instruction -> instruction_j .)
    SLTU            reduce using rule 19 (instruction -> instruction_j .)
    SLL             reduce using rule 19 (instruction -> instruction_j .)
    SRL             reduce using rule 19 (instruction -> instruction_j .)
    SRA             reduce using rule 19 (instruction -> instruction_j .)
    SLLV            reduce using rule 19 (instruction -> instruction_j .)
    SRLV            reduce using rule 19 (instruction -> instruction_j .)
    SRAV            reduce using rule 19 (instruction -> instruction_j .)
    JR              reduce using rule 19 (instruction -> instruction_j .)
    JALR            reduce using rule 19 (instruction -> instruction_j .)
    BREAK           reduce using rule 19 (instruction -> instruction_j .)
    SYSCALL         reduce using rule 19 (instruction -> instruction_j .)
    ERET            reduce using rule 19 (instruction -> instruction_j .)
    ADDI            reduce using rule 19 (instruction -> instruction_j .)
    ADDIU           reduce using rule 19 (instruction -> instruction_j .)
    ANDI            reduce using rule 19 (instruction -> instruction_j .)
    ORI             reduce using rule 19 (instruction -> instruction_j .)
    XORI            reduce using rule 19 (instruction -> instruction_j .)
    LUI             reduce using rule 19 (instruction -> instruction_j .)
    LB              reduce using rule 19 (instruction -> instruction_j .)
    LBU             reduce using rule 19 (instruction -> instruction_j .)
    LH              reduce using rule 19 (instruction -> instruction_j .)
    LHU             reduce using rule 19 (instruction -> instruction_j .)
    SB              reduce using rule 19 (instruction -> instruction_j .)
    SH              reduce using rule 19 (instruction -> instruction_j .)
    LW              reduce using rule 19 (instruction -> instruction_j .)
    SW              reduce using rule 19 (instruction -> instruction_j .)
    BEQ             reduce using rule 19 (instruction -> instruction_j .)
    BNE             reduce using rule 19 (instruction -> instruction_j .)
    BGEZ            reduce using rule 19 (instruction -> instruction_j .)
    BGTZ            reduce using rule 19 (instruction -> instruction_j .)
    BLEZ            reduce using rule 19 (instruction -> instruction_j .)
    BLTZ            reduce using rule 19 (instruction -> instruction_j .)
    BGEZAL          reduce using rule 19 (instruction -> instruction_j .)
    BLTZAL          reduce using rule 19 (instruction -> instruction_j .)
    SLTI            reduce using rule 19 (instruction -> instruction_j .)
    SLTIU           reduce using rule 19 (instruction -> instruction_j .)
    J               reduce using rule 19 (instruction -> instruction_j .)
    JAL             reduce using rule 19 (instruction -> instruction_j .)
    .               reduce using rule 19 (instruction -> instruction_j .)
    $end            reduce using rule 19 (instruction -> instruction_j .)


state 82

    (105) instruction_i -> instruction_bltz .

    VARIABLE        reduce using rule 105 (instruction_i -> instruction_bltz .)
    ADD             reduce using rule 105 (instruction_i -> instruction_bltz .)
    ADDU            reduce using rule 105 (instruction_i -> instruction_bltz .)
    SUB             reduce using rule 105 (instruction_i -> instruction_bltz .)
    SUBU            reduce using rule 105 (instruction_i -> instruction_bltz .)
    AND             reduce using rule 105 (instruction_i -> instruction_bltz .)
    MULT            reduce using rule 105 (instruction_i -> instruction_bltz .)
    MULTU           reduce using rule 105 (instruction_i -> instruction_bltz .)
    DIV             reduce using rule 105 (instruction_i -> instruction_bltz .)
    DIVU            reduce using rule 105 (instruction_i -> instruction_bltz .)
    MFHI            reduce using rule 105 (instruction_i -> instruction_bltz .)
    MFLO            reduce using rule 105 (instruction_i -> instruction_bltz .)
    MTHI            reduce using rule 105 (instruction_i -> instruction_bltz .)
    MTLO            reduce using rule 105 (instruction_i -> instruction_bltz .)
    MFC0            reduce using rule 105 (instruction_i -> instruction_bltz .)
    MTC0            reduce using rule 105 (instruction_i -> instruction_bltz .)
    OR              reduce using rule 105 (instruction_i -> instruction_bltz .)
    XOR             reduce using rule 105 (instruction_i -> instruction_bltz .)
    NOR             reduce using rule 105 (instruction_i -> instruction_bltz .)
    SLT             reduce using rule 105 (instruction_i -> instruction_bltz .)
    SLTU            reduce using rule 105 (instruction_i -> instruction_bltz .)
    SLL             reduce using rule 105 (instruction_i -> instruction_bltz .)
    SRL             reduce using rule 105 (instruction_i -> instruction_bltz .)
    SRA             reduce using rule 105 (instruction_i -> instruction_bltz .)
    SLLV            reduce using rule 105 (instruction_i -> instruction_bltz .)
    SRLV            reduce using rule 105 (instruction_i -> instruction_bltz .)
    SRAV            reduce using rule 105 (instruction_i -> instruction_bltz .)
    JR              reduce using rule 105 (instruction_i -> instruction_bltz .)
    JALR            reduce using rule 105 (instruction_i -> instruction_bltz .)
    BREAK           reduce using rule 105 (instruction_i -> instruction_bltz .)
    SYSCALL         reduce using rule 105 (instruction_i -> instruction_bltz .)
    ERET            reduce using rule 105 (instruction_i -> instruction_bltz .)
    ADDI            reduce using rule 105 (instruction_i -> instruction_bltz .)
    ADDIU           reduce using rule 105 (instruction_i -> instruction_bltz .)
    ANDI            reduce using rule 105 (instruction_i -> instruction_bltz .)
    ORI             reduce using rule 105 (instruction_i -> instruction_bltz .)
    XORI            reduce using rule 105 (instruction_i -> instruction_bltz .)
    LUI             reduce using rule 105 (instruction_i -> instruction_bltz .)
    LB              reduce using rule 105 (instruction_i -> instruction_bltz .)
    LBU             reduce using rule 105 (instruction_i -> instruction_bltz .)
    LH              reduce using rule 105 (instruction_i -> instruction_bltz .)
    LHU             reduce using rule 105 (instruction_i -> instruction_bltz .)
    SB              reduce using rule 105 (instruction_i -> instruction_bltz .)
    SH              reduce using rule 105 (instruction_i -> instruction_bltz .)
    LW              reduce using rule 105 (instruction_i -> instruction_bltz .)
    SW              reduce using rule 105 (instruction_i -> instruction_bltz .)
    BEQ             reduce using rule 105 (instruction_i -> instruction_bltz .)
    BNE             reduce using rule 105 (instruction_i -> instruction_bltz .)
    BGEZ            reduce using rule 105 (instruction_i -> instruction_bltz .)
    BGTZ            reduce using rule 105 (instruction_i -> instruction_bltz .)
    BLEZ            reduce using rule 105 (instruction_i -> instruction_bltz .)
    BLTZ            reduce using rule 105 (instruction_i -> instruction_bltz .)
    BGEZAL          reduce using rule 105 (instruction_i -> instruction_bltz .)
    BLTZAL          reduce using rule 105 (instruction_i -> instruction_bltz .)
    SLTI            reduce using rule 105 (instruction_i -> instruction_bltz .)
    SLTIU           reduce using rule 105 (instruction_i -> instruction_bltz .)
    J               reduce using rule 105 (instruction_i -> instruction_bltz .)
    JAL             reduce using rule 105 (instruction_i -> instruction_bltz .)
    .               reduce using rule 105 (instruction_i -> instruction_bltz .)
    $end            reduce using rule 105 (instruction_i -> instruction_bltz .)


state 83

    (24) instruction_r -> instruction_add .

    VARIABLE        reduce using rule 24 (instruction_r -> instruction_add .)
    ADD             reduce using rule 24 (instruction_r -> instruction_add .)
    ADDU            reduce using rule 24 (instruction_r -> instruction_add .)
    SUB             reduce using rule 24 (instruction_r -> instruction_add .)
    SUBU            reduce using rule 24 (instruction_r -> instruction_add .)
    AND             reduce using rule 24 (instruction_r -> instruction_add .)
    MULT            reduce using rule 24 (instruction_r -> instruction_add .)
    MULTU           reduce using rule 24 (instruction_r -> instruction_add .)
    DIV             reduce using rule 24 (instruction_r -> instruction_add .)
    DIVU            reduce using rule 24 (instruction_r -> instruction_add .)
    MFHI            reduce using rule 24 (instruction_r -> instruction_add .)
    MFLO            reduce using rule 24 (instruction_r -> instruction_add .)
    MTHI            reduce using rule 24 (instruction_r -> instruction_add .)
    MTLO            reduce using rule 24 (instruction_r -> instruction_add .)
    MFC0            reduce using rule 24 (instruction_r -> instruction_add .)
    MTC0            reduce using rule 24 (instruction_r -> instruction_add .)
    OR              reduce using rule 24 (instruction_r -> instruction_add .)
    XOR             reduce using rule 24 (instruction_r -> instruction_add .)
    NOR             reduce using rule 24 (instruction_r -> instruction_add .)
    SLT             reduce using rule 24 (instruction_r -> instruction_add .)
    SLTU            reduce using rule 24 (instruction_r -> instruction_add .)
    SLL             reduce using rule 24 (instruction_r -> instruction_add .)
    SRL             reduce using rule 24 (instruction_r -> instruction_add .)
    SRA             reduce using rule 24 (instruction_r -> instruction_add .)
    SLLV            reduce using rule 24 (instruction_r -> instruction_add .)
    SRLV            reduce using rule 24 (instruction_r -> instruction_add .)
    SRAV            reduce using rule 24 (instruction_r -> instruction_add .)
    JR              reduce using rule 24 (instruction_r -> instruction_add .)
    JALR            reduce using rule 24 (instruction_r -> instruction_add .)
    BREAK           reduce using rule 24 (instruction_r -> instruction_add .)
    SYSCALL         reduce using rule 24 (instruction_r -> instruction_add .)
    ERET            reduce using rule 24 (instruction_r -> instruction_add .)
    ADDI            reduce using rule 24 (instruction_r -> instruction_add .)
    ADDIU           reduce using rule 24 (instruction_r -> instruction_add .)
    ANDI            reduce using rule 24 (instruction_r -> instruction_add .)
    ORI             reduce using rule 24 (instruction_r -> instruction_add .)
    XORI            reduce using rule 24 (instruction_r -> instruction_add .)
    LUI             reduce using rule 24 (instruction_r -> instruction_add .)
    LB              reduce using rule 24 (instruction_r -> instruction_add .)
    LBU             reduce using rule 24 (instruction_r -> instruction_add .)
    LH              reduce using rule 24 (instruction_r -> instruction_add .)
    LHU             reduce using rule 24 (instruction_r -> instruction_add .)
    SB              reduce using rule 24 (instruction_r -> instruction_add .)
    SH              reduce using rule 24 (instruction_r -> instruction_add .)
    LW              reduce using rule 24 (instruction_r -> instruction_add .)
    SW              reduce using rule 24 (instruction_r -> instruction_add .)
    BEQ             reduce using rule 24 (instruction_r -> instruction_add .)
    BNE             reduce using rule 24 (instruction_r -> instruction_add .)
    BGEZ            reduce using rule 24 (instruction_r -> instruction_add .)
    BGTZ            reduce using rule 24 (instruction_r -> instruction_add .)
    BLEZ            reduce using rule 24 (instruction_r -> instruction_add .)
    BLTZ            reduce using rule 24 (instruction_r -> instruction_add .)
    BGEZAL          reduce using rule 24 (instruction_r -> instruction_add .)
    BLTZAL          reduce using rule 24 (instruction_r -> instruction_add .)
    SLTI            reduce using rule 24 (instruction_r -> instruction_add .)
    SLTIU           reduce using rule 24 (instruction_r -> instruction_add .)
    J               reduce using rule 24 (instruction_r -> instruction_add .)
    JAL             reduce using rule 24 (instruction_r -> instruction_add .)
    .               reduce using rule 24 (instruction_r -> instruction_add .)
    $end            reduce using rule 24 (instruction_r -> instruction_add .)


state 84

    (82) instruction_jalr -> JALR . REG REG

    REG             shift and go to state 167


state 85

    (85) instruction_eret -> ERET .

    VARIABLE        reduce using rule 85 (instruction_eret -> ERET .)
    ADD             reduce using rule 85 (instruction_eret -> ERET .)
    ADDU            reduce using rule 85 (instruction_eret -> ERET .)
    SUB             reduce using rule 85 (instruction_eret -> ERET .)
    SUBU            reduce using rule 85 (instruction_eret -> ERET .)
    AND             reduce using rule 85 (instruction_eret -> ERET .)
    MULT            reduce using rule 85 (instruction_eret -> ERET .)
    MULTU           reduce using rule 85 (instruction_eret -> ERET .)
    DIV             reduce using rule 85 (instruction_eret -> ERET .)
    DIVU            reduce using rule 85 (instruction_eret -> ERET .)
    MFHI            reduce using rule 85 (instruction_eret -> ERET .)
    MFLO            reduce using rule 85 (instruction_eret -> ERET .)
    MTHI            reduce using rule 85 (instruction_eret -> ERET .)
    MTLO            reduce using rule 85 (instruction_eret -> ERET .)
    MFC0            reduce using rule 85 (instruction_eret -> ERET .)
    MTC0            reduce using rule 85 (instruction_eret -> ERET .)
    OR              reduce using rule 85 (instruction_eret -> ERET .)
    XOR             reduce using rule 85 (instruction_eret -> ERET .)
    NOR             reduce using rule 85 (instruction_eret -> ERET .)
    SLT             reduce using rule 85 (instruction_eret -> ERET .)
    SLTU            reduce using rule 85 (instruction_eret -> ERET .)
    SLL             reduce using rule 85 (instruction_eret -> ERET .)
    SRL             reduce using rule 85 (instruction_eret -> ERET .)
    SRA             reduce using rule 85 (instruction_eret -> ERET .)
    SLLV            reduce using rule 85 (instruction_eret -> ERET .)
    SRLV            reduce using rule 85 (instruction_eret -> ERET .)
    SRAV            reduce using rule 85 (instruction_eret -> ERET .)
    JR              reduce using rule 85 (instruction_eret -> ERET .)
    JALR            reduce using rule 85 (instruction_eret -> ERET .)
    BREAK           reduce using rule 85 (instruction_eret -> ERET .)
    SYSCALL         reduce using rule 85 (instruction_eret -> ERET .)
    ERET            reduce using rule 85 (instruction_eret -> ERET .)
    ADDI            reduce using rule 85 (instruction_eret -> ERET .)
    ADDIU           reduce using rule 85 (instruction_eret -> ERET .)
    ANDI            reduce using rule 85 (instruction_eret -> ERET .)
    ORI             reduce using rule 85 (instruction_eret -> ERET .)
    XORI            reduce using rule 85 (instruction_eret -> ERET .)
    LUI             reduce using rule 85 (instruction_eret -> ERET .)
    LB              reduce using rule 85 (instruction_eret -> ERET .)
    LBU             reduce using rule 85 (instruction_eret -> ERET .)
    LH              reduce using rule 85 (instruction_eret -> ERET .)
    LHU             reduce using rule 85 (instruction_eret -> ERET .)
    SB              reduce using rule 85 (instruction_eret -> ERET .)
    SH              reduce using rule 85 (instruction_eret -> ERET .)
    LW              reduce using rule 85 (instruction_eret -> ERET .)
    SW              reduce using rule 85 (instruction_eret -> ERET .)
    BEQ             reduce using rule 85 (instruction_eret -> ERET .)
    BNE             reduce using rule 85 (instruction_eret -> ERET .)
    BGEZ            reduce using rule 85 (instruction_eret -> ERET .)
    BGTZ            reduce using rule 85 (instruction_eret -> ERET .)
    BLEZ            reduce using rule 85 (instruction_eret -> ERET .)
    BLTZ            reduce using rule 85 (instruction_eret -> ERET .)
    BGEZAL          reduce using rule 85 (instruction_eret -> ERET .)
    BLTZAL          reduce using rule 85 (instruction_eret -> ERET .)
    SLTI            reduce using rule 85 (instruction_eret -> ERET .)
    SLTIU           reduce using rule 85 (instruction_eret -> ERET .)
    J               reduce using rule 85 (instruction_eret -> ERET .)
    JAL             reduce using rule 85 (instruction_eret -> ERET .)
    .               reduce using rule 85 (instruction_eret -> ERET .)
    $end            reduce using rule 85 (instruction_eret -> ERET .)


state 86

    (133) instruction_sltiu -> SLTIU . REG REG expression

    REG             shift and go to state 168


state 87

    (89) instruction_i -> instruction_ori .

    VARIABLE        reduce using rule 89 (instruction_i -> instruction_ori .)
    ADD             reduce using rule 89 (instruction_i -> instruction_ori .)
    ADDU            reduce using rule 89 (instruction_i -> instruction_ori .)
    SUB             reduce using rule 89 (instruction_i -> instruction_ori .)
    SUBU            reduce using rule 89 (instruction_i -> instruction_ori .)
    AND             reduce using rule 89 (instruction_i -> instruction_ori .)
    MULT            reduce using rule 89 (instruction_i -> instruction_ori .)
    MULTU           reduce using rule 89 (instruction_i -> instruction_ori .)
    DIV             reduce using rule 89 (instruction_i -> instruction_ori .)
    DIVU            reduce using rule 89 (instruction_i -> instruction_ori .)
    MFHI            reduce using rule 89 (instruction_i -> instruction_ori .)
    MFLO            reduce using rule 89 (instruction_i -> instruction_ori .)
    MTHI            reduce using rule 89 (instruction_i -> instruction_ori .)
    MTLO            reduce using rule 89 (instruction_i -> instruction_ori .)
    MFC0            reduce using rule 89 (instruction_i -> instruction_ori .)
    MTC0            reduce using rule 89 (instruction_i -> instruction_ori .)
    OR              reduce using rule 89 (instruction_i -> instruction_ori .)
    XOR             reduce using rule 89 (instruction_i -> instruction_ori .)
    NOR             reduce using rule 89 (instruction_i -> instruction_ori .)
    SLT             reduce using rule 89 (instruction_i -> instruction_ori .)
    SLTU            reduce using rule 89 (instruction_i -> instruction_ori .)
    SLL             reduce using rule 89 (instruction_i -> instruction_ori .)
    SRL             reduce using rule 89 (instruction_i -> instruction_ori .)
    SRA             reduce using rule 89 (instruction_i -> instruction_ori .)
    SLLV            reduce using rule 89 (instruction_i -> instruction_ori .)
    SRLV            reduce using rule 89 (instruction_i -> instruction_ori .)
    SRAV            reduce using rule 89 (instruction_i -> instruction_ori .)
    JR              reduce using rule 89 (instruction_i -> instruction_ori .)
    JALR            reduce using rule 89 (instruction_i -> instruction_ori .)
    BREAK           reduce using rule 89 (instruction_i -> instruction_ori .)
    SYSCALL         reduce using rule 89 (instruction_i -> instruction_ori .)
    ERET            reduce using rule 89 (instruction_i -> instruction_ori .)
    ADDI            reduce using rule 89 (instruction_i -> instruction_ori .)
    ADDIU           reduce using rule 89 (instruction_i -> instruction_ori .)
    ANDI            reduce using rule 89 (instruction_i -> instruction_ori .)
    ORI             reduce using rule 89 (instruction_i -> instruction_ori .)
    XORI            reduce using rule 89 (instruction_i -> instruction_ori .)
    LUI             reduce using rule 89 (instruction_i -> instruction_ori .)
    LB              reduce using rule 89 (instruction_i -> instruction_ori .)
    LBU             reduce using rule 89 (instruction_i -> instruction_ori .)
    LH              reduce using rule 89 (instruction_i -> instruction_ori .)
    LHU             reduce using rule 89 (instruction_i -> instruction_ori .)
    SB              reduce using rule 89 (instruction_i -> instruction_ori .)
    SH              reduce using rule 89 (instruction_i -> instruction_ori .)
    LW              reduce using rule 89 (instruction_i -> instruction_ori .)
    SW              reduce using rule 89 (instruction_i -> instruction_ori .)
    BEQ             reduce using rule 89 (instruction_i -> instruction_ori .)
    BNE             reduce using rule 89 (instruction_i -> instruction_ori .)
    BGEZ            reduce using rule 89 (instruction_i -> instruction_ori .)
    BGTZ            reduce using rule 89 (instruction_i -> instruction_ori .)
    BLEZ            reduce using rule 89 (instruction_i -> instruction_ori .)
    BLTZ            reduce using rule 89 (instruction_i -> instruction_ori .)
    BGEZAL          reduce using rule 89 (instruction_i -> instruction_ori .)
    BLTZAL          reduce using rule 89 (instruction_i -> instruction_ori .)
    SLTI            reduce using rule 89 (instruction_i -> instruction_ori .)
    SLTIU           reduce using rule 89 (instruction_i -> instruction_ori .)
    J               reduce using rule 89 (instruction_i -> instruction_ori .)
    JAL             reduce using rule 89 (instruction_i -> instruction_ori .)
    .               reduce using rule 89 (instruction_i -> instruction_ori .)
    $end            reduce using rule 89 (instruction_i -> instruction_ori .)


state 88

    (15) instructions -> instruction .

    VARIABLE        reduce using rule 15 (instructions -> instruction .)
    ADD             reduce using rule 15 (instructions -> instruction .)
    ADDU            reduce using rule 15 (instructions -> instruction .)
    SUB             reduce using rule 15 (instructions -> instruction .)
    SUBU            reduce using rule 15 (instructions -> instruction .)
    AND             reduce using rule 15 (instructions -> instruction .)
    MULT            reduce using rule 15 (instructions -> instruction .)
    MULTU           reduce using rule 15 (instructions -> instruction .)
    DIV             reduce using rule 15 (instructions -> instruction .)
    DIVU            reduce using rule 15 (instructions -> instruction .)
    MFHI            reduce using rule 15 (instructions -> instruction .)
    MFLO            reduce using rule 15 (instructions -> instruction .)
    MTHI            reduce using rule 15 (instructions -> instruction .)
    MTLO            reduce using rule 15 (instructions -> instruction .)
    MFC0            reduce using rule 15 (instructions -> instruction .)
    MTC0            reduce using rule 15 (instructions -> instruction .)
    OR              reduce using rule 15 (instructions -> instruction .)
    XOR             reduce using rule 15 (instructions -> instruction .)
    NOR             reduce using rule 15 (instructions -> instruction .)
    SLT             reduce using rule 15 (instructions -> instruction .)
    SLTU            reduce using rule 15 (instructions -> instruction .)
    SLL             reduce using rule 15 (instructions -> instruction .)
    SRL             reduce using rule 15 (instructions -> instruction .)
    SRA             reduce using rule 15 (instructions -> instruction .)
    SLLV            reduce using rule 15 (instructions -> instruction .)
    SRLV            reduce using rule 15 (instructions -> instruction .)
    SRAV            reduce using rule 15 (instructions -> instruction .)
    JR              reduce using rule 15 (instructions -> instruction .)
    JALR            reduce using rule 15 (instructions -> instruction .)
    BREAK           reduce using rule 15 (instructions -> instruction .)
    SYSCALL         reduce using rule 15 (instructions -> instruction .)
    ERET            reduce using rule 15 (instructions -> instruction .)
    ADDI            reduce using rule 15 (instructions -> instruction .)
    ADDIU           reduce using rule 15 (instructions -> instruction .)
    ANDI            reduce using rule 15 (instructions -> instruction .)
    ORI             reduce using rule 15 (instructions -> instruction .)
    XORI            reduce using rule 15 (instructions -> instruction .)
    LUI             reduce using rule 15 (instructions -> instruction .)
    LB              reduce using rule 15 (instructions -> instruction .)
    LBU             reduce using rule 15 (instructions -> instruction .)
    LH              reduce using rule 15 (instructions -> instruction .)
    LHU             reduce using rule 15 (instructions -> instruction .)
    SB              reduce using rule 15 (instructions -> instruction .)
    SH              reduce using rule 15 (instructions -> instruction .)
    LW              reduce using rule 15 (instructions -> instruction .)
    SW              reduce using rule 15 (instructions -> instruction .)
    BEQ             reduce using rule 15 (instructions -> instruction .)
    BNE             reduce using rule 15 (instructions -> instruction .)
    BGEZ            reduce using rule 15 (instructions -> instruction .)
    BGTZ            reduce using rule 15 (instructions -> instruction .)
    BLEZ            reduce using rule 15 (instructions -> instruction .)
    BLTZ            reduce using rule 15 (instructions -> instruction .)
    BGEZAL          reduce using rule 15 (instructions -> instruction .)
    BLTZAL          reduce using rule 15 (instructions -> instruction .)
    SLTI            reduce using rule 15 (instructions -> instruction .)
    SLTIU           reduce using rule 15 (instructions -> instruction .)
    J               reduce using rule 15 (instructions -> instruction .)
    JAL             reduce using rule 15 (instructions -> instruction .)
    .               reduce using rule 15 (instructions -> instruction .)
    $end            reduce using rule 15 (instructions -> instruction .)


state 89

    (123) instruction_sw -> SW . REG expression ( REG )

    REG             shift and go to state 169


state 90

    (106) instruction_i -> instruction_bgezal .

    VARIABLE        reduce using rule 106 (instruction_i -> instruction_bgezal .)
    ADD             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    ADDU            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SUB             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SUBU            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    AND             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    MULT            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    MULTU           reduce using rule 106 (instruction_i -> instruction_bgezal .)
    DIV             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    DIVU            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    MFHI            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    MFLO            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    MTHI            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    MTLO            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    MFC0            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    MTC0            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    OR              reduce using rule 106 (instruction_i -> instruction_bgezal .)
    XOR             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    NOR             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SLT             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SLTU            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SLL             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SRL             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SRA             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SLLV            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SRLV            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SRAV            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    JR              reduce using rule 106 (instruction_i -> instruction_bgezal .)
    JALR            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    BREAK           reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SYSCALL         reduce using rule 106 (instruction_i -> instruction_bgezal .)
    ERET            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    ADDI            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    ADDIU           reduce using rule 106 (instruction_i -> instruction_bgezal .)
    ANDI            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    ORI             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    XORI            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    LUI             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    LB              reduce using rule 106 (instruction_i -> instruction_bgezal .)
    LBU             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    LH              reduce using rule 106 (instruction_i -> instruction_bgezal .)
    LHU             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SB              reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SH              reduce using rule 106 (instruction_i -> instruction_bgezal .)
    LW              reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SW              reduce using rule 106 (instruction_i -> instruction_bgezal .)
    BEQ             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    BNE             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    BGEZ            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    BGTZ            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    BLEZ            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    BLTZ            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    BGEZAL          reduce using rule 106 (instruction_i -> instruction_bgezal .)
    BLTZAL          reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SLTI            reduce using rule 106 (instruction_i -> instruction_bgezal .)
    SLTIU           reduce using rule 106 (instruction_i -> instruction_bgezal .)
    J               reduce using rule 106 (instruction_i -> instruction_bgezal .)
    JAL             reduce using rule 106 (instruction_i -> instruction_bgezal .)
    .               reduce using rule 106 (instruction_i -> instruction_bgezal .)
    $end            reduce using rule 106 (instruction_i -> instruction_bgezal .)


state 91

    (26) instruction_r -> instruction_sub .

    VARIABLE        reduce using rule 26 (instruction_r -> instruction_sub .)
    ADD             reduce using rule 26 (instruction_r -> instruction_sub .)
    ADDU            reduce using rule 26 (instruction_r -> instruction_sub .)
    SUB             reduce using rule 26 (instruction_r -> instruction_sub .)
    SUBU            reduce using rule 26 (instruction_r -> instruction_sub .)
    AND             reduce using rule 26 (instruction_r -> instruction_sub .)
    MULT            reduce using rule 26 (instruction_r -> instruction_sub .)
    MULTU           reduce using rule 26 (instruction_r -> instruction_sub .)
    DIV             reduce using rule 26 (instruction_r -> instruction_sub .)
    DIVU            reduce using rule 26 (instruction_r -> instruction_sub .)
    MFHI            reduce using rule 26 (instruction_r -> instruction_sub .)
    MFLO            reduce using rule 26 (instruction_r -> instruction_sub .)
    MTHI            reduce using rule 26 (instruction_r -> instruction_sub .)
    MTLO            reduce using rule 26 (instruction_r -> instruction_sub .)
    MFC0            reduce using rule 26 (instruction_r -> instruction_sub .)
    MTC0            reduce using rule 26 (instruction_r -> instruction_sub .)
    OR              reduce using rule 26 (instruction_r -> instruction_sub .)
    XOR             reduce using rule 26 (instruction_r -> instruction_sub .)
    NOR             reduce using rule 26 (instruction_r -> instruction_sub .)
    SLT             reduce using rule 26 (instruction_r -> instruction_sub .)
    SLTU            reduce using rule 26 (instruction_r -> instruction_sub .)
    SLL             reduce using rule 26 (instruction_r -> instruction_sub .)
    SRL             reduce using rule 26 (instruction_r -> instruction_sub .)
    SRA             reduce using rule 26 (instruction_r -> instruction_sub .)
    SLLV            reduce using rule 26 (instruction_r -> instruction_sub .)
    SRLV            reduce using rule 26 (instruction_r -> instruction_sub .)
    SRAV            reduce using rule 26 (instruction_r -> instruction_sub .)
    JR              reduce using rule 26 (instruction_r -> instruction_sub .)
    JALR            reduce using rule 26 (instruction_r -> instruction_sub .)
    BREAK           reduce using rule 26 (instruction_r -> instruction_sub .)
    SYSCALL         reduce using rule 26 (instruction_r -> instruction_sub .)
    ERET            reduce using rule 26 (instruction_r -> instruction_sub .)
    ADDI            reduce using rule 26 (instruction_r -> instruction_sub .)
    ADDIU           reduce using rule 26 (instruction_r -> instruction_sub .)
    ANDI            reduce using rule 26 (instruction_r -> instruction_sub .)
    ORI             reduce using rule 26 (instruction_r -> instruction_sub .)
    XORI            reduce using rule 26 (instruction_r -> instruction_sub .)
    LUI             reduce using rule 26 (instruction_r -> instruction_sub .)
    LB              reduce using rule 26 (instruction_r -> instruction_sub .)
    LBU             reduce using rule 26 (instruction_r -> instruction_sub .)
    LH              reduce using rule 26 (instruction_r -> instruction_sub .)
    LHU             reduce using rule 26 (instruction_r -> instruction_sub .)
    SB              reduce using rule 26 (instruction_r -> instruction_sub .)
    SH              reduce using rule 26 (instruction_r -> instruction_sub .)
    LW              reduce using rule 26 (instruction_r -> instruction_sub .)
    SW              reduce using rule 26 (instruction_r -> instruction_sub .)
    BEQ             reduce using rule 26 (instruction_r -> instruction_sub .)
    BNE             reduce using rule 26 (instruction_r -> instruction_sub .)
    BGEZ            reduce using rule 26 (instruction_r -> instruction_sub .)
    BGTZ            reduce using rule 26 (instruction_r -> instruction_sub .)
    BLEZ            reduce using rule 26 (instruction_r -> instruction_sub .)
    BLTZ            reduce using rule 26 (instruction_r -> instruction_sub .)
    BGEZAL          reduce using rule 26 (instruction_r -> instruction_sub .)
    BLTZAL          reduce using rule 26 (instruction_r -> instruction_sub .)
    SLTI            reduce using rule 26 (instruction_r -> instruction_sub .)
    SLTIU           reduce using rule 26 (instruction_r -> instruction_sub .)
    J               reduce using rule 26 (instruction_r -> instruction_sub .)
    JAL             reduce using rule 26 (instruction_r -> instruction_sub .)
    .               reduce using rule 26 (instruction_r -> instruction_sub .)
    $end            reduce using rule 26 (instruction_r -> instruction_sub .)


state 92

    (52) instruction_r -> instruction_break .

    VARIABLE        reduce using rule 52 (instruction_r -> instruction_break .)
    ADD             reduce using rule 52 (instruction_r -> instruction_break .)
    ADDU            reduce using rule 52 (instruction_r -> instruction_break .)
    SUB             reduce using rule 52 (instruction_r -> instruction_break .)
    SUBU            reduce using rule 52 (instruction_r -> instruction_break .)
    AND             reduce using rule 52 (instruction_r -> instruction_break .)
    MULT            reduce using rule 52 (instruction_r -> instruction_break .)
    MULTU           reduce using rule 52 (instruction_r -> instruction_break .)
    DIV             reduce using rule 52 (instruction_r -> instruction_break .)
    DIVU            reduce using rule 52 (instruction_r -> instruction_break .)
    MFHI            reduce using rule 52 (instruction_r -> instruction_break .)
    MFLO            reduce using rule 52 (instruction_r -> instruction_break .)
    MTHI            reduce using rule 52 (instruction_r -> instruction_break .)
    MTLO            reduce using rule 52 (instruction_r -> instruction_break .)
    MFC0            reduce using rule 52 (instruction_r -> instruction_break .)
    MTC0            reduce using rule 52 (instruction_r -> instruction_break .)
    OR              reduce using rule 52 (instruction_r -> instruction_break .)
    XOR             reduce using rule 52 (instruction_r -> instruction_break .)
    NOR             reduce using rule 52 (instruction_r -> instruction_break .)
    SLT             reduce using rule 52 (instruction_r -> instruction_break .)
    SLTU            reduce using rule 52 (instruction_r -> instruction_break .)
    SLL             reduce using rule 52 (instruction_r -> instruction_break .)
    SRL             reduce using rule 52 (instruction_r -> instruction_break .)
    SRA             reduce using rule 52 (instruction_r -> instruction_break .)
    SLLV            reduce using rule 52 (instruction_r -> instruction_break .)
    SRLV            reduce using rule 52 (instruction_r -> instruction_break .)
    SRAV            reduce using rule 52 (instruction_r -> instruction_break .)
    JR              reduce using rule 52 (instruction_r -> instruction_break .)
    JALR            reduce using rule 52 (instruction_r -> instruction_break .)
    BREAK           reduce using rule 52 (instruction_r -> instruction_break .)
    SYSCALL         reduce using rule 52 (instruction_r -> instruction_break .)
    ERET            reduce using rule 52 (instruction_r -> instruction_break .)
    ADDI            reduce using rule 52 (instruction_r -> instruction_break .)
    ADDIU           reduce using rule 52 (instruction_r -> instruction_break .)
    ANDI            reduce using rule 52 (instruction_r -> instruction_break .)
    ORI             reduce using rule 52 (instruction_r -> instruction_break .)
    XORI            reduce using rule 52 (instruction_r -> instruction_break .)
    LUI             reduce using rule 52 (instruction_r -> instruction_break .)
    LB              reduce using rule 52 (instruction_r -> instruction_break .)
    LBU             reduce using rule 52 (instruction_r -> instruction_break .)
    LH              reduce using rule 52 (instruction_r -> instruction_break .)
    LHU             reduce using rule 52 (instruction_r -> instruction_break .)
    SB              reduce using rule 52 (instruction_r -> instruction_break .)
    SH              reduce using rule 52 (instruction_r -> instruction_break .)
    LW              reduce using rule 52 (instruction_r -> instruction_break .)
    SW              reduce using rule 52 (instruction_r -> instruction_break .)
    BEQ             reduce using rule 52 (instruction_r -> instruction_break .)
    BNE             reduce using rule 52 (instruction_r -> instruction_break .)
    BGEZ            reduce using rule 52 (instruction_r -> instruction_break .)
    BGTZ            reduce using rule 52 (instruction_r -> instruction_break .)
    BLEZ            reduce using rule 52 (instruction_r -> instruction_break .)
    BLTZ            reduce using rule 52 (instruction_r -> instruction_break .)
    BGEZAL          reduce using rule 52 (instruction_r -> instruction_break .)
    BLTZAL          reduce using rule 52 (instruction_r -> instruction_break .)
    SLTI            reduce using rule 52 (instruction_r -> instruction_break .)
    SLTIU           reduce using rule 52 (instruction_r -> instruction_break .)
    J               reduce using rule 52 (instruction_r -> instruction_break .)
    JAL             reduce using rule 52 (instruction_r -> instruction_break .)
    .               reduce using rule 52 (instruction_r -> instruction_break .)
    $end            reduce using rule 52 (instruction_r -> instruction_break .)


state 93

    (121) instruction_sh -> SH . REG expression ( REG )

    REG             shift and go to state 170


state 94

    (79) instruction_srlv -> SRLV . REG REG REG

    REG             shift and go to state 171


state 95

    (113) instruction_ori -> ORI . REG REG expression

    REG             shift and go to state 172


state 96

    (120) instruction_sb -> SB . REG expression ( REG )

    REG             shift and go to state 173


state 97

    (87) instruction_i -> instruction_addiu .

    VARIABLE        reduce using rule 87 (instruction_i -> instruction_addiu .)
    ADD             reduce using rule 87 (instruction_i -> instruction_addiu .)
    ADDU            reduce using rule 87 (instruction_i -> instruction_addiu .)
    SUB             reduce using rule 87 (instruction_i -> instruction_addiu .)
    SUBU            reduce using rule 87 (instruction_i -> instruction_addiu .)
    AND             reduce using rule 87 (instruction_i -> instruction_addiu .)
    MULT            reduce using rule 87 (instruction_i -> instruction_addiu .)
    MULTU           reduce using rule 87 (instruction_i -> instruction_addiu .)
    DIV             reduce using rule 87 (instruction_i -> instruction_addiu .)
    DIVU            reduce using rule 87 (instruction_i -> instruction_addiu .)
    MFHI            reduce using rule 87 (instruction_i -> instruction_addiu .)
    MFLO            reduce using rule 87 (instruction_i -> instruction_addiu .)
    MTHI            reduce using rule 87 (instruction_i -> instruction_addiu .)
    MTLO            reduce using rule 87 (instruction_i -> instruction_addiu .)
    MFC0            reduce using rule 87 (instruction_i -> instruction_addiu .)
    MTC0            reduce using rule 87 (instruction_i -> instruction_addiu .)
    OR              reduce using rule 87 (instruction_i -> instruction_addiu .)
    XOR             reduce using rule 87 (instruction_i -> instruction_addiu .)
    NOR             reduce using rule 87 (instruction_i -> instruction_addiu .)
    SLT             reduce using rule 87 (instruction_i -> instruction_addiu .)
    SLTU            reduce using rule 87 (instruction_i -> instruction_addiu .)
    SLL             reduce using rule 87 (instruction_i -> instruction_addiu .)
    SRL             reduce using rule 87 (instruction_i -> instruction_addiu .)
    SRA             reduce using rule 87 (instruction_i -> instruction_addiu .)
    SLLV            reduce using rule 87 (instruction_i -> instruction_addiu .)
    SRLV            reduce using rule 87 (instruction_i -> instruction_addiu .)
    SRAV            reduce using rule 87 (instruction_i -> instruction_addiu .)
    JR              reduce using rule 87 (instruction_i -> instruction_addiu .)
    JALR            reduce using rule 87 (instruction_i -> instruction_addiu .)
    BREAK           reduce using rule 87 (instruction_i -> instruction_addiu .)
    SYSCALL         reduce using rule 87 (instruction_i -> instruction_addiu .)
    ERET            reduce using rule 87 (instruction_i -> instruction_addiu .)
    ADDI            reduce using rule 87 (instruction_i -> instruction_addiu .)
    ADDIU           reduce using rule 87 (instruction_i -> instruction_addiu .)
    ANDI            reduce using rule 87 (instruction_i -> instruction_addiu .)
    ORI             reduce using rule 87 (instruction_i -> instruction_addiu .)
    XORI            reduce using rule 87 (instruction_i -> instruction_addiu .)
    LUI             reduce using rule 87 (instruction_i -> instruction_addiu .)
    LB              reduce using rule 87 (instruction_i -> instruction_addiu .)
    LBU             reduce using rule 87 (instruction_i -> instruction_addiu .)
    LH              reduce using rule 87 (instruction_i -> instruction_addiu .)
    LHU             reduce using rule 87 (instruction_i -> instruction_addiu .)
    SB              reduce using rule 87 (instruction_i -> instruction_addiu .)
    SH              reduce using rule 87 (instruction_i -> instruction_addiu .)
    LW              reduce using rule 87 (instruction_i -> instruction_addiu .)
    SW              reduce using rule 87 (instruction_i -> instruction_addiu .)
    BEQ             reduce using rule 87 (instruction_i -> instruction_addiu .)
    BNE             reduce using rule 87 (instruction_i -> instruction_addiu .)
    BGEZ            reduce using rule 87 (instruction_i -> instruction_addiu .)
    BGTZ            reduce using rule 87 (instruction_i -> instruction_addiu .)
    BLEZ            reduce using rule 87 (instruction_i -> instruction_addiu .)
    BLTZ            reduce using rule 87 (instruction_i -> instruction_addiu .)
    BGEZAL          reduce using rule 87 (instruction_i -> instruction_addiu .)
    BLTZAL          reduce using rule 87 (instruction_i -> instruction_addiu .)
    SLTI            reduce using rule 87 (instruction_i -> instruction_addiu .)
    SLTIU           reduce using rule 87 (instruction_i -> instruction_addiu .)
    J               reduce using rule 87 (instruction_i -> instruction_addiu .)
    JAL             reduce using rule 87 (instruction_i -> instruction_addiu .)
    .               reduce using rule 87 (instruction_i -> instruction_addiu .)
    $end            reduce using rule 87 (instruction_i -> instruction_addiu .)


state 98

    (65) instruction_mflo -> MFLO . REG

    REG             shift and go to state 174


state 99

    (135) instruction_j -> instruction_jal .

    VARIABLE        reduce using rule 135 (instruction_j -> instruction_jal .)
    ADD             reduce using rule 135 (instruction_j -> instruction_jal .)
    ADDU            reduce using rule 135 (instruction_j -> instruction_jal .)
    SUB             reduce using rule 135 (instruction_j -> instruction_jal .)
    SUBU            reduce using rule 135 (instruction_j -> instruction_jal .)
    AND             reduce using rule 135 (instruction_j -> instruction_jal .)
    MULT            reduce using rule 135 (instruction_j -> instruction_jal .)
    MULTU           reduce using rule 135 (instruction_j -> instruction_jal .)
    DIV             reduce using rule 135 (instruction_j -> instruction_jal .)
    DIVU            reduce using rule 135 (instruction_j -> instruction_jal .)
    MFHI            reduce using rule 135 (instruction_j -> instruction_jal .)
    MFLO            reduce using rule 135 (instruction_j -> instruction_jal .)
    MTHI            reduce using rule 135 (instruction_j -> instruction_jal .)
    MTLO            reduce using rule 135 (instruction_j -> instruction_jal .)
    MFC0            reduce using rule 135 (instruction_j -> instruction_jal .)
    MTC0            reduce using rule 135 (instruction_j -> instruction_jal .)
    OR              reduce using rule 135 (instruction_j -> instruction_jal .)
    XOR             reduce using rule 135 (instruction_j -> instruction_jal .)
    NOR             reduce using rule 135 (instruction_j -> instruction_jal .)
    SLT             reduce using rule 135 (instruction_j -> instruction_jal .)
    SLTU            reduce using rule 135 (instruction_j -> instruction_jal .)
    SLL             reduce using rule 135 (instruction_j -> instruction_jal .)
    SRL             reduce using rule 135 (instruction_j -> instruction_jal .)
    SRA             reduce using rule 135 (instruction_j -> instruction_jal .)
    SLLV            reduce using rule 135 (instruction_j -> instruction_jal .)
    SRLV            reduce using rule 135 (instruction_j -> instruction_jal .)
    SRAV            reduce using rule 135 (instruction_j -> instruction_jal .)
    JR              reduce using rule 135 (instruction_j -> instruction_jal .)
    JALR            reduce using rule 135 (instruction_j -> instruction_jal .)
    BREAK           reduce using rule 135 (instruction_j -> instruction_jal .)
    SYSCALL         reduce using rule 135 (instruction_j -> instruction_jal .)
    ERET            reduce using rule 135 (instruction_j -> instruction_jal .)
    ADDI            reduce using rule 135 (instruction_j -> instruction_jal .)
    ADDIU           reduce using rule 135 (instruction_j -> instruction_jal .)
    ANDI            reduce using rule 135 (instruction_j -> instruction_jal .)
    ORI             reduce using rule 135 (instruction_j -> instruction_jal .)
    XORI            reduce using rule 135 (instruction_j -> instruction_jal .)
    LUI             reduce using rule 135 (instruction_j -> instruction_jal .)
    LB              reduce using rule 135 (instruction_j -> instruction_jal .)
    LBU             reduce using rule 135 (instruction_j -> instruction_jal .)
    LH              reduce using rule 135 (instruction_j -> instruction_jal .)
    LHU             reduce using rule 135 (instruction_j -> instruction_jal .)
    SB              reduce using rule 135 (instruction_j -> instruction_jal .)
    SH              reduce using rule 135 (instruction_j -> instruction_jal .)
    LW              reduce using rule 135 (instruction_j -> instruction_jal .)
    SW              reduce using rule 135 (instruction_j -> instruction_jal .)
    BEQ             reduce using rule 135 (instruction_j -> instruction_jal .)
    BNE             reduce using rule 135 (instruction_j -> instruction_jal .)
    BGEZ            reduce using rule 135 (instruction_j -> instruction_jal .)
    BGTZ            reduce using rule 135 (instruction_j -> instruction_jal .)
    BLEZ            reduce using rule 135 (instruction_j -> instruction_jal .)
    BLTZ            reduce using rule 135 (instruction_j -> instruction_jal .)
    BGEZAL          reduce using rule 135 (instruction_j -> instruction_jal .)
    BLTZAL          reduce using rule 135 (instruction_j -> instruction_jal .)
    SLTI            reduce using rule 135 (instruction_j -> instruction_jal .)
    SLTIU           reduce using rule 135 (instruction_j -> instruction_jal .)
    J               reduce using rule 135 (instruction_j -> instruction_jal .)
    JAL             reduce using rule 135 (instruction_j -> instruction_jal .)
    .               reduce using rule 135 (instruction_j -> instruction_jal .)
    $end            reduce using rule 135 (instruction_j -> instruction_jal .)


state 100

    (80) instruction_srav -> SRAV . REG REG REG

    REG             shift and go to state 175


state 101

    (62) instruction_div -> DIV . REG REG

    REG             shift and go to state 176


state 102

    (60) instruction_mult -> MULT . REG REG

    REG             shift and go to state 177


state 103

    (134) instruction_j -> instruction_jj .

    VARIABLE        reduce using rule 134 (instruction_j -> instruction_jj .)
    ADD             reduce using rule 134 (instruction_j -> instruction_jj .)
    ADDU            reduce using rule 134 (instruction_j -> instruction_jj .)
    SUB             reduce using rule 134 (instruction_j -> instruction_jj .)
    SUBU            reduce using rule 134 (instruction_j -> instruction_jj .)
    AND             reduce using rule 134 (instruction_j -> instruction_jj .)
    MULT            reduce using rule 134 (instruction_j -> instruction_jj .)
    MULTU           reduce using rule 134 (instruction_j -> instruction_jj .)
    DIV             reduce using rule 134 (instruction_j -> instruction_jj .)
    DIVU            reduce using rule 134 (instruction_j -> instruction_jj .)
    MFHI            reduce using rule 134 (instruction_j -> instruction_jj .)
    MFLO            reduce using rule 134 (instruction_j -> instruction_jj .)
    MTHI            reduce using rule 134 (instruction_j -> instruction_jj .)
    MTLO            reduce using rule 134 (instruction_j -> instruction_jj .)
    MFC0            reduce using rule 134 (instruction_j -> instruction_jj .)
    MTC0            reduce using rule 134 (instruction_j -> instruction_jj .)
    OR              reduce using rule 134 (instruction_j -> instruction_jj .)
    XOR             reduce using rule 134 (instruction_j -> instruction_jj .)
    NOR             reduce using rule 134 (instruction_j -> instruction_jj .)
    SLT             reduce using rule 134 (instruction_j -> instruction_jj .)
    SLTU            reduce using rule 134 (instruction_j -> instruction_jj .)
    SLL             reduce using rule 134 (instruction_j -> instruction_jj .)
    SRL             reduce using rule 134 (instruction_j -> instruction_jj .)
    SRA             reduce using rule 134 (instruction_j -> instruction_jj .)
    SLLV            reduce using rule 134 (instruction_j -> instruction_jj .)
    SRLV            reduce using rule 134 (instruction_j -> instruction_jj .)
    SRAV            reduce using rule 134 (instruction_j -> instruction_jj .)
    JR              reduce using rule 134 (instruction_j -> instruction_jj .)
    JALR            reduce using rule 134 (instruction_j -> instruction_jj .)
    BREAK           reduce using rule 134 (instruction_j -> instruction_jj .)
    SYSCALL         reduce using rule 134 (instruction_j -> instruction_jj .)
    ERET            reduce using rule 134 (instruction_j -> instruction_jj .)
    ADDI            reduce using rule 134 (instruction_j -> instruction_jj .)
    ADDIU           reduce using rule 134 (instruction_j -> instruction_jj .)
    ANDI            reduce using rule 134 (instruction_j -> instruction_jj .)
    ORI             reduce using rule 134 (instruction_j -> instruction_jj .)
    XORI            reduce using rule 134 (instruction_j -> instruction_jj .)
    LUI             reduce using rule 134 (instruction_j -> instruction_jj .)
    LB              reduce using rule 134 (instruction_j -> instruction_jj .)
    LBU             reduce using rule 134 (instruction_j -> instruction_jj .)
    LH              reduce using rule 134 (instruction_j -> instruction_jj .)
    LHU             reduce using rule 134 (instruction_j -> instruction_jj .)
    SB              reduce using rule 134 (instruction_j -> instruction_jj .)
    SH              reduce using rule 134 (instruction_j -> instruction_jj .)
    LW              reduce using rule 134 (instruction_j -> instruction_jj .)
    SW              reduce using rule 134 (instruction_j -> instruction_jj .)
    BEQ             reduce using rule 134 (instruction_j -> instruction_jj .)
    BNE             reduce using rule 134 (instruction_j -> instruction_jj .)
    BGEZ            reduce using rule 134 (instruction_j -> instruction_jj .)
    BGTZ            reduce using rule 134 (instruction_j -> instruction_jj .)
    BLEZ            reduce using rule 134 (instruction_j -> instruction_jj .)
    BLTZ            reduce using rule 134 (instruction_j -> instruction_jj .)
    BGEZAL          reduce using rule 134 (instruction_j -> instruction_jj .)
    BLTZAL          reduce using rule 134 (instruction_j -> instruction_jj .)
    SLTI            reduce using rule 134 (instruction_j -> instruction_jj .)
    SLTIU           reduce using rule 134 (instruction_j -> instruction_jj .)
    J               reduce using rule 134 (instruction_j -> instruction_jj .)
    JAL             reduce using rule 134 (instruction_j -> instruction_jj .)
    .               reduce using rule 134 (instruction_j -> instruction_jj .)
    $end            reduce using rule 134 (instruction_j -> instruction_jj .)


state 104

    (116) instruction_lb -> LB . REG expression ( REG )

    REG             shift and go to state 178


state 105

    (95) instruction_i -> instruction_lhu .

    VARIABLE        reduce using rule 95 (instruction_i -> instruction_lhu .)
    ADD             reduce using rule 95 (instruction_i -> instruction_lhu .)
    ADDU            reduce using rule 95 (instruction_i -> instruction_lhu .)
    SUB             reduce using rule 95 (instruction_i -> instruction_lhu .)
    SUBU            reduce using rule 95 (instruction_i -> instruction_lhu .)
    AND             reduce using rule 95 (instruction_i -> instruction_lhu .)
    MULT            reduce using rule 95 (instruction_i -> instruction_lhu .)
    MULTU           reduce using rule 95 (instruction_i -> instruction_lhu .)
    DIV             reduce using rule 95 (instruction_i -> instruction_lhu .)
    DIVU            reduce using rule 95 (instruction_i -> instruction_lhu .)
    MFHI            reduce using rule 95 (instruction_i -> instruction_lhu .)
    MFLO            reduce using rule 95 (instruction_i -> instruction_lhu .)
    MTHI            reduce using rule 95 (instruction_i -> instruction_lhu .)
    MTLO            reduce using rule 95 (instruction_i -> instruction_lhu .)
    MFC0            reduce using rule 95 (instruction_i -> instruction_lhu .)
    MTC0            reduce using rule 95 (instruction_i -> instruction_lhu .)
    OR              reduce using rule 95 (instruction_i -> instruction_lhu .)
    XOR             reduce using rule 95 (instruction_i -> instruction_lhu .)
    NOR             reduce using rule 95 (instruction_i -> instruction_lhu .)
    SLT             reduce using rule 95 (instruction_i -> instruction_lhu .)
    SLTU            reduce using rule 95 (instruction_i -> instruction_lhu .)
    SLL             reduce using rule 95 (instruction_i -> instruction_lhu .)
    SRL             reduce using rule 95 (instruction_i -> instruction_lhu .)
    SRA             reduce using rule 95 (instruction_i -> instruction_lhu .)
    SLLV            reduce using rule 95 (instruction_i -> instruction_lhu .)
    SRLV            reduce using rule 95 (instruction_i -> instruction_lhu .)
    SRAV            reduce using rule 95 (instruction_i -> instruction_lhu .)
    JR              reduce using rule 95 (instruction_i -> instruction_lhu .)
    JALR            reduce using rule 95 (instruction_i -> instruction_lhu .)
    BREAK           reduce using rule 95 (instruction_i -> instruction_lhu .)
    SYSCALL         reduce using rule 95 (instruction_i -> instruction_lhu .)
    ERET            reduce using rule 95 (instruction_i -> instruction_lhu .)
    ADDI            reduce using rule 95 (instruction_i -> instruction_lhu .)
    ADDIU           reduce using rule 95 (instruction_i -> instruction_lhu .)
    ANDI            reduce using rule 95 (instruction_i -> instruction_lhu .)
    ORI             reduce using rule 95 (instruction_i -> instruction_lhu .)
    XORI            reduce using rule 95 (instruction_i -> instruction_lhu .)
    LUI             reduce using rule 95 (instruction_i -> instruction_lhu .)
    LB              reduce using rule 95 (instruction_i -> instruction_lhu .)
    LBU             reduce using rule 95 (instruction_i -> instruction_lhu .)
    LH              reduce using rule 95 (instruction_i -> instruction_lhu .)
    LHU             reduce using rule 95 (instruction_i -> instruction_lhu .)
    SB              reduce using rule 95 (instruction_i -> instruction_lhu .)
    SH              reduce using rule 95 (instruction_i -> instruction_lhu .)
    LW              reduce using rule 95 (instruction_i -> instruction_lhu .)
    SW              reduce using rule 95 (instruction_i -> instruction_lhu .)
    BEQ             reduce using rule 95 (instruction_i -> instruction_lhu .)
    BNE             reduce using rule 95 (instruction_i -> instruction_lhu .)
    BGEZ            reduce using rule 95 (instruction_i -> instruction_lhu .)
    BGTZ            reduce using rule 95 (instruction_i -> instruction_lhu .)
    BLEZ            reduce using rule 95 (instruction_i -> instruction_lhu .)
    BLTZ            reduce using rule 95 (instruction_i -> instruction_lhu .)
    BGEZAL          reduce using rule 95 (instruction_i -> instruction_lhu .)
    BLTZAL          reduce using rule 95 (instruction_i -> instruction_lhu .)
    SLTI            reduce using rule 95 (instruction_i -> instruction_lhu .)
    SLTIU           reduce using rule 95 (instruction_i -> instruction_lhu .)
    J               reduce using rule 95 (instruction_i -> instruction_lhu .)
    JAL             reduce using rule 95 (instruction_i -> instruction_lhu .)
    .               reduce using rule 95 (instruction_i -> instruction_lhu .)
    $end            reduce using rule 95 (instruction_i -> instruction_lhu .)


state 106

    (38) instruction_r -> instruction_mtc0 .

    VARIABLE        reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    ADD             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    ADDU            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SUB             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SUBU            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    AND             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    MULT            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    MULTU           reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    DIV             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    DIVU            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    MFHI            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    MFLO            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    MTHI            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    MTLO            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    MFC0            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    MTC0            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    OR              reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    XOR             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    NOR             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SLT             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SLTU            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SLL             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SRL             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SRA             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SLLV            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SRLV            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SRAV            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    JR              reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    JALR            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    BREAK           reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SYSCALL         reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    ERET            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    ADDI            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    ADDIU           reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    ANDI            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    ORI             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    XORI            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    LUI             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    LB              reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    LBU             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    LH              reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    LHU             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SB              reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SH              reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    LW              reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SW              reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    BEQ             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    BNE             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    BGEZ            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    BGTZ            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    BLEZ            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    BLTZ            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    BGEZAL          reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    BLTZAL          reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SLTI            reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    SLTIU           reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    J               reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    JAL             reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    .               reduce using rule 38 (instruction_r -> instruction_mtc0 .)
    $end            reduce using rule 38 (instruction_r -> instruction_mtc0 .)


state 107

    (118) instruction_lh -> LH . REG expression ( REG )

    REG             shift and go to state 179


state 108

    (122) instruction_lw -> LW . REG expression ( REG )

    REG             shift and go to state 180


state 109

    (101) instruction_i -> instruction_bne .

    VARIABLE        reduce using rule 101 (instruction_i -> instruction_bne .)
    ADD             reduce using rule 101 (instruction_i -> instruction_bne .)
    ADDU            reduce using rule 101 (instruction_i -> instruction_bne .)
    SUB             reduce using rule 101 (instruction_i -> instruction_bne .)
    SUBU            reduce using rule 101 (instruction_i -> instruction_bne .)
    AND             reduce using rule 101 (instruction_i -> instruction_bne .)
    MULT            reduce using rule 101 (instruction_i -> instruction_bne .)
    MULTU           reduce using rule 101 (instruction_i -> instruction_bne .)
    DIV             reduce using rule 101 (instruction_i -> instruction_bne .)
    DIVU            reduce using rule 101 (instruction_i -> instruction_bne .)
    MFHI            reduce using rule 101 (instruction_i -> instruction_bne .)
    MFLO            reduce using rule 101 (instruction_i -> instruction_bne .)
    MTHI            reduce using rule 101 (instruction_i -> instruction_bne .)
    MTLO            reduce using rule 101 (instruction_i -> instruction_bne .)
    MFC0            reduce using rule 101 (instruction_i -> instruction_bne .)
    MTC0            reduce using rule 101 (instruction_i -> instruction_bne .)
    OR              reduce using rule 101 (instruction_i -> instruction_bne .)
    XOR             reduce using rule 101 (instruction_i -> instruction_bne .)
    NOR             reduce using rule 101 (instruction_i -> instruction_bne .)
    SLT             reduce using rule 101 (instruction_i -> instruction_bne .)
    SLTU            reduce using rule 101 (instruction_i -> instruction_bne .)
    SLL             reduce using rule 101 (instruction_i -> instruction_bne .)
    SRL             reduce using rule 101 (instruction_i -> instruction_bne .)
    SRA             reduce using rule 101 (instruction_i -> instruction_bne .)
    SLLV            reduce using rule 101 (instruction_i -> instruction_bne .)
    SRLV            reduce using rule 101 (instruction_i -> instruction_bne .)
    SRAV            reduce using rule 101 (instruction_i -> instruction_bne .)
    JR              reduce using rule 101 (instruction_i -> instruction_bne .)
    JALR            reduce using rule 101 (instruction_i -> instruction_bne .)
    BREAK           reduce using rule 101 (instruction_i -> instruction_bne .)
    SYSCALL         reduce using rule 101 (instruction_i -> instruction_bne .)
    ERET            reduce using rule 101 (instruction_i -> instruction_bne .)
    ADDI            reduce using rule 101 (instruction_i -> instruction_bne .)
    ADDIU           reduce using rule 101 (instruction_i -> instruction_bne .)
    ANDI            reduce using rule 101 (instruction_i -> instruction_bne .)
    ORI             reduce using rule 101 (instruction_i -> instruction_bne .)
    XORI            reduce using rule 101 (instruction_i -> instruction_bne .)
    LUI             reduce using rule 101 (instruction_i -> instruction_bne .)
    LB              reduce using rule 101 (instruction_i -> instruction_bne .)
    LBU             reduce using rule 101 (instruction_i -> instruction_bne .)
    LH              reduce using rule 101 (instruction_i -> instruction_bne .)
    LHU             reduce using rule 101 (instruction_i -> instruction_bne .)
    SB              reduce using rule 101 (instruction_i -> instruction_bne .)
    SH              reduce using rule 101 (instruction_i -> instruction_bne .)
    LW              reduce using rule 101 (instruction_i -> instruction_bne .)
    SW              reduce using rule 101 (instruction_i -> instruction_bne .)
    BEQ             reduce using rule 101 (instruction_i -> instruction_bne .)
    BNE             reduce using rule 101 (instruction_i -> instruction_bne .)
    BGEZ            reduce using rule 101 (instruction_i -> instruction_bne .)
    BGTZ            reduce using rule 101 (instruction_i -> instruction_bne .)
    BLEZ            reduce using rule 101 (instruction_i -> instruction_bne .)
    BLTZ            reduce using rule 101 (instruction_i -> instruction_bne .)
    BGEZAL          reduce using rule 101 (instruction_i -> instruction_bne .)
    BLTZAL          reduce using rule 101 (instruction_i -> instruction_bne .)
    SLTI            reduce using rule 101 (instruction_i -> instruction_bne .)
    SLTIU           reduce using rule 101 (instruction_i -> instruction_bne .)
    J               reduce using rule 101 (instruction_i -> instruction_bne .)
    JAL             reduce using rule 101 (instruction_i -> instruction_bne .)
    .               reduce using rule 101 (instruction_i -> instruction_bne .)
    $end            reduce using rule 101 (instruction_i -> instruction_bne .)


state 110

    (53) instruction_r -> instruction_syscall .

    VARIABLE        reduce using rule 53 (instruction_r -> instruction_syscall .)
    ADD             reduce using rule 53 (instruction_r -> instruction_syscall .)
    ADDU            reduce using rule 53 (instruction_r -> instruction_syscall .)
    SUB             reduce using rule 53 (instruction_r -> instruction_syscall .)
    SUBU            reduce using rule 53 (instruction_r -> instruction_syscall .)
    AND             reduce using rule 53 (instruction_r -> instruction_syscall .)
    MULT            reduce using rule 53 (instruction_r -> instruction_syscall .)
    MULTU           reduce using rule 53 (instruction_r -> instruction_syscall .)
    DIV             reduce using rule 53 (instruction_r -> instruction_syscall .)
    DIVU            reduce using rule 53 (instruction_r -> instruction_syscall .)
    MFHI            reduce using rule 53 (instruction_r -> instruction_syscall .)
    MFLO            reduce using rule 53 (instruction_r -> instruction_syscall .)
    MTHI            reduce using rule 53 (instruction_r -> instruction_syscall .)
    MTLO            reduce using rule 53 (instruction_r -> instruction_syscall .)
    MFC0            reduce using rule 53 (instruction_r -> instruction_syscall .)
    MTC0            reduce using rule 53 (instruction_r -> instruction_syscall .)
    OR              reduce using rule 53 (instruction_r -> instruction_syscall .)
    XOR             reduce using rule 53 (instruction_r -> instruction_syscall .)
    NOR             reduce using rule 53 (instruction_r -> instruction_syscall .)
    SLT             reduce using rule 53 (instruction_r -> instruction_syscall .)
    SLTU            reduce using rule 53 (instruction_r -> instruction_syscall .)
    SLL             reduce using rule 53 (instruction_r -> instruction_syscall .)
    SRL             reduce using rule 53 (instruction_r -> instruction_syscall .)
    SRA             reduce using rule 53 (instruction_r -> instruction_syscall .)
    SLLV            reduce using rule 53 (instruction_r -> instruction_syscall .)
    SRLV            reduce using rule 53 (instruction_r -> instruction_syscall .)
    SRAV            reduce using rule 53 (instruction_r -> instruction_syscall .)
    JR              reduce using rule 53 (instruction_r -> instruction_syscall .)
    JALR            reduce using rule 53 (instruction_r -> instruction_syscall .)
    BREAK           reduce using rule 53 (instruction_r -> instruction_syscall .)
    SYSCALL         reduce using rule 53 (instruction_r -> instruction_syscall .)
    ERET            reduce using rule 53 (instruction_r -> instruction_syscall .)
    ADDI            reduce using rule 53 (instruction_r -> instruction_syscall .)
    ADDIU           reduce using rule 53 (instruction_r -> instruction_syscall .)
    ANDI            reduce using rule 53 (instruction_r -> instruction_syscall .)
    ORI             reduce using rule 53 (instruction_r -> instruction_syscall .)
    XORI            reduce using rule 53 (instruction_r -> instruction_syscall .)
    LUI             reduce using rule 53 (instruction_r -> instruction_syscall .)
    LB              reduce using rule 53 (instruction_r -> instruction_syscall .)
    LBU             reduce using rule 53 (instruction_r -> instruction_syscall .)
    LH              reduce using rule 53 (instruction_r -> instruction_syscall .)
    LHU             reduce using rule 53 (instruction_r -> instruction_syscall .)
    SB              reduce using rule 53 (instruction_r -> instruction_syscall .)
    SH              reduce using rule 53 (instruction_r -> instruction_syscall .)
    LW              reduce using rule 53 (instruction_r -> instruction_syscall .)
    SW              reduce using rule 53 (instruction_r -> instruction_syscall .)
    BEQ             reduce using rule 53 (instruction_r -> instruction_syscall .)
    BNE             reduce using rule 53 (instruction_r -> instruction_syscall .)
    BGEZ            reduce using rule 53 (instruction_r -> instruction_syscall .)
    BGTZ            reduce using rule 53 (instruction_r -> instruction_syscall .)
    BLEZ            reduce using rule 53 (instruction_r -> instruction_syscall .)
    BLTZ            reduce using rule 53 (instruction_r -> instruction_syscall .)
    BGEZAL          reduce using rule 53 (instruction_r -> instruction_syscall .)
    BLTZAL          reduce using rule 53 (instruction_r -> instruction_syscall .)
    SLTI            reduce using rule 53 (instruction_r -> instruction_syscall .)
    SLTIU           reduce using rule 53 (instruction_r -> instruction_syscall .)
    J               reduce using rule 53 (instruction_r -> instruction_syscall .)
    JAL             reduce using rule 53 (instruction_r -> instruction_syscall .)
    .               reduce using rule 53 (instruction_r -> instruction_syscall .)
    $end            reduce using rule 53 (instruction_r -> instruction_syscall .)


state 111

    (50) instruction_r -> instruction_jr .

    VARIABLE        reduce using rule 50 (instruction_r -> instruction_jr .)
    ADD             reduce using rule 50 (instruction_r -> instruction_jr .)
    ADDU            reduce using rule 50 (instruction_r -> instruction_jr .)
    SUB             reduce using rule 50 (instruction_r -> instruction_jr .)
    SUBU            reduce using rule 50 (instruction_r -> instruction_jr .)
    AND             reduce using rule 50 (instruction_r -> instruction_jr .)
    MULT            reduce using rule 50 (instruction_r -> instruction_jr .)
    MULTU           reduce using rule 50 (instruction_r -> instruction_jr .)
    DIV             reduce using rule 50 (instruction_r -> instruction_jr .)
    DIVU            reduce using rule 50 (instruction_r -> instruction_jr .)
    MFHI            reduce using rule 50 (instruction_r -> instruction_jr .)
    MFLO            reduce using rule 50 (instruction_r -> instruction_jr .)
    MTHI            reduce using rule 50 (instruction_r -> instruction_jr .)
    MTLO            reduce using rule 50 (instruction_r -> instruction_jr .)
    MFC0            reduce using rule 50 (instruction_r -> instruction_jr .)
    MTC0            reduce using rule 50 (instruction_r -> instruction_jr .)
    OR              reduce using rule 50 (instruction_r -> instruction_jr .)
    XOR             reduce using rule 50 (instruction_r -> instruction_jr .)
    NOR             reduce using rule 50 (instruction_r -> instruction_jr .)
    SLT             reduce using rule 50 (instruction_r -> instruction_jr .)
    SLTU            reduce using rule 50 (instruction_r -> instruction_jr .)
    SLL             reduce using rule 50 (instruction_r -> instruction_jr .)
    SRL             reduce using rule 50 (instruction_r -> instruction_jr .)
    SRA             reduce using rule 50 (instruction_r -> instruction_jr .)
    SLLV            reduce using rule 50 (instruction_r -> instruction_jr .)
    SRLV            reduce using rule 50 (instruction_r -> instruction_jr .)
    SRAV            reduce using rule 50 (instruction_r -> instruction_jr .)
    JR              reduce using rule 50 (instruction_r -> instruction_jr .)
    JALR            reduce using rule 50 (instruction_r -> instruction_jr .)
    BREAK           reduce using rule 50 (instruction_r -> instruction_jr .)
    SYSCALL         reduce using rule 50 (instruction_r -> instruction_jr .)
    ERET            reduce using rule 50 (instruction_r -> instruction_jr .)
    ADDI            reduce using rule 50 (instruction_r -> instruction_jr .)
    ADDIU           reduce using rule 50 (instruction_r -> instruction_jr .)
    ANDI            reduce using rule 50 (instruction_r -> instruction_jr .)
    ORI             reduce using rule 50 (instruction_r -> instruction_jr .)
    XORI            reduce using rule 50 (instruction_r -> instruction_jr .)
    LUI             reduce using rule 50 (instruction_r -> instruction_jr .)
    LB              reduce using rule 50 (instruction_r -> instruction_jr .)
    LBU             reduce using rule 50 (instruction_r -> instruction_jr .)
    LH              reduce using rule 50 (instruction_r -> instruction_jr .)
    LHU             reduce using rule 50 (instruction_r -> instruction_jr .)
    SB              reduce using rule 50 (instruction_r -> instruction_jr .)
    SH              reduce using rule 50 (instruction_r -> instruction_jr .)
    LW              reduce using rule 50 (instruction_r -> instruction_jr .)
    SW              reduce using rule 50 (instruction_r -> instruction_jr .)
    BEQ             reduce using rule 50 (instruction_r -> instruction_jr .)
    BNE             reduce using rule 50 (instruction_r -> instruction_jr .)
    BGEZ            reduce using rule 50 (instruction_r -> instruction_jr .)
    BGTZ            reduce using rule 50 (instruction_r -> instruction_jr .)
    BLEZ            reduce using rule 50 (instruction_r -> instruction_jr .)
    BLTZ            reduce using rule 50 (instruction_r -> instruction_jr .)
    BGEZAL          reduce using rule 50 (instruction_r -> instruction_jr .)
    BLTZAL          reduce using rule 50 (instruction_r -> instruction_jr .)
    SLTI            reduce using rule 50 (instruction_r -> instruction_jr .)
    SLTIU           reduce using rule 50 (instruction_r -> instruction_jr .)
    J               reduce using rule 50 (instruction_r -> instruction_jr .)
    JAL             reduce using rule 50 (instruction_r -> instruction_jr .)
    .               reduce using rule 50 (instruction_r -> instruction_jr .)
    $end            reduce using rule 50 (instruction_r -> instruction_jr .)


state 112

    (111) instruction_addiu -> ADDIU . REG REG expression

    REG             shift and go to state 181


state 113

    (130) instruction_bgezal -> BGEZAL . REG expression

    REG             shift and go to state 182


state 114

    (102) instruction_i -> instruction_bgez .

    VARIABLE        reduce using rule 102 (instruction_i -> instruction_bgez .)
    ADD             reduce using rule 102 (instruction_i -> instruction_bgez .)
    ADDU            reduce using rule 102 (instruction_i -> instruction_bgez .)
    SUB             reduce using rule 102 (instruction_i -> instruction_bgez .)
    SUBU            reduce using rule 102 (instruction_i -> instruction_bgez .)
    AND             reduce using rule 102 (instruction_i -> instruction_bgez .)
    MULT            reduce using rule 102 (instruction_i -> instruction_bgez .)
    MULTU           reduce using rule 102 (instruction_i -> instruction_bgez .)
    DIV             reduce using rule 102 (instruction_i -> instruction_bgez .)
    DIVU            reduce using rule 102 (instruction_i -> instruction_bgez .)
    MFHI            reduce using rule 102 (instruction_i -> instruction_bgez .)
    MFLO            reduce using rule 102 (instruction_i -> instruction_bgez .)
    MTHI            reduce using rule 102 (instruction_i -> instruction_bgez .)
    MTLO            reduce using rule 102 (instruction_i -> instruction_bgez .)
    MFC0            reduce using rule 102 (instruction_i -> instruction_bgez .)
    MTC0            reduce using rule 102 (instruction_i -> instruction_bgez .)
    OR              reduce using rule 102 (instruction_i -> instruction_bgez .)
    XOR             reduce using rule 102 (instruction_i -> instruction_bgez .)
    NOR             reduce using rule 102 (instruction_i -> instruction_bgez .)
    SLT             reduce using rule 102 (instruction_i -> instruction_bgez .)
    SLTU            reduce using rule 102 (instruction_i -> instruction_bgez .)
    SLL             reduce using rule 102 (instruction_i -> instruction_bgez .)
    SRL             reduce using rule 102 (instruction_i -> instruction_bgez .)
    SRA             reduce using rule 102 (instruction_i -> instruction_bgez .)
    SLLV            reduce using rule 102 (instruction_i -> instruction_bgez .)
    SRLV            reduce using rule 102 (instruction_i -> instruction_bgez .)
    SRAV            reduce using rule 102 (instruction_i -> instruction_bgez .)
    JR              reduce using rule 102 (instruction_i -> instruction_bgez .)
    JALR            reduce using rule 102 (instruction_i -> instruction_bgez .)
    BREAK           reduce using rule 102 (instruction_i -> instruction_bgez .)
    SYSCALL         reduce using rule 102 (instruction_i -> instruction_bgez .)
    ERET            reduce using rule 102 (instruction_i -> instruction_bgez .)
    ADDI            reduce using rule 102 (instruction_i -> instruction_bgez .)
    ADDIU           reduce using rule 102 (instruction_i -> instruction_bgez .)
    ANDI            reduce using rule 102 (instruction_i -> instruction_bgez .)
    ORI             reduce using rule 102 (instruction_i -> instruction_bgez .)
    XORI            reduce using rule 102 (instruction_i -> instruction_bgez .)
    LUI             reduce using rule 102 (instruction_i -> instruction_bgez .)
    LB              reduce using rule 102 (instruction_i -> instruction_bgez .)
    LBU             reduce using rule 102 (instruction_i -> instruction_bgez .)
    LH              reduce using rule 102 (instruction_i -> instruction_bgez .)
    LHU             reduce using rule 102 (instruction_i -> instruction_bgez .)
    SB              reduce using rule 102 (instruction_i -> instruction_bgez .)
    SH              reduce using rule 102 (instruction_i -> instruction_bgez .)
    LW              reduce using rule 102 (instruction_i -> instruction_bgez .)
    SW              reduce using rule 102 (instruction_i -> instruction_bgez .)
    BEQ             reduce using rule 102 (instruction_i -> instruction_bgez .)
    BNE             reduce using rule 102 (instruction_i -> instruction_bgez .)
    BGEZ            reduce using rule 102 (instruction_i -> instruction_bgez .)
    BGTZ            reduce using rule 102 (instruction_i -> instruction_bgez .)
    BLEZ            reduce using rule 102 (instruction_i -> instruction_bgez .)
    BLTZ            reduce using rule 102 (instruction_i -> instruction_bgez .)
    BGEZAL          reduce using rule 102 (instruction_i -> instruction_bgez .)
    BLTZAL          reduce using rule 102 (instruction_i -> instruction_bgez .)
    SLTI            reduce using rule 102 (instruction_i -> instruction_bgez .)
    SLTIU           reduce using rule 102 (instruction_i -> instruction_bgez .)
    J               reduce using rule 102 (instruction_i -> instruction_bgez .)
    JAL             reduce using rule 102 (instruction_i -> instruction_bgez .)
    .               reduce using rule 102 (instruction_i -> instruction_bgez .)
    $end            reduce using rule 102 (instruction_i -> instruction_bgez .)


state 115

    (71) instruction_xor -> XOR . REG REG REG

    REG             shift and go to state 183


state 116

    (73) instruction_slt -> SLT . REG REG REG

    REG             shift and go to state 184


state 117

    (126) instruction_bgez -> BGEZ . REG expression

    REG             shift and go to state 185


state 118

    (29) instruction_r -> instruction_mult .

    VARIABLE        reduce using rule 29 (instruction_r -> instruction_mult .)
    ADD             reduce using rule 29 (instruction_r -> instruction_mult .)
    ADDU            reduce using rule 29 (instruction_r -> instruction_mult .)
    SUB             reduce using rule 29 (instruction_r -> instruction_mult .)
    SUBU            reduce using rule 29 (instruction_r -> instruction_mult .)
    AND             reduce using rule 29 (instruction_r -> instruction_mult .)
    MULT            reduce using rule 29 (instruction_r -> instruction_mult .)
    MULTU           reduce using rule 29 (instruction_r -> instruction_mult .)
    DIV             reduce using rule 29 (instruction_r -> instruction_mult .)
    DIVU            reduce using rule 29 (instruction_r -> instruction_mult .)
    MFHI            reduce using rule 29 (instruction_r -> instruction_mult .)
    MFLO            reduce using rule 29 (instruction_r -> instruction_mult .)
    MTHI            reduce using rule 29 (instruction_r -> instruction_mult .)
    MTLO            reduce using rule 29 (instruction_r -> instruction_mult .)
    MFC0            reduce using rule 29 (instruction_r -> instruction_mult .)
    MTC0            reduce using rule 29 (instruction_r -> instruction_mult .)
    OR              reduce using rule 29 (instruction_r -> instruction_mult .)
    XOR             reduce using rule 29 (instruction_r -> instruction_mult .)
    NOR             reduce using rule 29 (instruction_r -> instruction_mult .)
    SLT             reduce using rule 29 (instruction_r -> instruction_mult .)
    SLTU            reduce using rule 29 (instruction_r -> instruction_mult .)
    SLL             reduce using rule 29 (instruction_r -> instruction_mult .)
    SRL             reduce using rule 29 (instruction_r -> instruction_mult .)
    SRA             reduce using rule 29 (instruction_r -> instruction_mult .)
    SLLV            reduce using rule 29 (instruction_r -> instruction_mult .)
    SRLV            reduce using rule 29 (instruction_r -> instruction_mult .)
    SRAV            reduce using rule 29 (instruction_r -> instruction_mult .)
    JR              reduce using rule 29 (instruction_r -> instruction_mult .)
    JALR            reduce using rule 29 (instruction_r -> instruction_mult .)
    BREAK           reduce using rule 29 (instruction_r -> instruction_mult .)
    SYSCALL         reduce using rule 29 (instruction_r -> instruction_mult .)
    ERET            reduce using rule 29 (instruction_r -> instruction_mult .)
    ADDI            reduce using rule 29 (instruction_r -> instruction_mult .)
    ADDIU           reduce using rule 29 (instruction_r -> instruction_mult .)
    ANDI            reduce using rule 29 (instruction_r -> instruction_mult .)
    ORI             reduce using rule 29 (instruction_r -> instruction_mult .)
    XORI            reduce using rule 29 (instruction_r -> instruction_mult .)
    LUI             reduce using rule 29 (instruction_r -> instruction_mult .)
    LB              reduce using rule 29 (instruction_r -> instruction_mult .)
    LBU             reduce using rule 29 (instruction_r -> instruction_mult .)
    LH              reduce using rule 29 (instruction_r -> instruction_mult .)
    LHU             reduce using rule 29 (instruction_r -> instruction_mult .)
    SB              reduce using rule 29 (instruction_r -> instruction_mult .)
    SH              reduce using rule 29 (instruction_r -> instruction_mult .)
    LW              reduce using rule 29 (instruction_r -> instruction_mult .)
    SW              reduce using rule 29 (instruction_r -> instruction_mult .)
    BEQ             reduce using rule 29 (instruction_r -> instruction_mult .)
    BNE             reduce using rule 29 (instruction_r -> instruction_mult .)
    BGEZ            reduce using rule 29 (instruction_r -> instruction_mult .)
    BGTZ            reduce using rule 29 (instruction_r -> instruction_mult .)
    BLEZ            reduce using rule 29 (instruction_r -> instruction_mult .)
    BLTZ            reduce using rule 29 (instruction_r -> instruction_mult .)
    BGEZAL          reduce using rule 29 (instruction_r -> instruction_mult .)
    BLTZAL          reduce using rule 29 (instruction_r -> instruction_mult .)
    SLTI            reduce using rule 29 (instruction_r -> instruction_mult .)
    SLTIU           reduce using rule 29 (instruction_r -> instruction_mult .)
    J               reduce using rule 29 (instruction_r -> instruction_mult .)
    JAL             reduce using rule 29 (instruction_r -> instruction_mult .)
    .               reduce using rule 29 (instruction_r -> instruction_mult .)
    $end            reduce using rule 29 (instruction_r -> instruction_mult .)


state 119

    (75) instruction_sll -> SLL . REG REG expression

    REG             shift and go to state 186


state 120

    (68) instruction_mfc0 -> MFC0 . REG REG expression

    REG             shift and go to state 187


state 121

    (32) instruction_r -> instruction_divu .

    VARIABLE        reduce using rule 32 (instruction_r -> instruction_divu .)
    ADD             reduce using rule 32 (instruction_r -> instruction_divu .)
    ADDU            reduce using rule 32 (instruction_r -> instruction_divu .)
    SUB             reduce using rule 32 (instruction_r -> instruction_divu .)
    SUBU            reduce using rule 32 (instruction_r -> instruction_divu .)
    AND             reduce using rule 32 (instruction_r -> instruction_divu .)
    MULT            reduce using rule 32 (instruction_r -> instruction_divu .)
    MULTU           reduce using rule 32 (instruction_r -> instruction_divu .)
    DIV             reduce using rule 32 (instruction_r -> instruction_divu .)
    DIVU            reduce using rule 32 (instruction_r -> instruction_divu .)
    MFHI            reduce using rule 32 (instruction_r -> instruction_divu .)
    MFLO            reduce using rule 32 (instruction_r -> instruction_divu .)
    MTHI            reduce using rule 32 (instruction_r -> instruction_divu .)
    MTLO            reduce using rule 32 (instruction_r -> instruction_divu .)
    MFC0            reduce using rule 32 (instruction_r -> instruction_divu .)
    MTC0            reduce using rule 32 (instruction_r -> instruction_divu .)
    OR              reduce using rule 32 (instruction_r -> instruction_divu .)
    XOR             reduce using rule 32 (instruction_r -> instruction_divu .)
    NOR             reduce using rule 32 (instruction_r -> instruction_divu .)
    SLT             reduce using rule 32 (instruction_r -> instruction_divu .)
    SLTU            reduce using rule 32 (instruction_r -> instruction_divu .)
    SLL             reduce using rule 32 (instruction_r -> instruction_divu .)
    SRL             reduce using rule 32 (instruction_r -> instruction_divu .)
    SRA             reduce using rule 32 (instruction_r -> instruction_divu .)
    SLLV            reduce using rule 32 (instruction_r -> instruction_divu .)
    SRLV            reduce using rule 32 (instruction_r -> instruction_divu .)
    SRAV            reduce using rule 32 (instruction_r -> instruction_divu .)
    JR              reduce using rule 32 (instruction_r -> instruction_divu .)
    JALR            reduce using rule 32 (instruction_r -> instruction_divu .)
    BREAK           reduce using rule 32 (instruction_r -> instruction_divu .)
    SYSCALL         reduce using rule 32 (instruction_r -> instruction_divu .)
    ERET            reduce using rule 32 (instruction_r -> instruction_divu .)
    ADDI            reduce using rule 32 (instruction_r -> instruction_divu .)
    ADDIU           reduce using rule 32 (instruction_r -> instruction_divu .)
    ANDI            reduce using rule 32 (instruction_r -> instruction_divu .)
    ORI             reduce using rule 32 (instruction_r -> instruction_divu .)
    XORI            reduce using rule 32 (instruction_r -> instruction_divu .)
    LUI             reduce using rule 32 (instruction_r -> instruction_divu .)
    LB              reduce using rule 32 (instruction_r -> instruction_divu .)
    LBU             reduce using rule 32 (instruction_r -> instruction_divu .)
    LH              reduce using rule 32 (instruction_r -> instruction_divu .)
    LHU             reduce using rule 32 (instruction_r -> instruction_divu .)
    SB              reduce using rule 32 (instruction_r -> instruction_divu .)
    SH              reduce using rule 32 (instruction_r -> instruction_divu .)
    LW              reduce using rule 32 (instruction_r -> instruction_divu .)
    SW              reduce using rule 32 (instruction_r -> instruction_divu .)
    BEQ             reduce using rule 32 (instruction_r -> instruction_divu .)
    BNE             reduce using rule 32 (instruction_r -> instruction_divu .)
    BGEZ            reduce using rule 32 (instruction_r -> instruction_divu .)
    BGTZ            reduce using rule 32 (instruction_r -> instruction_divu .)
    BLEZ            reduce using rule 32 (instruction_r -> instruction_divu .)
    BLTZ            reduce using rule 32 (instruction_r -> instruction_divu .)
    BGEZAL          reduce using rule 32 (instruction_r -> instruction_divu .)
    BLTZAL          reduce using rule 32 (instruction_r -> instruction_divu .)
    SLTI            reduce using rule 32 (instruction_r -> instruction_divu .)
    SLTIU           reduce using rule 32 (instruction_r -> instruction_divu .)
    J               reduce using rule 32 (instruction_r -> instruction_divu .)
    JAL             reduce using rule 32 (instruction_r -> instruction_divu .)
    .               reduce using rule 32 (instruction_r -> instruction_divu .)
    $end            reduce using rule 32 (instruction_r -> instruction_divu .)


state 122

    (20) instruction -> VARIABLE . : instruction

    :               shift and go to state 188


state 123

    (49) instruction_r -> instruction_srav .

    VARIABLE        reduce using rule 49 (instruction_r -> instruction_srav .)
    ADD             reduce using rule 49 (instruction_r -> instruction_srav .)
    ADDU            reduce using rule 49 (instruction_r -> instruction_srav .)
    SUB             reduce using rule 49 (instruction_r -> instruction_srav .)
    SUBU            reduce using rule 49 (instruction_r -> instruction_srav .)
    AND             reduce using rule 49 (instruction_r -> instruction_srav .)
    MULT            reduce using rule 49 (instruction_r -> instruction_srav .)
    MULTU           reduce using rule 49 (instruction_r -> instruction_srav .)
    DIV             reduce using rule 49 (instruction_r -> instruction_srav .)
    DIVU            reduce using rule 49 (instruction_r -> instruction_srav .)
    MFHI            reduce using rule 49 (instruction_r -> instruction_srav .)
    MFLO            reduce using rule 49 (instruction_r -> instruction_srav .)
    MTHI            reduce using rule 49 (instruction_r -> instruction_srav .)
    MTLO            reduce using rule 49 (instruction_r -> instruction_srav .)
    MFC0            reduce using rule 49 (instruction_r -> instruction_srav .)
    MTC0            reduce using rule 49 (instruction_r -> instruction_srav .)
    OR              reduce using rule 49 (instruction_r -> instruction_srav .)
    XOR             reduce using rule 49 (instruction_r -> instruction_srav .)
    NOR             reduce using rule 49 (instruction_r -> instruction_srav .)
    SLT             reduce using rule 49 (instruction_r -> instruction_srav .)
    SLTU            reduce using rule 49 (instruction_r -> instruction_srav .)
    SLL             reduce using rule 49 (instruction_r -> instruction_srav .)
    SRL             reduce using rule 49 (instruction_r -> instruction_srav .)
    SRA             reduce using rule 49 (instruction_r -> instruction_srav .)
    SLLV            reduce using rule 49 (instruction_r -> instruction_srav .)
    SRLV            reduce using rule 49 (instruction_r -> instruction_srav .)
    SRAV            reduce using rule 49 (instruction_r -> instruction_srav .)
    JR              reduce using rule 49 (instruction_r -> instruction_srav .)
    JALR            reduce using rule 49 (instruction_r -> instruction_srav .)
    BREAK           reduce using rule 49 (instruction_r -> instruction_srav .)
    SYSCALL         reduce using rule 49 (instruction_r -> instruction_srav .)
    ERET            reduce using rule 49 (instruction_r -> instruction_srav .)
    ADDI            reduce using rule 49 (instruction_r -> instruction_srav .)
    ADDIU           reduce using rule 49 (instruction_r -> instruction_srav .)
    ANDI            reduce using rule 49 (instruction_r -> instruction_srav .)
    ORI             reduce using rule 49 (instruction_r -> instruction_srav .)
    XORI            reduce using rule 49 (instruction_r -> instruction_srav .)
    LUI             reduce using rule 49 (instruction_r -> instruction_srav .)
    LB              reduce using rule 49 (instruction_r -> instruction_srav .)
    LBU             reduce using rule 49 (instruction_r -> instruction_srav .)
    LH              reduce using rule 49 (instruction_r -> instruction_srav .)
    LHU             reduce using rule 49 (instruction_r -> instruction_srav .)
    SB              reduce using rule 49 (instruction_r -> instruction_srav .)
    SH              reduce using rule 49 (instruction_r -> instruction_srav .)
    LW              reduce using rule 49 (instruction_r -> instruction_srav .)
    SW              reduce using rule 49 (instruction_r -> instruction_srav .)
    BEQ             reduce using rule 49 (instruction_r -> instruction_srav .)
    BNE             reduce using rule 49 (instruction_r -> instruction_srav .)
    BGEZ            reduce using rule 49 (instruction_r -> instruction_srav .)
    BGTZ            reduce using rule 49 (instruction_r -> instruction_srav .)
    BLEZ            reduce using rule 49 (instruction_r -> instruction_srav .)
    BLTZ            reduce using rule 49 (instruction_r -> instruction_srav .)
    BGEZAL          reduce using rule 49 (instruction_r -> instruction_srav .)
    BLTZAL          reduce using rule 49 (instruction_r -> instruction_srav .)
    SLTI            reduce using rule 49 (instruction_r -> instruction_srav .)
    SLTIU           reduce using rule 49 (instruction_r -> instruction_srav .)
    J               reduce using rule 49 (instruction_r -> instruction_srav .)
    JAL             reduce using rule 49 (instruction_r -> instruction_srav .)
    .               reduce using rule 49 (instruction_r -> instruction_srav .)
    $end            reduce using rule 49 (instruction_r -> instruction_srav .)


state 124

    (36) instruction_r -> instruction_mtlo .

    VARIABLE        reduce using rule 36 (instruction_r -> instruction_mtlo .)
    ADD             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    ADDU            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SUB             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SUBU            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    AND             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    MULT            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    MULTU           reduce using rule 36 (instruction_r -> instruction_mtlo .)
    DIV             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    DIVU            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    MFHI            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    MFLO            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    MTHI            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    MTLO            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    MFC0            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    MTC0            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    OR              reduce using rule 36 (instruction_r -> instruction_mtlo .)
    XOR             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    NOR             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SLT             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SLTU            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SLL             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SRL             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SRA             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SLLV            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SRLV            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SRAV            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    JR              reduce using rule 36 (instruction_r -> instruction_mtlo .)
    JALR            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    BREAK           reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SYSCALL         reduce using rule 36 (instruction_r -> instruction_mtlo .)
    ERET            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    ADDI            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    ADDIU           reduce using rule 36 (instruction_r -> instruction_mtlo .)
    ANDI            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    ORI             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    XORI            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    LUI             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    LB              reduce using rule 36 (instruction_r -> instruction_mtlo .)
    LBU             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    LH              reduce using rule 36 (instruction_r -> instruction_mtlo .)
    LHU             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SB              reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SH              reduce using rule 36 (instruction_r -> instruction_mtlo .)
    LW              reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SW              reduce using rule 36 (instruction_r -> instruction_mtlo .)
    BEQ             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    BNE             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    BGEZ            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    BGTZ            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    BLEZ            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    BLTZ            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    BGEZAL          reduce using rule 36 (instruction_r -> instruction_mtlo .)
    BLTZAL          reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SLTI            reduce using rule 36 (instruction_r -> instruction_mtlo .)
    SLTIU           reduce using rule 36 (instruction_r -> instruction_mtlo .)
    J               reduce using rule 36 (instruction_r -> instruction_mtlo .)
    JAL             reduce using rule 36 (instruction_r -> instruction_mtlo .)
    .               reduce using rule 36 (instruction_r -> instruction_mtlo .)
    $end            reduce using rule 36 (instruction_r -> instruction_mtlo .)


state 125

    (86) instruction_i -> instruction_addi .

    VARIABLE        reduce using rule 86 (instruction_i -> instruction_addi .)
    ADD             reduce using rule 86 (instruction_i -> instruction_addi .)
    ADDU            reduce using rule 86 (instruction_i -> instruction_addi .)
    SUB             reduce using rule 86 (instruction_i -> instruction_addi .)
    SUBU            reduce using rule 86 (instruction_i -> instruction_addi .)
    AND             reduce using rule 86 (instruction_i -> instruction_addi .)
    MULT            reduce using rule 86 (instruction_i -> instruction_addi .)
    MULTU           reduce using rule 86 (instruction_i -> instruction_addi .)
    DIV             reduce using rule 86 (instruction_i -> instruction_addi .)
    DIVU            reduce using rule 86 (instruction_i -> instruction_addi .)
    MFHI            reduce using rule 86 (instruction_i -> instruction_addi .)
    MFLO            reduce using rule 86 (instruction_i -> instruction_addi .)
    MTHI            reduce using rule 86 (instruction_i -> instruction_addi .)
    MTLO            reduce using rule 86 (instruction_i -> instruction_addi .)
    MFC0            reduce using rule 86 (instruction_i -> instruction_addi .)
    MTC0            reduce using rule 86 (instruction_i -> instruction_addi .)
    OR              reduce using rule 86 (instruction_i -> instruction_addi .)
    XOR             reduce using rule 86 (instruction_i -> instruction_addi .)
    NOR             reduce using rule 86 (instruction_i -> instruction_addi .)
    SLT             reduce using rule 86 (instruction_i -> instruction_addi .)
    SLTU            reduce using rule 86 (instruction_i -> instruction_addi .)
    SLL             reduce using rule 86 (instruction_i -> instruction_addi .)
    SRL             reduce using rule 86 (instruction_i -> instruction_addi .)
    SRA             reduce using rule 86 (instruction_i -> instruction_addi .)
    SLLV            reduce using rule 86 (instruction_i -> instruction_addi .)
    SRLV            reduce using rule 86 (instruction_i -> instruction_addi .)
    SRAV            reduce using rule 86 (instruction_i -> instruction_addi .)
    JR              reduce using rule 86 (instruction_i -> instruction_addi .)
    JALR            reduce using rule 86 (instruction_i -> instruction_addi .)
    BREAK           reduce using rule 86 (instruction_i -> instruction_addi .)
    SYSCALL         reduce using rule 86 (instruction_i -> instruction_addi .)
    ERET            reduce using rule 86 (instruction_i -> instruction_addi .)
    ADDI            reduce using rule 86 (instruction_i -> instruction_addi .)
    ADDIU           reduce using rule 86 (instruction_i -> instruction_addi .)
    ANDI            reduce using rule 86 (instruction_i -> instruction_addi .)
    ORI             reduce using rule 86 (instruction_i -> instruction_addi .)
    XORI            reduce using rule 86 (instruction_i -> instruction_addi .)
    LUI             reduce using rule 86 (instruction_i -> instruction_addi .)
    LB              reduce using rule 86 (instruction_i -> instruction_addi .)
    LBU             reduce using rule 86 (instruction_i -> instruction_addi .)
    LH              reduce using rule 86 (instruction_i -> instruction_addi .)
    LHU             reduce using rule 86 (instruction_i -> instruction_addi .)
    SB              reduce using rule 86 (instruction_i -> instruction_addi .)
    SH              reduce using rule 86 (instruction_i -> instruction_addi .)
    LW              reduce using rule 86 (instruction_i -> instruction_addi .)
    SW              reduce using rule 86 (instruction_i -> instruction_addi .)
    BEQ             reduce using rule 86 (instruction_i -> instruction_addi .)
    BNE             reduce using rule 86 (instruction_i -> instruction_addi .)
    BGEZ            reduce using rule 86 (instruction_i -> instruction_addi .)
    BGTZ            reduce using rule 86 (instruction_i -> instruction_addi .)
    BLEZ            reduce using rule 86 (instruction_i -> instruction_addi .)
    BLTZ            reduce using rule 86 (instruction_i -> instruction_addi .)
    BGEZAL          reduce using rule 86 (instruction_i -> instruction_addi .)
    BLTZAL          reduce using rule 86 (instruction_i -> instruction_addi .)
    SLTI            reduce using rule 86 (instruction_i -> instruction_addi .)
    SLTIU           reduce using rule 86 (instruction_i -> instruction_addi .)
    J               reduce using rule 86 (instruction_i -> instruction_addi .)
    JAL             reduce using rule 86 (instruction_i -> instruction_addi .)
    .               reduce using rule 86 (instruction_i -> instruction_addi .)
    $end            reduce using rule 86 (instruction_i -> instruction_addi .)


state 126

    (131) instruction_bltzal -> BLTZAL . REG expression

    REG             shift and go to state 189


state 127

    (25) instruction_r -> instruction_addu .

    VARIABLE        reduce using rule 25 (instruction_r -> instruction_addu .)
    ADD             reduce using rule 25 (instruction_r -> instruction_addu .)
    ADDU            reduce using rule 25 (instruction_r -> instruction_addu .)
    SUB             reduce using rule 25 (instruction_r -> instruction_addu .)
    SUBU            reduce using rule 25 (instruction_r -> instruction_addu .)
    AND             reduce using rule 25 (instruction_r -> instruction_addu .)
    MULT            reduce using rule 25 (instruction_r -> instruction_addu .)
    MULTU           reduce using rule 25 (instruction_r -> instruction_addu .)
    DIV             reduce using rule 25 (instruction_r -> instruction_addu .)
    DIVU            reduce using rule 25 (instruction_r -> instruction_addu .)
    MFHI            reduce using rule 25 (instruction_r -> instruction_addu .)
    MFLO            reduce using rule 25 (instruction_r -> instruction_addu .)
    MTHI            reduce using rule 25 (instruction_r -> instruction_addu .)
    MTLO            reduce using rule 25 (instruction_r -> instruction_addu .)
    MFC0            reduce using rule 25 (instruction_r -> instruction_addu .)
    MTC0            reduce using rule 25 (instruction_r -> instruction_addu .)
    OR              reduce using rule 25 (instruction_r -> instruction_addu .)
    XOR             reduce using rule 25 (instruction_r -> instruction_addu .)
    NOR             reduce using rule 25 (instruction_r -> instruction_addu .)
    SLT             reduce using rule 25 (instruction_r -> instruction_addu .)
    SLTU            reduce using rule 25 (instruction_r -> instruction_addu .)
    SLL             reduce using rule 25 (instruction_r -> instruction_addu .)
    SRL             reduce using rule 25 (instruction_r -> instruction_addu .)
    SRA             reduce using rule 25 (instruction_r -> instruction_addu .)
    SLLV            reduce using rule 25 (instruction_r -> instruction_addu .)
    SRLV            reduce using rule 25 (instruction_r -> instruction_addu .)
    SRAV            reduce using rule 25 (instruction_r -> instruction_addu .)
    JR              reduce using rule 25 (instruction_r -> instruction_addu .)
    JALR            reduce using rule 25 (instruction_r -> instruction_addu .)
    BREAK           reduce using rule 25 (instruction_r -> instruction_addu .)
    SYSCALL         reduce using rule 25 (instruction_r -> instruction_addu .)
    ERET            reduce using rule 25 (instruction_r -> instruction_addu .)
    ADDI            reduce using rule 25 (instruction_r -> instruction_addu .)
    ADDIU           reduce using rule 25 (instruction_r -> instruction_addu .)
    ANDI            reduce using rule 25 (instruction_r -> instruction_addu .)
    ORI             reduce using rule 25 (instruction_r -> instruction_addu .)
    XORI            reduce using rule 25 (instruction_r -> instruction_addu .)
    LUI             reduce using rule 25 (instruction_r -> instruction_addu .)
    LB              reduce using rule 25 (instruction_r -> instruction_addu .)
    LBU             reduce using rule 25 (instruction_r -> instruction_addu .)
    LH              reduce using rule 25 (instruction_r -> instruction_addu .)
    LHU             reduce using rule 25 (instruction_r -> instruction_addu .)
    SB              reduce using rule 25 (instruction_r -> instruction_addu .)
    SH              reduce using rule 25 (instruction_r -> instruction_addu .)
    LW              reduce using rule 25 (instruction_r -> instruction_addu .)
    SW              reduce using rule 25 (instruction_r -> instruction_addu .)
    BEQ             reduce using rule 25 (instruction_r -> instruction_addu .)
    BNE             reduce using rule 25 (instruction_r -> instruction_addu .)
    BGEZ            reduce using rule 25 (instruction_r -> instruction_addu .)
    BGTZ            reduce using rule 25 (instruction_r -> instruction_addu .)
    BLEZ            reduce using rule 25 (instruction_r -> instruction_addu .)
    BLTZ            reduce using rule 25 (instruction_r -> instruction_addu .)
    BGEZAL          reduce using rule 25 (instruction_r -> instruction_addu .)
    BLTZAL          reduce using rule 25 (instruction_r -> instruction_addu .)
    SLTI            reduce using rule 25 (instruction_r -> instruction_addu .)
    SLTIU           reduce using rule 25 (instruction_r -> instruction_addu .)
    J               reduce using rule 25 (instruction_r -> instruction_addu .)
    JAL             reduce using rule 25 (instruction_r -> instruction_addu .)
    .               reduce using rule 25 (instruction_r -> instruction_addu .)
    $end            reduce using rule 25 (instruction_r -> instruction_addu .)


state 128

    (66) instruction_mthi -> MTHI . REG

    REG             shift and go to state 190


state 129

    (1) start -> data_statement texts .
    (11) texts -> texts . text_statement
    (14) text_statement -> . decl_text instructions
    (12) decl_text -> . . TEXT
    (13) decl_text -> . . TEXT NUMBER

    $end            reduce using rule 1 (start -> data_statement texts .)
    .               shift and go to state 7

    decl_text                      shift and go to state 3
    text_statement                 shift and go to state 8

state 130

    (12) decl_text -> . TEXT .
    (13) decl_text -> . TEXT . NUMBER

    VARIABLE        reduce using rule 12 (decl_text -> . TEXT .)
    ADD             reduce using rule 12 (decl_text -> . TEXT .)
    ADDU            reduce using rule 12 (decl_text -> . TEXT .)
    SUB             reduce using rule 12 (decl_text -> . TEXT .)
    SUBU            reduce using rule 12 (decl_text -> . TEXT .)
    AND             reduce using rule 12 (decl_text -> . TEXT .)
    MULT            reduce using rule 12 (decl_text -> . TEXT .)
    MULTU           reduce using rule 12 (decl_text -> . TEXT .)
    DIV             reduce using rule 12 (decl_text -> . TEXT .)
    DIVU            reduce using rule 12 (decl_text -> . TEXT .)
    MFHI            reduce using rule 12 (decl_text -> . TEXT .)
    MFLO            reduce using rule 12 (decl_text -> . TEXT .)
    MTHI            reduce using rule 12 (decl_text -> . TEXT .)
    MTLO            reduce using rule 12 (decl_text -> . TEXT .)
    MFC0            reduce using rule 12 (decl_text -> . TEXT .)
    MTC0            reduce using rule 12 (decl_text -> . TEXT .)
    OR              reduce using rule 12 (decl_text -> . TEXT .)
    XOR             reduce using rule 12 (decl_text -> . TEXT .)
    NOR             reduce using rule 12 (decl_text -> . TEXT .)
    SLT             reduce using rule 12 (decl_text -> . TEXT .)
    SLTU            reduce using rule 12 (decl_text -> . TEXT .)
    SLL             reduce using rule 12 (decl_text -> . TEXT .)
    SRL             reduce using rule 12 (decl_text -> . TEXT .)
    SRA             reduce using rule 12 (decl_text -> . TEXT .)
    SLLV            reduce using rule 12 (decl_text -> . TEXT .)
    SRLV            reduce using rule 12 (decl_text -> . TEXT .)
    SRAV            reduce using rule 12 (decl_text -> . TEXT .)
    JR              reduce using rule 12 (decl_text -> . TEXT .)
    JALR            reduce using rule 12 (decl_text -> . TEXT .)
    BREAK           reduce using rule 12 (decl_text -> . TEXT .)
    SYSCALL         reduce using rule 12 (decl_text -> . TEXT .)
    ERET            reduce using rule 12 (decl_text -> . TEXT .)
    ADDI            reduce using rule 12 (decl_text -> . TEXT .)
    ADDIU           reduce using rule 12 (decl_text -> . TEXT .)
    ANDI            reduce using rule 12 (decl_text -> . TEXT .)
    ORI             reduce using rule 12 (decl_text -> . TEXT .)
    XORI            reduce using rule 12 (decl_text -> . TEXT .)
    LUI             reduce using rule 12 (decl_text -> . TEXT .)
    LB              reduce using rule 12 (decl_text -> . TEXT .)
    LBU             reduce using rule 12 (decl_text -> . TEXT .)
    LH              reduce using rule 12 (decl_text -> . TEXT .)
    LHU             reduce using rule 12 (decl_text -> . TEXT .)
    SB              reduce using rule 12 (decl_text -> . TEXT .)
    SH              reduce using rule 12 (decl_text -> . TEXT .)
    LW              reduce using rule 12 (decl_text -> . TEXT .)
    SW              reduce using rule 12 (decl_text -> . TEXT .)
    BEQ             reduce using rule 12 (decl_text -> . TEXT .)
    BNE             reduce using rule 12 (decl_text -> . TEXT .)
    BGEZ            reduce using rule 12 (decl_text -> . TEXT .)
    BGTZ            reduce using rule 12 (decl_text -> . TEXT .)
    BLEZ            reduce using rule 12 (decl_text -> . TEXT .)
    BLTZ            reduce using rule 12 (decl_text -> . TEXT .)
    BGEZAL          reduce using rule 12 (decl_text -> . TEXT .)
    BLTZAL          reduce using rule 12 (decl_text -> . TEXT .)
    SLTI            reduce using rule 12 (decl_text -> . TEXT .)
    SLTIU           reduce using rule 12 (decl_text -> . TEXT .)
    J               reduce using rule 12 (decl_text -> . TEXT .)
    JAL             reduce using rule 12 (decl_text -> . TEXT .)
    NUMBER          shift and go to state 191


state 131

    (3) data_statement -> . DATA . define_datas
    (4) data_statement -> . DATA . NUMBER define_datas
    (5) define_datas -> . define_data
    (6) define_datas -> . define_datas define_data
    (7) define_data -> . VARIABLE : . WORDTYPE data

    NUMBER          shift and go to state 193
    VARIABLE        shift and go to state 194

    define_datas                   shift and go to state 195
    define_data                    shift and go to state 192

state 132

    (81) instruction_jr -> JR REG .

    VARIABLE        reduce using rule 81 (instruction_jr -> JR REG .)
    ADD             reduce using rule 81 (instruction_jr -> JR REG .)
    ADDU            reduce using rule 81 (instruction_jr -> JR REG .)
    SUB             reduce using rule 81 (instruction_jr -> JR REG .)
    SUBU            reduce using rule 81 (instruction_jr -> JR REG .)
    AND             reduce using rule 81 (instruction_jr -> JR REG .)
    MULT            reduce using rule 81 (instruction_jr -> JR REG .)
    MULTU           reduce using rule 81 (instruction_jr -> JR REG .)
    DIV             reduce using rule 81 (instruction_jr -> JR REG .)
    DIVU            reduce using rule 81 (instruction_jr -> JR REG .)
    MFHI            reduce using rule 81 (instruction_jr -> JR REG .)
    MFLO            reduce using rule 81 (instruction_jr -> JR REG .)
    MTHI            reduce using rule 81 (instruction_jr -> JR REG .)
    MTLO            reduce using rule 81 (instruction_jr -> JR REG .)
    MFC0            reduce using rule 81 (instruction_jr -> JR REG .)
    MTC0            reduce using rule 81 (instruction_jr -> JR REG .)
    OR              reduce using rule 81 (instruction_jr -> JR REG .)
    XOR             reduce using rule 81 (instruction_jr -> JR REG .)
    NOR             reduce using rule 81 (instruction_jr -> JR REG .)
    SLT             reduce using rule 81 (instruction_jr -> JR REG .)
    SLTU            reduce using rule 81 (instruction_jr -> JR REG .)
    SLL             reduce using rule 81 (instruction_jr -> JR REG .)
    SRL             reduce using rule 81 (instruction_jr -> JR REG .)
    SRA             reduce using rule 81 (instruction_jr -> JR REG .)
    SLLV            reduce using rule 81 (instruction_jr -> JR REG .)
    SRLV            reduce using rule 81 (instruction_jr -> JR REG .)
    SRAV            reduce using rule 81 (instruction_jr -> JR REG .)
    JR              reduce using rule 81 (instruction_jr -> JR REG .)
    JALR            reduce using rule 81 (instruction_jr -> JR REG .)
    BREAK           reduce using rule 81 (instruction_jr -> JR REG .)
    SYSCALL         reduce using rule 81 (instruction_jr -> JR REG .)
    ERET            reduce using rule 81 (instruction_jr -> JR REG .)
    ADDI            reduce using rule 81 (instruction_jr -> JR REG .)
    ADDIU           reduce using rule 81 (instruction_jr -> JR REG .)
    ANDI            reduce using rule 81 (instruction_jr -> JR REG .)
    ORI             reduce using rule 81 (instruction_jr -> JR REG .)
    XORI            reduce using rule 81 (instruction_jr -> JR REG .)
    LUI             reduce using rule 81 (instruction_jr -> JR REG .)
    LB              reduce using rule 81 (instruction_jr -> JR REG .)
    LBU             reduce using rule 81 (instruction_jr -> JR REG .)
    LH              reduce using rule 81 (instruction_jr -> JR REG .)
    LHU             reduce using rule 81 (instruction_jr -> JR REG .)
    SB              reduce using rule 81 (instruction_jr -> JR REG .)
    SH              reduce using rule 81 (instruction_jr -> JR REG .)
    LW              reduce using rule 81 (instruction_jr -> JR REG .)
    SW              reduce using rule 81 (instruction_jr -> JR REG .)
    BEQ             reduce using rule 81 (instruction_jr -> JR REG .)
    BNE             reduce using rule 81 (instruction_jr -> JR REG .)
    BGEZ            reduce using rule 81 (instruction_jr -> JR REG .)
    BGTZ            reduce using rule 81 (instruction_jr -> JR REG .)
    BLEZ            reduce using rule 81 (instruction_jr -> JR REG .)
    BLTZ            reduce using rule 81 (instruction_jr -> JR REG .)
    BGEZAL          reduce using rule 81 (instruction_jr -> JR REG .)
    BLTZAL          reduce using rule 81 (instruction_jr -> JR REG .)
    SLTI            reduce using rule 81 (instruction_jr -> JR REG .)
    SLTIU           reduce using rule 81 (instruction_jr -> JR REG .)
    J               reduce using rule 81 (instruction_jr -> JR REG .)
    JAL             reduce using rule 81 (instruction_jr -> JR REG .)
    .               reduce using rule 81 (instruction_jr -> JR REG .)
    $end            reduce using rule 81 (instruction_jr -> JR REG .)


state 133

    (63) instruction_divu -> DIVU REG . REG

    REG             shift and go to state 196


state 134

    (117) instruction_lbu -> LBU REG . expression ( REG )
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 197

state 135

    (69) instruction_mtc0 -> MTC0 REG . REG expression

    REG             shift and go to state 198


state 136

    (16) instructions -> instructions instruction .

    VARIABLE        reduce using rule 16 (instructions -> instructions instruction .)
    ADD             reduce using rule 16 (instructions -> instructions instruction .)
    ADDU            reduce using rule 16 (instructions -> instructions instruction .)
    SUB             reduce using rule 16 (instructions -> instructions instruction .)
    SUBU            reduce using rule 16 (instructions -> instructions instruction .)
    AND             reduce using rule 16 (instructions -> instructions instruction .)
    MULT            reduce using rule 16 (instructions -> instructions instruction .)
    MULTU           reduce using rule 16 (instructions -> instructions instruction .)
    DIV             reduce using rule 16 (instructions -> instructions instruction .)
    DIVU            reduce using rule 16 (instructions -> instructions instruction .)
    MFHI            reduce using rule 16 (instructions -> instructions instruction .)
    MFLO            reduce using rule 16 (instructions -> instructions instruction .)
    MTHI            reduce using rule 16 (instructions -> instructions instruction .)
    MTLO            reduce using rule 16 (instructions -> instructions instruction .)
    MFC0            reduce using rule 16 (instructions -> instructions instruction .)
    MTC0            reduce using rule 16 (instructions -> instructions instruction .)
    OR              reduce using rule 16 (instructions -> instructions instruction .)
    XOR             reduce using rule 16 (instructions -> instructions instruction .)
    NOR             reduce using rule 16 (instructions -> instructions instruction .)
    SLT             reduce using rule 16 (instructions -> instructions instruction .)
    SLTU            reduce using rule 16 (instructions -> instructions instruction .)
    SLL             reduce using rule 16 (instructions -> instructions instruction .)
    SRL             reduce using rule 16 (instructions -> instructions instruction .)
    SRA             reduce using rule 16 (instructions -> instructions instruction .)
    SLLV            reduce using rule 16 (instructions -> instructions instruction .)
    SRLV            reduce using rule 16 (instructions -> instructions instruction .)
    SRAV            reduce using rule 16 (instructions -> instructions instruction .)
    JR              reduce using rule 16 (instructions -> instructions instruction .)
    JALR            reduce using rule 16 (instructions -> instructions instruction .)
    BREAK           reduce using rule 16 (instructions -> instructions instruction .)
    SYSCALL         reduce using rule 16 (instructions -> instructions instruction .)
    ERET            reduce using rule 16 (instructions -> instructions instruction .)
    ADDI            reduce using rule 16 (instructions -> instructions instruction .)
    ADDIU           reduce using rule 16 (instructions -> instructions instruction .)
    ANDI            reduce using rule 16 (instructions -> instructions instruction .)
    ORI             reduce using rule 16 (instructions -> instructions instruction .)
    XORI            reduce using rule 16 (instructions -> instructions instruction .)
    LUI             reduce using rule 16 (instructions -> instructions instruction .)
    LB              reduce using rule 16 (instructions -> instructions instruction .)
    LBU             reduce using rule 16 (instructions -> instructions instruction .)
    LH              reduce using rule 16 (instructions -> instructions instruction .)
    LHU             reduce using rule 16 (instructions -> instructions instruction .)
    SB              reduce using rule 16 (instructions -> instructions instruction .)
    SH              reduce using rule 16 (instructions -> instructions instruction .)
    LW              reduce using rule 16 (instructions -> instructions instruction .)
    SW              reduce using rule 16 (instructions -> instructions instruction .)
    BEQ             reduce using rule 16 (instructions -> instructions instruction .)
    BNE             reduce using rule 16 (instructions -> instructions instruction .)
    BGEZ            reduce using rule 16 (instructions -> instructions instruction .)
    BGTZ            reduce using rule 16 (instructions -> instructions instruction .)
    BLEZ            reduce using rule 16 (instructions -> instructions instruction .)
    BLTZ            reduce using rule 16 (instructions -> instructions instruction .)
    BGEZAL          reduce using rule 16 (instructions -> instructions instruction .)
    BLTZAL          reduce using rule 16 (instructions -> instructions instruction .)
    SLTI            reduce using rule 16 (instructions -> instructions instruction .)
    SLTIU           reduce using rule 16 (instructions -> instructions instruction .)
    J               reduce using rule 16 (instructions -> instructions instruction .)
    JAL             reduce using rule 16 (instructions -> instructions instruction .)
    .               reduce using rule 16 (instructions -> instructions instruction .)
    $end            reduce using rule 16 (instructions -> instructions instruction .)


state 137

    (119) instruction_lhu -> LHU REG . expression ( REG )
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 199

state 138

    (127) instruction_bgtz -> BGTZ REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 200

state 139

    (125) instruction_bne -> BNE REG . REG expression

    REG             shift and go to state 201


state 140

    (56) instruction_addu -> ADDU REG . REG REG

    REG             shift and go to state 202


state 141

    (78) instruction_sllv -> SLLV REG . REG REG

    REG             shift and go to state 203


state 142

    (132) instruction_slti -> SLTI REG . REG expression

    REG             shift and go to state 204


state 143

    (74) instruction_sltu -> SLTU REG . REG REG

    REG             shift and go to state 205


state 144

    (70) instruction_or -> OR REG . REG REG

    REG             shift and go to state 206


state 145

    (110) instruction_addi -> ADDI REG . REG expression

    REG             shift and go to state 207


state 146

    (129) instruction_bltz -> BLTZ REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 208

state 147

    (64) instruction_mfhi -> MFHI REG .

    VARIABLE        reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    ADD             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    ADDU            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SUB             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SUBU            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    AND             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    MULT            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    MULTU           reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    DIV             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    DIVU            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    MFHI            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    MFLO            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    MTHI            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    MTLO            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    MFC0            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    MTC0            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    OR              reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    XOR             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    NOR             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SLT             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SLTU            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SLL             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SRL             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SRA             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SLLV            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SRLV            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SRAV            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    JR              reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    JALR            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    BREAK           reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SYSCALL         reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    ERET            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    ADDI            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    ADDIU           reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    ANDI            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    ORI             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    XORI            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    LUI             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    LB              reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    LBU             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    LH              reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    LHU             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SB              reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SH              reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    LW              reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SW              reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    BEQ             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    BNE             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    BGEZ            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    BGTZ            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    BLEZ            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    BLTZ            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    BGEZAL          reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    BLTZAL          reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SLTI            reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    SLTIU           reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    J               reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    JAL             reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    .               reduce using rule 64 (instruction_mfhi -> MFHI REG .)
    $end            reduce using rule 64 (instruction_mfhi -> MFHI REG .)


state 148

    (124) instruction_beq -> BEQ REG . REG expression

    REG             shift and go to state 209


state 149

    (23) expression -> VARIABLE .

    VARIABLE        reduce using rule 23 (expression -> VARIABLE .)
    ADD             reduce using rule 23 (expression -> VARIABLE .)
    ADDU            reduce using rule 23 (expression -> VARIABLE .)
    SUB             reduce using rule 23 (expression -> VARIABLE .)
    SUBU            reduce using rule 23 (expression -> VARIABLE .)
    AND             reduce using rule 23 (expression -> VARIABLE .)
    MULT            reduce using rule 23 (expression -> VARIABLE .)
    MULTU           reduce using rule 23 (expression -> VARIABLE .)
    DIV             reduce using rule 23 (expression -> VARIABLE .)
    DIVU            reduce using rule 23 (expression -> VARIABLE .)
    MFHI            reduce using rule 23 (expression -> VARIABLE .)
    MFLO            reduce using rule 23 (expression -> VARIABLE .)
    MTHI            reduce using rule 23 (expression -> VARIABLE .)
    MTLO            reduce using rule 23 (expression -> VARIABLE .)
    MFC0            reduce using rule 23 (expression -> VARIABLE .)
    MTC0            reduce using rule 23 (expression -> VARIABLE .)
    OR              reduce using rule 23 (expression -> VARIABLE .)
    XOR             reduce using rule 23 (expression -> VARIABLE .)
    NOR             reduce using rule 23 (expression -> VARIABLE .)
    SLT             reduce using rule 23 (expression -> VARIABLE .)
    SLTU            reduce using rule 23 (expression -> VARIABLE .)
    SLL             reduce using rule 23 (expression -> VARIABLE .)
    SRL             reduce using rule 23 (expression -> VARIABLE .)
    SRA             reduce using rule 23 (expression -> VARIABLE .)
    SLLV            reduce using rule 23 (expression -> VARIABLE .)
    SRLV            reduce using rule 23 (expression -> VARIABLE .)
    SRAV            reduce using rule 23 (expression -> VARIABLE .)
    JR              reduce using rule 23 (expression -> VARIABLE .)
    JALR            reduce using rule 23 (expression -> VARIABLE .)
    BREAK           reduce using rule 23 (expression -> VARIABLE .)
    SYSCALL         reduce using rule 23 (expression -> VARIABLE .)
    ERET            reduce using rule 23 (expression -> VARIABLE .)
    ADDI            reduce using rule 23 (expression -> VARIABLE .)
    ADDIU           reduce using rule 23 (expression -> VARIABLE .)
    ANDI            reduce using rule 23 (expression -> VARIABLE .)
    ORI             reduce using rule 23 (expression -> VARIABLE .)
    XORI            reduce using rule 23 (expression -> VARIABLE .)
    LUI             reduce using rule 23 (expression -> VARIABLE .)
    LB              reduce using rule 23 (expression -> VARIABLE .)
    LBU             reduce using rule 23 (expression -> VARIABLE .)
    LH              reduce using rule 23 (expression -> VARIABLE .)
    LHU             reduce using rule 23 (expression -> VARIABLE .)
    SB              reduce using rule 23 (expression -> VARIABLE .)
    SH              reduce using rule 23 (expression -> VARIABLE .)
    LW              reduce using rule 23 (expression -> VARIABLE .)
    SW              reduce using rule 23 (expression -> VARIABLE .)
    BEQ             reduce using rule 23 (expression -> VARIABLE .)
    BNE             reduce using rule 23 (expression -> VARIABLE .)
    BGEZ            reduce using rule 23 (expression -> VARIABLE .)
    BGTZ            reduce using rule 23 (expression -> VARIABLE .)
    BLEZ            reduce using rule 23 (expression -> VARIABLE .)
    BLTZ            reduce using rule 23 (expression -> VARIABLE .)
    BGEZAL          reduce using rule 23 (expression -> VARIABLE .)
    BLTZAL          reduce using rule 23 (expression -> VARIABLE .)
    SLTI            reduce using rule 23 (expression -> VARIABLE .)
    SLTIU           reduce using rule 23 (expression -> VARIABLE .)
    J               reduce using rule 23 (expression -> VARIABLE .)
    JAL             reduce using rule 23 (expression -> VARIABLE .)
    .               reduce using rule 23 (expression -> VARIABLE .)
    $end            reduce using rule 23 (expression -> VARIABLE .)
    (               reduce using rule 23 (expression -> VARIABLE .)


state 150

    (22) expression -> - . NUMBER

    NUMBER          shift and go to state 210


state 151

    (137) instruction_jal -> JAL expression .

    VARIABLE        reduce using rule 137 (instruction_jal -> JAL expression .)
    ADD             reduce using rule 137 (instruction_jal -> JAL expression .)
    ADDU            reduce using rule 137 (instruction_jal -> JAL expression .)
    SUB             reduce using rule 137 (instruction_jal -> JAL expression .)
    SUBU            reduce using rule 137 (instruction_jal -> JAL expression .)
    AND             reduce using rule 137 (instruction_jal -> JAL expression .)
    MULT            reduce using rule 137 (instruction_jal -> JAL expression .)
    MULTU           reduce using rule 137 (instruction_jal -> JAL expression .)
    DIV             reduce using rule 137 (instruction_jal -> JAL expression .)
    DIVU            reduce using rule 137 (instruction_jal -> JAL expression .)
    MFHI            reduce using rule 137 (instruction_jal -> JAL expression .)
    MFLO            reduce using rule 137 (instruction_jal -> JAL expression .)
    MTHI            reduce using rule 137 (instruction_jal -> JAL expression .)
    MTLO            reduce using rule 137 (instruction_jal -> JAL expression .)
    MFC0            reduce using rule 137 (instruction_jal -> JAL expression .)
    MTC0            reduce using rule 137 (instruction_jal -> JAL expression .)
    OR              reduce using rule 137 (instruction_jal -> JAL expression .)
    XOR             reduce using rule 137 (instruction_jal -> JAL expression .)
    NOR             reduce using rule 137 (instruction_jal -> JAL expression .)
    SLT             reduce using rule 137 (instruction_jal -> JAL expression .)
    SLTU            reduce using rule 137 (instruction_jal -> JAL expression .)
    SLL             reduce using rule 137 (instruction_jal -> JAL expression .)
    SRL             reduce using rule 137 (instruction_jal -> JAL expression .)
    SRA             reduce using rule 137 (instruction_jal -> JAL expression .)
    SLLV            reduce using rule 137 (instruction_jal -> JAL expression .)
    SRLV            reduce using rule 137 (instruction_jal -> JAL expression .)
    SRAV            reduce using rule 137 (instruction_jal -> JAL expression .)
    JR              reduce using rule 137 (instruction_jal -> JAL expression .)
    JALR            reduce using rule 137 (instruction_jal -> JAL expression .)
    BREAK           reduce using rule 137 (instruction_jal -> JAL expression .)
    SYSCALL         reduce using rule 137 (instruction_jal -> JAL expression .)
    ERET            reduce using rule 137 (instruction_jal -> JAL expression .)
    ADDI            reduce using rule 137 (instruction_jal -> JAL expression .)
    ADDIU           reduce using rule 137 (instruction_jal -> JAL expression .)
    ANDI            reduce using rule 137 (instruction_jal -> JAL expression .)
    ORI             reduce using rule 137 (instruction_jal -> JAL expression .)
    XORI            reduce using rule 137 (instruction_jal -> JAL expression .)
    LUI             reduce using rule 137 (instruction_jal -> JAL expression .)
    LB              reduce using rule 137 (instruction_jal -> JAL expression .)
    LBU             reduce using rule 137 (instruction_jal -> JAL expression .)
    LH              reduce using rule 137 (instruction_jal -> JAL expression .)
    LHU             reduce using rule 137 (instruction_jal -> JAL expression .)
    SB              reduce using rule 137 (instruction_jal -> JAL expression .)
    SH              reduce using rule 137 (instruction_jal -> JAL expression .)
    LW              reduce using rule 137 (instruction_jal -> JAL expression .)
    SW              reduce using rule 137 (instruction_jal -> JAL expression .)
    BEQ             reduce using rule 137 (instruction_jal -> JAL expression .)
    BNE             reduce using rule 137 (instruction_jal -> JAL expression .)
    BGEZ            reduce using rule 137 (instruction_jal -> JAL expression .)
    BGTZ            reduce using rule 137 (instruction_jal -> JAL expression .)
    BLEZ            reduce using rule 137 (instruction_jal -> JAL expression .)
    BLTZ            reduce using rule 137 (instruction_jal -> JAL expression .)
    BGEZAL          reduce using rule 137 (instruction_jal -> JAL expression .)
    BLTZAL          reduce using rule 137 (instruction_jal -> JAL expression .)
    SLTI            reduce using rule 137 (instruction_jal -> JAL expression .)
    SLTIU           reduce using rule 137 (instruction_jal -> JAL expression .)
    J               reduce using rule 137 (instruction_jal -> JAL expression .)
    JAL             reduce using rule 137 (instruction_jal -> JAL expression .)
    .               reduce using rule 137 (instruction_jal -> JAL expression .)
    $end            reduce using rule 137 (instruction_jal -> JAL expression .)


state 152

    (21) expression -> NUMBER .

    VARIABLE        reduce using rule 21 (expression -> NUMBER .)
    ADD             reduce using rule 21 (expression -> NUMBER .)
    ADDU            reduce using rule 21 (expression -> NUMBER .)
    SUB             reduce using rule 21 (expression -> NUMBER .)
    SUBU            reduce using rule 21 (expression -> NUMBER .)
    AND             reduce using rule 21 (expression -> NUMBER .)
    MULT            reduce using rule 21 (expression -> NUMBER .)
    MULTU           reduce using rule 21 (expression -> NUMBER .)
    DIV             reduce using rule 21 (expression -> NUMBER .)
    DIVU            reduce using rule 21 (expression -> NUMBER .)
    MFHI            reduce using rule 21 (expression -> NUMBER .)
    MFLO            reduce using rule 21 (expression -> NUMBER .)
    MTHI            reduce using rule 21 (expression -> NUMBER .)
    MTLO            reduce using rule 21 (expression -> NUMBER .)
    MFC0            reduce using rule 21 (expression -> NUMBER .)
    MTC0            reduce using rule 21 (expression -> NUMBER .)
    OR              reduce using rule 21 (expression -> NUMBER .)
    XOR             reduce using rule 21 (expression -> NUMBER .)
    NOR             reduce using rule 21 (expression -> NUMBER .)
    SLT             reduce using rule 21 (expression -> NUMBER .)
    SLTU            reduce using rule 21 (expression -> NUMBER .)
    SLL             reduce using rule 21 (expression -> NUMBER .)
    SRL             reduce using rule 21 (expression -> NUMBER .)
    SRA             reduce using rule 21 (expression -> NUMBER .)
    SLLV            reduce using rule 21 (expression -> NUMBER .)
    SRLV            reduce using rule 21 (expression -> NUMBER .)
    SRAV            reduce using rule 21 (expression -> NUMBER .)
    JR              reduce using rule 21 (expression -> NUMBER .)
    JALR            reduce using rule 21 (expression -> NUMBER .)
    BREAK           reduce using rule 21 (expression -> NUMBER .)
    SYSCALL         reduce using rule 21 (expression -> NUMBER .)
    ERET            reduce using rule 21 (expression -> NUMBER .)
    ADDI            reduce using rule 21 (expression -> NUMBER .)
    ADDIU           reduce using rule 21 (expression -> NUMBER .)
    ANDI            reduce using rule 21 (expression -> NUMBER .)
    ORI             reduce using rule 21 (expression -> NUMBER .)
    XORI            reduce using rule 21 (expression -> NUMBER .)
    LUI             reduce using rule 21 (expression -> NUMBER .)
    LB              reduce using rule 21 (expression -> NUMBER .)
    LBU             reduce using rule 21 (expression -> NUMBER .)
    LH              reduce using rule 21 (expression -> NUMBER .)
    LHU             reduce using rule 21 (expression -> NUMBER .)
    SB              reduce using rule 21 (expression -> NUMBER .)
    SH              reduce using rule 21 (expression -> NUMBER .)
    LW              reduce using rule 21 (expression -> NUMBER .)
    SW              reduce using rule 21 (expression -> NUMBER .)
    BEQ             reduce using rule 21 (expression -> NUMBER .)
    BNE             reduce using rule 21 (expression -> NUMBER .)
    BGEZ            reduce using rule 21 (expression -> NUMBER .)
    BGTZ            reduce using rule 21 (expression -> NUMBER .)
    BLEZ            reduce using rule 21 (expression -> NUMBER .)
    BLTZ            reduce using rule 21 (expression -> NUMBER .)
    BGEZAL          reduce using rule 21 (expression -> NUMBER .)
    BLTZAL          reduce using rule 21 (expression -> NUMBER .)
    SLTI            reduce using rule 21 (expression -> NUMBER .)
    SLTIU           reduce using rule 21 (expression -> NUMBER .)
    J               reduce using rule 21 (expression -> NUMBER .)
    JAL             reduce using rule 21 (expression -> NUMBER .)
    .               reduce using rule 21 (expression -> NUMBER .)
    $end            reduce using rule 21 (expression -> NUMBER .)
    (               reduce using rule 21 (expression -> NUMBER .)


state 153

    (128) instruction_blez -> BLEZ REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 211

state 154

    (58) instruction_subu -> SUBU REG . REG REG

    REG             shift and go to state 212


state 155

    (59) instruction_and -> AND REG . REG REG

    REG             shift and go to state 213


state 156

    (67) instruction_mtlo -> MTLO REG .

    VARIABLE        reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    ADD             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    ADDU            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SUB             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SUBU            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    AND             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    MULT            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    MULTU           reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    DIV             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    DIVU            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    MFHI            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    MFLO            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    MTHI            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    MTLO            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    MFC0            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    MTC0            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    OR              reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    XOR             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    NOR             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SLT             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SLTU            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SLL             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SRL             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SRA             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SLLV            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SRLV            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SRAV            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    JR              reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    JALR            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    BREAK           reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SYSCALL         reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    ERET            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    ADDI            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    ADDIU           reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    ANDI            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    ORI             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    XORI            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    LUI             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    LB              reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    LBU             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    LH              reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    LHU             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SB              reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SH              reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    LW              reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SW              reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    BEQ             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    BNE             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    BGEZ            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    BGTZ            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    BLEZ            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    BLTZ            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    BGEZAL          reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    BLTZAL          reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SLTI            reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    SLTIU           reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    J               reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    JAL             reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    .               reduce using rule 67 (instruction_mtlo -> MTLO REG .)
    $end            reduce using rule 67 (instruction_mtlo -> MTLO REG .)


state 157

    (72) instruction_nor -> NOR REG . REG REG

    REG             shift and go to state 214


state 158

    (57) instruction_sub -> SUB REG . REG REG

    REG             shift and go to state 215


state 159

    (115) instruction_lui -> LUI REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 216

state 160

    (61) instruction_multu -> MULTU REG . REG

    REG             shift and go to state 217


state 161

    (112) instruction_andi -> ANDI REG . REG expression

    REG             shift and go to state 218


state 162

    (77) instruction_sra -> SRA REG . REG expression

    REG             shift and go to state 219


state 163

    (136) instruction_jj -> J expression .

    VARIABLE        reduce using rule 136 (instruction_jj -> J expression .)
    ADD             reduce using rule 136 (instruction_jj -> J expression .)
    ADDU            reduce using rule 136 (instruction_jj -> J expression .)
    SUB             reduce using rule 136 (instruction_jj -> J expression .)
    SUBU            reduce using rule 136 (instruction_jj -> J expression .)
    AND             reduce using rule 136 (instruction_jj -> J expression .)
    MULT            reduce using rule 136 (instruction_jj -> J expression .)
    MULTU           reduce using rule 136 (instruction_jj -> J expression .)
    DIV             reduce using rule 136 (instruction_jj -> J expression .)
    DIVU            reduce using rule 136 (instruction_jj -> J expression .)
    MFHI            reduce using rule 136 (instruction_jj -> J expression .)
    MFLO            reduce using rule 136 (instruction_jj -> J expression .)
    MTHI            reduce using rule 136 (instruction_jj -> J expression .)
    MTLO            reduce using rule 136 (instruction_jj -> J expression .)
    MFC0            reduce using rule 136 (instruction_jj -> J expression .)
    MTC0            reduce using rule 136 (instruction_jj -> J expression .)
    OR              reduce using rule 136 (instruction_jj -> J expression .)
    XOR             reduce using rule 136 (instruction_jj -> J expression .)
    NOR             reduce using rule 136 (instruction_jj -> J expression .)
    SLT             reduce using rule 136 (instruction_jj -> J expression .)
    SLTU            reduce using rule 136 (instruction_jj -> J expression .)
    SLL             reduce using rule 136 (instruction_jj -> J expression .)
    SRL             reduce using rule 136 (instruction_jj -> J expression .)
    SRA             reduce using rule 136 (instruction_jj -> J expression .)
    SLLV            reduce using rule 136 (instruction_jj -> J expression .)
    SRLV            reduce using rule 136 (instruction_jj -> J expression .)
    SRAV            reduce using rule 136 (instruction_jj -> J expression .)
    JR              reduce using rule 136 (instruction_jj -> J expression .)
    JALR            reduce using rule 136 (instruction_jj -> J expression .)
    BREAK           reduce using rule 136 (instruction_jj -> J expression .)
    SYSCALL         reduce using rule 136 (instruction_jj -> J expression .)
    ERET            reduce using rule 136 (instruction_jj -> J expression .)
    ADDI            reduce using rule 136 (instruction_jj -> J expression .)
    ADDIU           reduce using rule 136 (instruction_jj -> J expression .)
    ANDI            reduce using rule 136 (instruction_jj -> J expression .)
    ORI             reduce using rule 136 (instruction_jj -> J expression .)
    XORI            reduce using rule 136 (instruction_jj -> J expression .)
    LUI             reduce using rule 136 (instruction_jj -> J expression .)
    LB              reduce using rule 136 (instruction_jj -> J expression .)
    LBU             reduce using rule 136 (instruction_jj -> J expression .)
    LH              reduce using rule 136 (instruction_jj -> J expression .)
    LHU             reduce using rule 136 (instruction_jj -> J expression .)
    SB              reduce using rule 136 (instruction_jj -> J expression .)
    SH              reduce using rule 136 (instruction_jj -> J expression .)
    LW              reduce using rule 136 (instruction_jj -> J expression .)
    SW              reduce using rule 136 (instruction_jj -> J expression .)
    BEQ             reduce using rule 136 (instruction_jj -> J expression .)
    BNE             reduce using rule 136 (instruction_jj -> J expression .)
    BGEZ            reduce using rule 136 (instruction_jj -> J expression .)
    BGTZ            reduce using rule 136 (instruction_jj -> J expression .)
    BLEZ            reduce using rule 136 (instruction_jj -> J expression .)
    BLTZ            reduce using rule 136 (instruction_jj -> J expression .)
    BGEZAL          reduce using rule 136 (instruction_jj -> J expression .)
    BLTZAL          reduce using rule 136 (instruction_jj -> J expression .)
    SLTI            reduce using rule 136 (instruction_jj -> J expression .)
    SLTIU           reduce using rule 136 (instruction_jj -> J expression .)
    J               reduce using rule 136 (instruction_jj -> J expression .)
    JAL             reduce using rule 136 (instruction_jj -> J expression .)
    .               reduce using rule 136 (instruction_jj -> J expression .)
    $end            reduce using rule 136 (instruction_jj -> J expression .)


state 164

    (76) instruction_srl -> SRL REG . REG expression

    REG             shift and go to state 220


state 165

    (55) instruction_add -> ADD REG . REG REG

    REG             shift and go to state 221


state 166

    (114) instruction_xori -> XORI REG . REG expression

    REG             shift and go to state 222


state 167

    (82) instruction_jalr -> JALR REG . REG

    REG             shift and go to state 223


state 168

    (133) instruction_sltiu -> SLTIU REG . REG expression

    REG             shift and go to state 224


state 169

    (123) instruction_sw -> SW REG . expression ( REG )
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 225

state 170

    (121) instruction_sh -> SH REG . expression ( REG )
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 226

state 171

    (79) instruction_srlv -> SRLV REG . REG REG

    REG             shift and go to state 227


state 172

    (113) instruction_ori -> ORI REG . REG expression

    REG             shift and go to state 228


state 173

    (120) instruction_sb -> SB REG . expression ( REG )
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 229

state 174

    (65) instruction_mflo -> MFLO REG .

    VARIABLE        reduce using rule 65 (instruction_mflo -> MFLO REG .)
    ADD             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    ADDU            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SUB             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SUBU            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    AND             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    MULT            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    MULTU           reduce using rule 65 (instruction_mflo -> MFLO REG .)
    DIV             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    DIVU            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    MFHI            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    MFLO            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    MTHI            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    MTLO            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    MFC0            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    MTC0            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    OR              reduce using rule 65 (instruction_mflo -> MFLO REG .)
    XOR             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    NOR             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SLT             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SLTU            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SLL             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SRL             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SRA             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SLLV            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SRLV            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SRAV            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    JR              reduce using rule 65 (instruction_mflo -> MFLO REG .)
    JALR            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    BREAK           reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SYSCALL         reduce using rule 65 (instruction_mflo -> MFLO REG .)
    ERET            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    ADDI            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    ADDIU           reduce using rule 65 (instruction_mflo -> MFLO REG .)
    ANDI            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    ORI             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    XORI            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    LUI             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    LB              reduce using rule 65 (instruction_mflo -> MFLO REG .)
    LBU             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    LH              reduce using rule 65 (instruction_mflo -> MFLO REG .)
    LHU             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SB              reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SH              reduce using rule 65 (instruction_mflo -> MFLO REG .)
    LW              reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SW              reduce using rule 65 (instruction_mflo -> MFLO REG .)
    BEQ             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    BNE             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    BGEZ            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    BGTZ            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    BLEZ            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    BLTZ            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    BGEZAL          reduce using rule 65 (instruction_mflo -> MFLO REG .)
    BLTZAL          reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SLTI            reduce using rule 65 (instruction_mflo -> MFLO REG .)
    SLTIU           reduce using rule 65 (instruction_mflo -> MFLO REG .)
    J               reduce using rule 65 (instruction_mflo -> MFLO REG .)
    JAL             reduce using rule 65 (instruction_mflo -> MFLO REG .)
    .               reduce using rule 65 (instruction_mflo -> MFLO REG .)
    $end            reduce using rule 65 (instruction_mflo -> MFLO REG .)


state 175

    (80) instruction_srav -> SRAV REG . REG REG

    REG             shift and go to state 230


state 176

    (62) instruction_div -> DIV REG . REG

    REG             shift and go to state 231


state 177

    (60) instruction_mult -> MULT REG . REG

    REG             shift and go to state 232


state 178

    (116) instruction_lb -> LB REG . expression ( REG )
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 233

state 179

    (118) instruction_lh -> LH REG . expression ( REG )
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 234

state 180

    (122) instruction_lw -> LW REG . expression ( REG )
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 235

state 181

    (111) instruction_addiu -> ADDIU REG . REG expression

    REG             shift and go to state 236


state 182

    (130) instruction_bgezal -> BGEZAL REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 237

state 183

    (71) instruction_xor -> XOR REG . REG REG

    REG             shift and go to state 238


state 184

    (73) instruction_slt -> SLT REG . REG REG

    REG             shift and go to state 239


state 185

    (126) instruction_bgez -> BGEZ REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 240

state 186

    (75) instruction_sll -> SLL REG . REG expression

    REG             shift and go to state 241


state 187

    (68) instruction_mfc0 -> MFC0 REG . REG expression

    REG             shift and go to state 242


state 188

    (20) instruction -> VARIABLE : . instruction
    (17) instruction -> . instruction_r
    (18) instruction -> . instruction_i
    (19) instruction -> . instruction_j
    (20) instruction -> . VARIABLE : instruction
    (24) instruction_r -> . instruction_add
    (25) instruction_r -> . instruction_addu
    (26) instruction_r -> . instruction_sub
    (27) instruction_r -> . instruction_subu
    (28) instruction_r -> . instruction_and
    (29) instruction_r -> . instruction_mult
    (30) instruction_r -> . instruction_multu
    (31) instruction_r -> . instruction_div
    (32) instruction_r -> . instruction_divu
    (33) instruction_r -> . instruction_mfhi
    (34) instruction_r -> . instruction_mflo
    (35) instruction_r -> . instruction_mthi
    (36) instruction_r -> . instruction_mtlo
    (37) instruction_r -> . instruction_mfc0
    (38) instruction_r -> . instruction_mtc0
    (39) instruction_r -> . instruction_or
    (40) instruction_r -> . instruction_xor
    (41) instruction_r -> . instruction_nor
    (42) instruction_r -> . instruction_slt
    (43) instruction_r -> . instruction_sltu
    (44) instruction_r -> . instruction_sll
    (45) instruction_r -> . instruction_srl
    (46) instruction_r -> . instruction_sra
    (47) instruction_r -> . instruction_sllv
    (48) instruction_r -> . instruction_srlv
    (49) instruction_r -> . instruction_srav
    (50) instruction_r -> . instruction_jr
    (51) instruction_r -> . instruction_jalr
    (52) instruction_r -> . instruction_break
    (53) instruction_r -> . instruction_syscall
    (54) instruction_r -> . instruction_eret
    (86) instruction_i -> . instruction_addi
    (87) instruction_i -> . instruction_addiu
    (88) instruction_i -> . instruction_andi
    (89) instruction_i -> . instruction_ori
    (90) instruction_i -> . instruction_xori
    (91) instruction_i -> . instruction_lui
    (92) instruction_i -> . instruction_lb
    (93) instruction_i -> . instruction_lbu
    (94) instruction_i -> . instruction_lh
    (95) instruction_i -> . instruction_lhu
    (96) instruction_i -> . instruction_sb
    (97) instruction_i -> . instruction_sh
    (98) instruction_i -> . instruction_lw
    (99) instruction_i -> . instruction_sw
    (100) instruction_i -> . instruction_beq
    (101) instruction_i -> . instruction_bne
    (102) instruction_i -> . instruction_bgez
    (103) instruction_i -> . instruction_bgtz
    (104) instruction_i -> . instruction_blez
    (105) instruction_i -> . instruction_bltz
    (106) instruction_i -> . instruction_bgezal
    (107) instruction_i -> . instruction_bltzal
    (108) instruction_i -> . instruction_slti
    (109) instruction_i -> . instruction_sltiu
    (134) instruction_j -> . instruction_jj
    (135) instruction_j -> . instruction_jal
    (55) instruction_add -> . ADD REG REG REG
    (56) instruction_addu -> . ADDU REG REG REG
    (57) instruction_sub -> . SUB REG REG REG
    (58) instruction_subu -> . SUBU REG REG REG
    (59) instruction_and -> . AND REG REG REG
    (60) instruction_mult -> . MULT REG REG
    (61) instruction_multu -> . MULTU REG REG
    (62) instruction_div -> . DIV REG REG
    (63) instruction_divu -> . DIVU REG REG
    (64) instruction_mfhi -> . MFHI REG
    (65) instruction_mflo -> . MFLO REG
    (66) instruction_mthi -> . MTHI REG
    (67) instruction_mtlo -> . MTLO REG
    (68) instruction_mfc0 -> . MFC0 REG REG expression
    (69) instruction_mtc0 -> . MTC0 REG REG expression
    (70) instruction_or -> . OR REG REG REG
    (71) instruction_xor -> . XOR REG REG REG
    (72) instruction_nor -> . NOR REG REG REG
    (73) instruction_slt -> . SLT REG REG REG
    (74) instruction_sltu -> . SLTU REG REG REG
    (75) instruction_sll -> . SLL REG REG expression
    (76) instruction_srl -> . SRL REG REG expression
    (77) instruction_sra -> . SRA REG REG expression
    (78) instruction_sllv -> . SLLV REG REG REG
    (79) instruction_srlv -> . SRLV REG REG REG
    (80) instruction_srav -> . SRAV REG REG REG
    (81) instruction_jr -> . JR REG
    (82) instruction_jalr -> . JALR REG REG
    (83) instruction_break -> . BREAK
    (84) instruction_syscall -> . SYSCALL
    (85) instruction_eret -> . ERET
    (110) instruction_addi -> . ADDI REG REG expression
    (111) instruction_addiu -> . ADDIU REG REG expression
    (112) instruction_andi -> . ANDI REG REG expression
    (113) instruction_ori -> . ORI REG REG expression
    (114) instruction_xori -> . XORI REG REG expression
    (115) instruction_lui -> . LUI REG expression
    (116) instruction_lb -> . LB REG expression ( REG )
    (117) instruction_lbu -> . LBU REG expression ( REG )
    (118) instruction_lh -> . LH REG expression ( REG )
    (119) instruction_lhu -> . LHU REG expression ( REG )
    (120) instruction_sb -> . SB REG expression ( REG )
    (121) instruction_sh -> . SH REG expression ( REG )
    (122) instruction_lw -> . LW REG expression ( REG )
    (123) instruction_sw -> . SW REG expression ( REG )
    (124) instruction_beq -> . BEQ REG REG expression
    (125) instruction_bne -> . BNE REG REG expression
    (126) instruction_bgez -> . BGEZ REG expression
    (127) instruction_bgtz -> . BGTZ REG expression
    (128) instruction_blez -> . BLEZ REG expression
    (129) instruction_bltz -> . BLTZ REG expression
    (130) instruction_bgezal -> . BGEZAL REG expression
    (131) instruction_bltzal -> . BLTZAL REG expression
    (132) instruction_slti -> . SLTI REG REG expression
    (133) instruction_sltiu -> . SLTIU REG REG expression
    (136) instruction_jj -> . J expression
    (137) instruction_jal -> . JAL expression

    VARIABLE        shift and go to state 122
    ADD             shift and go to state 77
    ADDU            shift and go to state 32
    SUB             shift and go to state 61
    SUBU            shift and go to state 53
    AND             shift and go to state 55
    MULT            shift and go to state 102
    MULTU           shift and go to state 67
    DIV             shift and go to state 101
    DIVU            shift and go to state 13
    MFHI            shift and go to state 46
    MFLO            shift and go to state 98
    MTHI            shift and go to state 128
    MTLO            shift and go to state 59
    MFC0            shift and go to state 120
    MTC0            shift and go to state 18
    OR              shift and go to state 39
    XOR             shift and go to state 115
    NOR             shift and go to state 60
    SLT             shift and go to state 116
    SLTU            shift and go to state 37
    SLL             shift and go to state 119
    SRL             shift and go to state 76
    SRA             shift and go to state 72
    SLLV            shift and go to state 35
    SRLV            shift and go to state 94
    SRAV            shift and go to state 100
    JR              shift and go to state 10
    JALR            shift and go to state 84
    BREAK           shift and go to state 49
    SYSCALL         shift and go to state 16
    ERET            shift and go to state 85
    ADDI            shift and go to state 40
    ADDIU           shift and go to state 112
    ANDI            shift and go to state 68
    ORI             shift and go to state 95
    XORI            shift and go to state 79
    LUI             shift and go to state 66
    LB              shift and go to state 104
    LBU             shift and go to state 15
    LH              shift and go to state 107
    LHU             shift and go to state 24
    SB              shift and go to state 96
    SH              shift and go to state 93
    LW              shift and go to state 108
    SW              shift and go to state 89
    BEQ             shift and go to state 47
    BNE             shift and go to state 30
    BGEZ            shift and go to state 117
    BGTZ            shift and go to state 28
    BLEZ            shift and go to state 52
    BLTZ            shift and go to state 42
    BGEZAL          shift and go to state 113
    BLTZAL          shift and go to state 126
    SLTI            shift and go to state 36
    SLTIU           shift and go to state 86
    J               shift and go to state 75
    JAL             shift and go to state 51

    instruction_mfc0               shift and go to state 43
    instruction_and                shift and go to state 44
    instruction_sb                 shift and go to state 62
    instruction_mfhi               shift and go to state 45
    instruction_or                 shift and go to state 9
    instruction_sh                 shift and go to state 63
    instruction_lhu                shift and go to state 105
    instruction_xori               shift and go to state 64
    instruction_sw                 shift and go to state 65
    instruction_jalr               shift and go to state 56
    instruction_bltzal             shift and go to state 11
    instruction_sllv               shift and go to state 12
    instruction_lb                 shift and go to state 31
    instruction_div                shift and go to state 48
    instruction_jj                 shift and go to state 103
    instruction_sra                shift and go to state 69
    instruction_break              shift and go to state 92
    instruction_srl                shift and go to state 70
    instruction_mtc0               shift and go to state 106
    instruction_lh                 shift and go to state 25
    instruction_srav               shift and go to state 123
    instruction_multu              shift and go to state 50
    instruction_lui                shift and go to state 17
    instruction_syscall            shift and go to state 110
    instruction_jr                 shift and go to state 111
    instruction_add                shift and go to state 83
    instruction_srlv               shift and go to state 20
    instruction_sltiu              shift and go to state 21
    instruction_r                  shift and go to state 71
    instruction_slti               shift and go to state 23
    instruction_bne                shift and go to state 109
    instruction_blez               shift and go to state 73
    instruction_lbu                shift and go to state 74
    instruction_lw                 shift and go to state 22
    instruction_bgez               shift and go to state 114
    instruction_mult               shift and go to state 118
    instruction_bltz               shift and go to state 82
    instruction_divu               shift and go to state 121
    instruction_beq                shift and go to state 78
    instruction_sltu               shift and go to state 26
    instruction_subu               shift and go to state 27
    instruction_i                  shift and go to state 80
    instruction_j                  shift and go to state 81
    instruction_jal                shift and go to state 99
    instruction_xor                shift and go to state 29
    instruction_mtlo               shift and go to state 124
    instruction_mthi               shift and go to state 54
    instruction_eret               shift and go to state 14
    instruction_addi               shift and go to state 125
    instruction_andi               shift and go to state 34
    instruction_slt                shift and go to state 57
    instruction_ori                shift and go to state 87
    instruction                    shift and go to state 243
    instruction_bgezal             shift and go to state 90
    instruction_sub                shift and go to state 91
    instruction_sll                shift and go to state 58
    instruction_bgtz               shift and go to state 33
    instruction_mflo               shift and go to state 38
    instruction_addu               shift and go to state 127
    instruction_addiu              shift and go to state 97
    instruction_nor                shift and go to state 41

state 189

    (131) instruction_bltzal -> BLTZAL REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 244

state 190

    (66) instruction_mthi -> MTHI REG .

    VARIABLE        reduce using rule 66 (instruction_mthi -> MTHI REG .)
    ADD             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    ADDU            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SUB             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SUBU            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    AND             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    MULT            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    MULTU           reduce using rule 66 (instruction_mthi -> MTHI REG .)
    DIV             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    DIVU            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    MFHI            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    MFLO            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    MTHI            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    MTLO            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    MFC0            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    MTC0            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    OR              reduce using rule 66 (instruction_mthi -> MTHI REG .)
    XOR             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    NOR             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SLT             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SLTU            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SLL             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SRL             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SRA             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SLLV            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SRLV            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SRAV            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    JR              reduce using rule 66 (instruction_mthi -> MTHI REG .)
    JALR            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    BREAK           reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SYSCALL         reduce using rule 66 (instruction_mthi -> MTHI REG .)
    ERET            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    ADDI            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    ADDIU           reduce using rule 66 (instruction_mthi -> MTHI REG .)
    ANDI            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    ORI             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    XORI            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    LUI             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    LB              reduce using rule 66 (instruction_mthi -> MTHI REG .)
    LBU             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    LH              reduce using rule 66 (instruction_mthi -> MTHI REG .)
    LHU             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SB              reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SH              reduce using rule 66 (instruction_mthi -> MTHI REG .)
    LW              reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SW              reduce using rule 66 (instruction_mthi -> MTHI REG .)
    BEQ             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    BNE             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    BGEZ            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    BGTZ            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    BLEZ            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    BLTZ            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    BGEZAL          reduce using rule 66 (instruction_mthi -> MTHI REG .)
    BLTZAL          reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SLTI            reduce using rule 66 (instruction_mthi -> MTHI REG .)
    SLTIU           reduce using rule 66 (instruction_mthi -> MTHI REG .)
    J               reduce using rule 66 (instruction_mthi -> MTHI REG .)
    JAL             reduce using rule 66 (instruction_mthi -> MTHI REG .)
    .               reduce using rule 66 (instruction_mthi -> MTHI REG .)
    $end            reduce using rule 66 (instruction_mthi -> MTHI REG .)


state 191

    (13) decl_text -> . TEXT NUMBER .

    VARIABLE        reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    ADD             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    ADDU            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SUB             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SUBU            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    AND             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    MULT            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    MULTU           reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    DIV             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    DIVU            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    MFHI            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    MFLO            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    MTHI            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    MTLO            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    MFC0            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    MTC0            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    OR              reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    XOR             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    NOR             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SLT             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SLTU            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SLL             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SRL             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SRA             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SLLV            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SRLV            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SRAV            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    JR              reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    JALR            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    BREAK           reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SYSCALL         reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    ERET            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    ADDI            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    ADDIU           reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    ANDI            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    ORI             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    XORI            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    LUI             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    LB              reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    LBU             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    LH              reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    LHU             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SB              reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SH              reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    LW              reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SW              reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    BEQ             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    BNE             reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    BGEZ            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    BGTZ            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    BLEZ            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    BLTZ            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    BGEZAL          reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    BLTZAL          reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SLTI            reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    SLTIU           reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    J               reduce using rule 13 (decl_text -> . TEXT NUMBER .)
    JAL             reduce using rule 13 (decl_text -> . TEXT NUMBER .)


state 192

    (5) define_datas -> define_data .

    VARIABLE        reduce using rule 5 (define_datas -> define_data .)
    .               reduce using rule 5 (define_datas -> define_data .)


state 193

    (4) data_statement -> . DATA NUMBER . define_datas
    (5) define_datas -> . define_data
    (6) define_datas -> . define_datas define_data
    (7) define_data -> . VARIABLE : . WORDTYPE data

    VARIABLE        shift and go to state 194

    define_datas                   shift and go to state 245
    define_data                    shift and go to state 192

state 194

    (7) define_data -> VARIABLE . : . WORDTYPE data

    :               shift and go to state 246


state 195

    (3) data_statement -> . DATA define_datas .
    (6) define_datas -> define_datas . define_data
    (7) define_data -> . VARIABLE : . WORDTYPE data

    .               reduce using rule 3 (data_statement -> . DATA define_datas .)
    VARIABLE        shift and go to state 194

    define_data                    shift and go to state 247

state 196

    (63) instruction_divu -> DIVU REG REG .

    VARIABLE        reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    ADD             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    ADDU            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SUB             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SUBU            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    AND             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    MULT            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    MULTU           reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    DIV             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    DIVU            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    MFHI            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    MFLO            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    MTHI            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    MTLO            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    MFC0            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    MTC0            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    OR              reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    XOR             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    NOR             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SLT             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SLTU            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SLL             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SRL             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SRA             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SLLV            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SRLV            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SRAV            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    JR              reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    JALR            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    BREAK           reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SYSCALL         reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    ERET            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    ADDI            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    ADDIU           reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    ANDI            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    ORI             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    XORI            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    LUI             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    LB              reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    LBU             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    LH              reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    LHU             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SB              reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SH              reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    LW              reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SW              reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    BEQ             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    BNE             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    BGEZ            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    BGTZ            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    BLEZ            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    BLTZ            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    BGEZAL          reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    BLTZAL          reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SLTI            reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    SLTIU           reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    J               reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    JAL             reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    .               reduce using rule 63 (instruction_divu -> DIVU REG REG .)
    $end            reduce using rule 63 (instruction_divu -> DIVU REG REG .)


state 197

    (117) instruction_lbu -> LBU REG expression . ( REG )

    (               shift and go to state 248


state 198

    (69) instruction_mtc0 -> MTC0 REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 249

state 199

    (119) instruction_lhu -> LHU REG expression . ( REG )

    (               shift and go to state 250


state 200

    (127) instruction_bgtz -> BGTZ REG expression .

    VARIABLE        reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    ADD             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    ADDU            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SUB             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SUBU            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    AND             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    MULT            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    MULTU           reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    DIV             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    DIVU            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    MFHI            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    MFLO            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    MTHI            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    MTLO            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    MFC0            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    MTC0            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    OR              reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    XOR             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    NOR             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SLT             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SLTU            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SLL             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SRL             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SRA             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SLLV            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SRLV            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SRAV            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    JR              reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    JALR            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    BREAK           reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SYSCALL         reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    ERET            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    ADDI            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    ADDIU           reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    ANDI            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    ORI             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    XORI            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    LUI             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    LB              reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    LBU             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    LH              reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    LHU             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SB              reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SH              reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    LW              reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SW              reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    BEQ             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    BNE             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    BGEZ            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    BGTZ            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    BLEZ            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    BLTZ            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    BGEZAL          reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    BLTZAL          reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SLTI            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    SLTIU           reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    J               reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    JAL             reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    .               reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)
    $end            reduce using rule 127 (instruction_bgtz -> BGTZ REG expression .)


state 201

    (125) instruction_bne -> BNE REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 251

state 202

    (56) instruction_addu -> ADDU REG REG . REG

    REG             shift and go to state 252


state 203

    (78) instruction_sllv -> SLLV REG REG . REG

    REG             shift and go to state 253


state 204

    (132) instruction_slti -> SLTI REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 254

state 205

    (74) instruction_sltu -> SLTU REG REG . REG

    REG             shift and go to state 255


state 206

    (70) instruction_or -> OR REG REG . REG

    REG             shift and go to state 256


state 207

    (110) instruction_addi -> ADDI REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 257

state 208

    (129) instruction_bltz -> BLTZ REG expression .

    VARIABLE        reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    ADD             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    ADDU            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SUB             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SUBU            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    AND             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    MULT            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    MULTU           reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    DIV             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    DIVU            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    MFHI            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    MFLO            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    MTHI            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    MTLO            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    MFC0            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    MTC0            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    OR              reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    XOR             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    NOR             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SLT             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SLTU            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SLL             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SRL             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SRA             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SLLV            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SRLV            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SRAV            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    JR              reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    JALR            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    BREAK           reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SYSCALL         reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    ERET            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    ADDI            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    ADDIU           reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    ANDI            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    ORI             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    XORI            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    LUI             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    LB              reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    LBU             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    LH              reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    LHU             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SB              reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SH              reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    LW              reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SW              reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    BEQ             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    BNE             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    BGEZ            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    BGTZ            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    BLEZ            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    BLTZ            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    BGEZAL          reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    BLTZAL          reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SLTI            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    SLTIU           reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    J               reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    JAL             reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    .               reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)
    $end            reduce using rule 129 (instruction_bltz -> BLTZ REG expression .)


state 209

    (124) instruction_beq -> BEQ REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 258

state 210

    (22) expression -> - NUMBER .

    VARIABLE        reduce using rule 22 (expression -> - NUMBER .)
    ADD             reduce using rule 22 (expression -> - NUMBER .)
    ADDU            reduce using rule 22 (expression -> - NUMBER .)
    SUB             reduce using rule 22 (expression -> - NUMBER .)
    SUBU            reduce using rule 22 (expression -> - NUMBER .)
    AND             reduce using rule 22 (expression -> - NUMBER .)
    MULT            reduce using rule 22 (expression -> - NUMBER .)
    MULTU           reduce using rule 22 (expression -> - NUMBER .)
    DIV             reduce using rule 22 (expression -> - NUMBER .)
    DIVU            reduce using rule 22 (expression -> - NUMBER .)
    MFHI            reduce using rule 22 (expression -> - NUMBER .)
    MFLO            reduce using rule 22 (expression -> - NUMBER .)
    MTHI            reduce using rule 22 (expression -> - NUMBER .)
    MTLO            reduce using rule 22 (expression -> - NUMBER .)
    MFC0            reduce using rule 22 (expression -> - NUMBER .)
    MTC0            reduce using rule 22 (expression -> - NUMBER .)
    OR              reduce using rule 22 (expression -> - NUMBER .)
    XOR             reduce using rule 22 (expression -> - NUMBER .)
    NOR             reduce using rule 22 (expression -> - NUMBER .)
    SLT             reduce using rule 22 (expression -> - NUMBER .)
    SLTU            reduce using rule 22 (expression -> - NUMBER .)
    SLL             reduce using rule 22 (expression -> - NUMBER .)
    SRL             reduce using rule 22 (expression -> - NUMBER .)
    SRA             reduce using rule 22 (expression -> - NUMBER .)
    SLLV            reduce using rule 22 (expression -> - NUMBER .)
    SRLV            reduce using rule 22 (expression -> - NUMBER .)
    SRAV            reduce using rule 22 (expression -> - NUMBER .)
    JR              reduce using rule 22 (expression -> - NUMBER .)
    JALR            reduce using rule 22 (expression -> - NUMBER .)
    BREAK           reduce using rule 22 (expression -> - NUMBER .)
    SYSCALL         reduce using rule 22 (expression -> - NUMBER .)
    ERET            reduce using rule 22 (expression -> - NUMBER .)
    ADDI            reduce using rule 22 (expression -> - NUMBER .)
    ADDIU           reduce using rule 22 (expression -> - NUMBER .)
    ANDI            reduce using rule 22 (expression -> - NUMBER .)
    ORI             reduce using rule 22 (expression -> - NUMBER .)
    XORI            reduce using rule 22 (expression -> - NUMBER .)
    LUI             reduce using rule 22 (expression -> - NUMBER .)
    LB              reduce using rule 22 (expression -> - NUMBER .)
    LBU             reduce using rule 22 (expression -> - NUMBER .)
    LH              reduce using rule 22 (expression -> - NUMBER .)
    LHU             reduce using rule 22 (expression -> - NUMBER .)
    SB              reduce using rule 22 (expression -> - NUMBER .)
    SH              reduce using rule 22 (expression -> - NUMBER .)
    LW              reduce using rule 22 (expression -> - NUMBER .)
    SW              reduce using rule 22 (expression -> - NUMBER .)
    BEQ             reduce using rule 22 (expression -> - NUMBER .)
    BNE             reduce using rule 22 (expression -> - NUMBER .)
    BGEZ            reduce using rule 22 (expression -> - NUMBER .)
    BGTZ            reduce using rule 22 (expression -> - NUMBER .)
    BLEZ            reduce using rule 22 (expression -> - NUMBER .)
    BLTZ            reduce using rule 22 (expression -> - NUMBER .)
    BGEZAL          reduce using rule 22 (expression -> - NUMBER .)
    BLTZAL          reduce using rule 22 (expression -> - NUMBER .)
    SLTI            reduce using rule 22 (expression -> - NUMBER .)
    SLTIU           reduce using rule 22 (expression -> - NUMBER .)
    J               reduce using rule 22 (expression -> - NUMBER .)
    JAL             reduce using rule 22 (expression -> - NUMBER .)
    .               reduce using rule 22 (expression -> - NUMBER .)
    $end            reduce using rule 22 (expression -> - NUMBER .)
    (               reduce using rule 22 (expression -> - NUMBER .)


state 211

    (128) instruction_blez -> BLEZ REG expression .

    VARIABLE        reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    ADD             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    ADDU            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SUB             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SUBU            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    AND             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    MULT            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    MULTU           reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    DIV             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    DIVU            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    MFHI            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    MFLO            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    MTHI            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    MTLO            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    MFC0            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    MTC0            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    OR              reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    XOR             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    NOR             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SLT             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SLTU            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SLL             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SRL             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SRA             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SLLV            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SRLV            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SRAV            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    JR              reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    JALR            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    BREAK           reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SYSCALL         reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    ERET            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    ADDI            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    ADDIU           reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    ANDI            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    ORI             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    XORI            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    LUI             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    LB              reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    LBU             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    LH              reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    LHU             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SB              reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SH              reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    LW              reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SW              reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    BEQ             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    BNE             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    BGEZ            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    BGTZ            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    BLEZ            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    BLTZ            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    BGEZAL          reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    BLTZAL          reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SLTI            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    SLTIU           reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    J               reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    JAL             reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    .               reduce using rule 128 (instruction_blez -> BLEZ REG expression .)
    $end            reduce using rule 128 (instruction_blez -> BLEZ REG expression .)


state 212

    (58) instruction_subu -> SUBU REG REG . REG

    REG             shift and go to state 259


state 213

    (59) instruction_and -> AND REG REG . REG

    REG             shift and go to state 260


state 214

    (72) instruction_nor -> NOR REG REG . REG

    REG             shift and go to state 261


state 215

    (57) instruction_sub -> SUB REG REG . REG

    REG             shift and go to state 262


state 216

    (115) instruction_lui -> LUI REG expression .

    VARIABLE        reduce using rule 115 (instruction_lui -> LUI REG expression .)
    ADD             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    ADDU            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SUB             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SUBU            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    AND             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    MULT            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    MULTU           reduce using rule 115 (instruction_lui -> LUI REG expression .)
    DIV             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    DIVU            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    MFHI            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    MFLO            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    MTHI            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    MTLO            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    MFC0            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    MTC0            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    OR              reduce using rule 115 (instruction_lui -> LUI REG expression .)
    XOR             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    NOR             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SLT             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SLTU            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SLL             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SRL             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SRA             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SLLV            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SRLV            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SRAV            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    JR              reduce using rule 115 (instruction_lui -> LUI REG expression .)
    JALR            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    BREAK           reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SYSCALL         reduce using rule 115 (instruction_lui -> LUI REG expression .)
    ERET            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    ADDI            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    ADDIU           reduce using rule 115 (instruction_lui -> LUI REG expression .)
    ANDI            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    ORI             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    XORI            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    LUI             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    LB              reduce using rule 115 (instruction_lui -> LUI REG expression .)
    LBU             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    LH              reduce using rule 115 (instruction_lui -> LUI REG expression .)
    LHU             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SB              reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SH              reduce using rule 115 (instruction_lui -> LUI REG expression .)
    LW              reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SW              reduce using rule 115 (instruction_lui -> LUI REG expression .)
    BEQ             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    BNE             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    BGEZ            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    BGTZ            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    BLEZ            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    BLTZ            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    BGEZAL          reduce using rule 115 (instruction_lui -> LUI REG expression .)
    BLTZAL          reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SLTI            reduce using rule 115 (instruction_lui -> LUI REG expression .)
    SLTIU           reduce using rule 115 (instruction_lui -> LUI REG expression .)
    J               reduce using rule 115 (instruction_lui -> LUI REG expression .)
    JAL             reduce using rule 115 (instruction_lui -> LUI REG expression .)
    .               reduce using rule 115 (instruction_lui -> LUI REG expression .)
    $end            reduce using rule 115 (instruction_lui -> LUI REG expression .)


state 217

    (61) instruction_multu -> MULTU REG REG .

    VARIABLE        reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    ADD             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    ADDU            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SUB             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SUBU            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    AND             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    MULT            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    MULTU           reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    DIV             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    DIVU            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    MFHI            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    MFLO            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    MTHI            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    MTLO            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    MFC0            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    MTC0            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    OR              reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    XOR             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    NOR             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SLT             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SLTU            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SLL             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SRL             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SRA             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SLLV            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SRLV            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SRAV            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    JR              reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    JALR            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    BREAK           reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SYSCALL         reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    ERET            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    ADDI            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    ADDIU           reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    ANDI            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    ORI             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    XORI            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    LUI             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    LB              reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    LBU             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    LH              reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    LHU             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SB              reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SH              reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    LW              reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SW              reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    BEQ             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    BNE             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    BGEZ            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    BGTZ            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    BLEZ            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    BLTZ            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    BGEZAL          reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    BLTZAL          reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SLTI            reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    SLTIU           reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    J               reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    JAL             reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    .               reduce using rule 61 (instruction_multu -> MULTU REG REG .)
    $end            reduce using rule 61 (instruction_multu -> MULTU REG REG .)


state 218

    (112) instruction_andi -> ANDI REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 263

state 219

    (77) instruction_sra -> SRA REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 264

state 220

    (76) instruction_srl -> SRL REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 265

state 221

    (55) instruction_add -> ADD REG REG . REG

    REG             shift and go to state 266


state 222

    (114) instruction_xori -> XORI REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 267

state 223

    (82) instruction_jalr -> JALR REG REG .

    VARIABLE        reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    ADD             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    ADDU            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SUB             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SUBU            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    AND             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    MULT            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    MULTU           reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    DIV             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    DIVU            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    MFHI            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    MFLO            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    MTHI            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    MTLO            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    MFC0            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    MTC0            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    OR              reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    XOR             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    NOR             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SLT             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SLTU            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SLL             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SRL             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SRA             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SLLV            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SRLV            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SRAV            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    JR              reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    JALR            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    BREAK           reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SYSCALL         reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    ERET            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    ADDI            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    ADDIU           reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    ANDI            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    ORI             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    XORI            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    LUI             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    LB              reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    LBU             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    LH              reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    LHU             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SB              reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SH              reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    LW              reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SW              reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    BEQ             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    BNE             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    BGEZ            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    BGTZ            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    BLEZ            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    BLTZ            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    BGEZAL          reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    BLTZAL          reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SLTI            reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    SLTIU           reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    J               reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    JAL             reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    .               reduce using rule 82 (instruction_jalr -> JALR REG REG .)
    $end            reduce using rule 82 (instruction_jalr -> JALR REG REG .)


state 224

    (133) instruction_sltiu -> SLTIU REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 268

state 225

    (123) instruction_sw -> SW REG expression . ( REG )

    (               shift and go to state 269


state 226

    (121) instruction_sh -> SH REG expression . ( REG )

    (               shift and go to state 270


state 227

    (79) instruction_srlv -> SRLV REG REG . REG

    REG             shift and go to state 271


state 228

    (113) instruction_ori -> ORI REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 272

state 229

    (120) instruction_sb -> SB REG expression . ( REG )

    (               shift and go to state 273


state 230

    (80) instruction_srav -> SRAV REG REG . REG

    REG             shift and go to state 274


state 231

    (62) instruction_div -> DIV REG REG .

    VARIABLE        reduce using rule 62 (instruction_div -> DIV REG REG .)
    ADD             reduce using rule 62 (instruction_div -> DIV REG REG .)
    ADDU            reduce using rule 62 (instruction_div -> DIV REG REG .)
    SUB             reduce using rule 62 (instruction_div -> DIV REG REG .)
    SUBU            reduce using rule 62 (instruction_div -> DIV REG REG .)
    AND             reduce using rule 62 (instruction_div -> DIV REG REG .)
    MULT            reduce using rule 62 (instruction_div -> DIV REG REG .)
    MULTU           reduce using rule 62 (instruction_div -> DIV REG REG .)
    DIV             reduce using rule 62 (instruction_div -> DIV REG REG .)
    DIVU            reduce using rule 62 (instruction_div -> DIV REG REG .)
    MFHI            reduce using rule 62 (instruction_div -> DIV REG REG .)
    MFLO            reduce using rule 62 (instruction_div -> DIV REG REG .)
    MTHI            reduce using rule 62 (instruction_div -> DIV REG REG .)
    MTLO            reduce using rule 62 (instruction_div -> DIV REG REG .)
    MFC0            reduce using rule 62 (instruction_div -> DIV REG REG .)
    MTC0            reduce using rule 62 (instruction_div -> DIV REG REG .)
    OR              reduce using rule 62 (instruction_div -> DIV REG REG .)
    XOR             reduce using rule 62 (instruction_div -> DIV REG REG .)
    NOR             reduce using rule 62 (instruction_div -> DIV REG REG .)
    SLT             reduce using rule 62 (instruction_div -> DIV REG REG .)
    SLTU            reduce using rule 62 (instruction_div -> DIV REG REG .)
    SLL             reduce using rule 62 (instruction_div -> DIV REG REG .)
    SRL             reduce using rule 62 (instruction_div -> DIV REG REG .)
    SRA             reduce using rule 62 (instruction_div -> DIV REG REG .)
    SLLV            reduce using rule 62 (instruction_div -> DIV REG REG .)
    SRLV            reduce using rule 62 (instruction_div -> DIV REG REG .)
    SRAV            reduce using rule 62 (instruction_div -> DIV REG REG .)
    JR              reduce using rule 62 (instruction_div -> DIV REG REG .)
    JALR            reduce using rule 62 (instruction_div -> DIV REG REG .)
    BREAK           reduce using rule 62 (instruction_div -> DIV REG REG .)
    SYSCALL         reduce using rule 62 (instruction_div -> DIV REG REG .)
    ERET            reduce using rule 62 (instruction_div -> DIV REG REG .)
    ADDI            reduce using rule 62 (instruction_div -> DIV REG REG .)
    ADDIU           reduce using rule 62 (instruction_div -> DIV REG REG .)
    ANDI            reduce using rule 62 (instruction_div -> DIV REG REG .)
    ORI             reduce using rule 62 (instruction_div -> DIV REG REG .)
    XORI            reduce using rule 62 (instruction_div -> DIV REG REG .)
    LUI             reduce using rule 62 (instruction_div -> DIV REG REG .)
    LB              reduce using rule 62 (instruction_div -> DIV REG REG .)
    LBU             reduce using rule 62 (instruction_div -> DIV REG REG .)
    LH              reduce using rule 62 (instruction_div -> DIV REG REG .)
    LHU             reduce using rule 62 (instruction_div -> DIV REG REG .)
    SB              reduce using rule 62 (instruction_div -> DIV REG REG .)
    SH              reduce using rule 62 (instruction_div -> DIV REG REG .)
    LW              reduce using rule 62 (instruction_div -> DIV REG REG .)
    SW              reduce using rule 62 (instruction_div -> DIV REG REG .)
    BEQ             reduce using rule 62 (instruction_div -> DIV REG REG .)
    BNE             reduce using rule 62 (instruction_div -> DIV REG REG .)
    BGEZ            reduce using rule 62 (instruction_div -> DIV REG REG .)
    BGTZ            reduce using rule 62 (instruction_div -> DIV REG REG .)
    BLEZ            reduce using rule 62 (instruction_div -> DIV REG REG .)
    BLTZ            reduce using rule 62 (instruction_div -> DIV REG REG .)
    BGEZAL          reduce using rule 62 (instruction_div -> DIV REG REG .)
    BLTZAL          reduce using rule 62 (instruction_div -> DIV REG REG .)
    SLTI            reduce using rule 62 (instruction_div -> DIV REG REG .)
    SLTIU           reduce using rule 62 (instruction_div -> DIV REG REG .)
    J               reduce using rule 62 (instruction_div -> DIV REG REG .)
    JAL             reduce using rule 62 (instruction_div -> DIV REG REG .)
    .               reduce using rule 62 (instruction_div -> DIV REG REG .)
    $end            reduce using rule 62 (instruction_div -> DIV REG REG .)


state 232

    (60) instruction_mult -> MULT REG REG .

    VARIABLE        reduce using rule 60 (instruction_mult -> MULT REG REG .)
    ADD             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    ADDU            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SUB             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SUBU            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    AND             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    MULT            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    MULTU           reduce using rule 60 (instruction_mult -> MULT REG REG .)
    DIV             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    DIVU            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    MFHI            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    MFLO            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    MTHI            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    MTLO            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    MFC0            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    MTC0            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    OR              reduce using rule 60 (instruction_mult -> MULT REG REG .)
    XOR             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    NOR             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SLT             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SLTU            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SLL             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SRL             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SRA             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SLLV            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SRLV            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SRAV            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    JR              reduce using rule 60 (instruction_mult -> MULT REG REG .)
    JALR            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    BREAK           reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SYSCALL         reduce using rule 60 (instruction_mult -> MULT REG REG .)
    ERET            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    ADDI            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    ADDIU           reduce using rule 60 (instruction_mult -> MULT REG REG .)
    ANDI            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    ORI             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    XORI            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    LUI             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    LB              reduce using rule 60 (instruction_mult -> MULT REG REG .)
    LBU             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    LH              reduce using rule 60 (instruction_mult -> MULT REG REG .)
    LHU             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SB              reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SH              reduce using rule 60 (instruction_mult -> MULT REG REG .)
    LW              reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SW              reduce using rule 60 (instruction_mult -> MULT REG REG .)
    BEQ             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    BNE             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    BGEZ            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    BGTZ            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    BLEZ            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    BLTZ            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    BGEZAL          reduce using rule 60 (instruction_mult -> MULT REG REG .)
    BLTZAL          reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SLTI            reduce using rule 60 (instruction_mult -> MULT REG REG .)
    SLTIU           reduce using rule 60 (instruction_mult -> MULT REG REG .)
    J               reduce using rule 60 (instruction_mult -> MULT REG REG .)
    JAL             reduce using rule 60 (instruction_mult -> MULT REG REG .)
    .               reduce using rule 60 (instruction_mult -> MULT REG REG .)
    $end            reduce using rule 60 (instruction_mult -> MULT REG REG .)


state 233

    (116) instruction_lb -> LB REG expression . ( REG )

    (               shift and go to state 275


state 234

    (118) instruction_lh -> LH REG expression . ( REG )

    (               shift and go to state 276


state 235

    (122) instruction_lw -> LW REG expression . ( REG )

    (               shift and go to state 277


state 236

    (111) instruction_addiu -> ADDIU REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 278

state 237

    (130) instruction_bgezal -> BGEZAL REG expression .

    VARIABLE        reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    ADD             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    ADDU            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SUB             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SUBU            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    AND             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    MULT            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    MULTU           reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    DIV             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    DIVU            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    MFHI            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    MFLO            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    MTHI            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    MTLO            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    MFC0            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    MTC0            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    OR              reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    XOR             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    NOR             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SLT             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SLTU            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SLL             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SRL             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SRA             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SLLV            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SRLV            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SRAV            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    JR              reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    JALR            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    BREAK           reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SYSCALL         reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    ERET            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    ADDI            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    ADDIU           reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    ANDI            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    ORI             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    XORI            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    LUI             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    LB              reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    LBU             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    LH              reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    LHU             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SB              reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SH              reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    LW              reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SW              reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    BEQ             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    BNE             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    BGEZ            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    BGTZ            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    BLEZ            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    BLTZ            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    BGEZAL          reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    BLTZAL          reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SLTI            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    SLTIU           reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    J               reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    JAL             reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    .               reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)
    $end            reduce using rule 130 (instruction_bgezal -> BGEZAL REG expression .)


state 238

    (71) instruction_xor -> XOR REG REG . REG

    REG             shift and go to state 279


state 239

    (73) instruction_slt -> SLT REG REG . REG

    REG             shift and go to state 280


state 240

    (126) instruction_bgez -> BGEZ REG expression .

    VARIABLE        reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    ADD             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    ADDU            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SUB             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SUBU            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    AND             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    MULT            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    MULTU           reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    DIV             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    DIVU            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    MFHI            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    MFLO            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    MTHI            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    MTLO            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    MFC0            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    MTC0            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    OR              reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    XOR             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    NOR             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SLT             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SLTU            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SLL             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SRL             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SRA             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SLLV            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SRLV            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SRAV            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    JR              reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    JALR            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    BREAK           reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SYSCALL         reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    ERET            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    ADDI            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    ADDIU           reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    ANDI            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    ORI             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    XORI            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    LUI             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    LB              reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    LBU             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    LH              reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    LHU             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SB              reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SH              reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    LW              reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SW              reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    BEQ             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    BNE             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    BGEZ            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    BGTZ            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    BLEZ            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    BLTZ            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    BGEZAL          reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    BLTZAL          reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SLTI            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    SLTIU           reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    J               reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    JAL             reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    .               reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)
    $end            reduce using rule 126 (instruction_bgez -> BGEZ REG expression .)


state 241

    (75) instruction_sll -> SLL REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 281

state 242

    (68) instruction_mfc0 -> MFC0 REG REG . expression
    (21) expression -> . NUMBER
    (22) expression -> . - NUMBER
    (23) expression -> . VARIABLE

    NUMBER          shift and go to state 152
    -               shift and go to state 150
    VARIABLE        shift and go to state 149

    expression                     shift and go to state 282

state 243

    (20) instruction -> VARIABLE : instruction .

    VARIABLE        reduce using rule 20 (instruction -> VARIABLE : instruction .)
    ADD             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    ADDU            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SUB             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SUBU            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    AND             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    MULT            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    MULTU           reduce using rule 20 (instruction -> VARIABLE : instruction .)
    DIV             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    DIVU            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    MFHI            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    MFLO            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    MTHI            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    MTLO            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    MFC0            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    MTC0            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    OR              reduce using rule 20 (instruction -> VARIABLE : instruction .)
    XOR             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    NOR             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SLT             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SLTU            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SLL             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SRL             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SRA             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SLLV            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SRLV            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SRAV            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    JR              reduce using rule 20 (instruction -> VARIABLE : instruction .)
    JALR            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    BREAK           reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SYSCALL         reduce using rule 20 (instruction -> VARIABLE : instruction .)
    ERET            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    ADDI            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    ADDIU           reduce using rule 20 (instruction -> VARIABLE : instruction .)
    ANDI            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    ORI             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    XORI            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    LUI             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    LB              reduce using rule 20 (instruction -> VARIABLE : instruction .)
    LBU             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    LH              reduce using rule 20 (instruction -> VARIABLE : instruction .)
    LHU             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SB              reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SH              reduce using rule 20 (instruction -> VARIABLE : instruction .)
    LW              reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SW              reduce using rule 20 (instruction -> VARIABLE : instruction .)
    BEQ             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    BNE             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    BGEZ            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    BGTZ            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    BLEZ            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    BLTZ            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    BGEZAL          reduce using rule 20 (instruction -> VARIABLE : instruction .)
    BLTZAL          reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SLTI            reduce using rule 20 (instruction -> VARIABLE : instruction .)
    SLTIU           reduce using rule 20 (instruction -> VARIABLE : instruction .)
    J               reduce using rule 20 (instruction -> VARIABLE : instruction .)
    JAL             reduce using rule 20 (instruction -> VARIABLE : instruction .)
    .               reduce using rule 20 (instruction -> VARIABLE : instruction .)
    $end            reduce using rule 20 (instruction -> VARIABLE : instruction .)


state 244

    (131) instruction_bltzal -> BLTZAL REG expression .

    VARIABLE        reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    ADD             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    ADDU            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SUB             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SUBU            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    AND             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    MULT            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    MULTU           reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    DIV             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    DIVU            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    MFHI            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    MFLO            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    MTHI            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    MTLO            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    MFC0            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    MTC0            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    OR              reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    XOR             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    NOR             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SLT             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SLTU            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SLL             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SRL             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SRA             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SLLV            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SRLV            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SRAV            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    JR              reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    JALR            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    BREAK           reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SYSCALL         reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    ERET            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    ADDI            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    ADDIU           reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    ANDI            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    ORI             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    XORI            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    LUI             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    LB              reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    LBU             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    LH              reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    LHU             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SB              reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SH              reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    LW              reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SW              reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    BEQ             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    BNE             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    BGEZ            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    BGTZ            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    BLEZ            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    BLTZ            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    BGEZAL          reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    BLTZAL          reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SLTI            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    SLTIU           reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    J               reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    JAL             reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    .               reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)
    $end            reduce using rule 131 (instruction_bltzal -> BLTZAL REG expression .)


state 245

    (4) data_statement -> . DATA NUMBER define_datas .
    (6) define_datas -> define_datas . define_data
    (7) define_data -> . VARIABLE : . WORDTYPE data

    .               reduce using rule 4 (data_statement -> . DATA NUMBER define_datas .)
    VARIABLE        shift and go to state 194

    define_data                    shift and go to state 247

state 246

    (7) define_data -> VARIABLE : . . WORDTYPE data

    .               shift and go to state 283


state 247

    (6) define_datas -> define_datas define_data .

    VARIABLE        reduce using rule 6 (define_datas -> define_datas define_data .)
    .               reduce using rule 6 (define_datas -> define_datas define_data .)


state 248

    (117) instruction_lbu -> LBU REG expression ( . REG )

    REG             shift and go to state 284


state 249

    (69) instruction_mtc0 -> MTC0 REG REG expression .

    VARIABLE        reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    ADD             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    ADDU            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SUB             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SUBU            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    AND             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    MULT            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    MULTU           reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    DIV             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    DIVU            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    MFHI            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    MFLO            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    MTHI            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    MTLO            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    MFC0            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    MTC0            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    OR              reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    XOR             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    NOR             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SLT             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SLTU            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SLL             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SRL             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SRA             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SLLV            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SRLV            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SRAV            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    JR              reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    JALR            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    BREAK           reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SYSCALL         reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    ERET            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    ADDI            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    ADDIU           reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    ANDI            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    ORI             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    XORI            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    LUI             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    LB              reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    LBU             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    LH              reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    LHU             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SB              reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SH              reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    LW              reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SW              reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    BEQ             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    BNE             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    BGEZ            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    BGTZ            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    BLEZ            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    BLTZ            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    BGEZAL          reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    BLTZAL          reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SLTI            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    SLTIU           reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    J               reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    JAL             reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    .               reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)
    $end            reduce using rule 69 (instruction_mtc0 -> MTC0 REG REG expression .)


state 250

    (119) instruction_lhu -> LHU REG expression ( . REG )

    REG             shift and go to state 285


state 251

    (125) instruction_bne -> BNE REG REG expression .

    VARIABLE        reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    ADD             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    ADDU            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SUB             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SUBU            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    AND             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    MULT            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    MULTU           reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    DIV             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    DIVU            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    MFHI            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    MFLO            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    MTHI            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    MTLO            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    MFC0            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    MTC0            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    OR              reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    XOR             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    NOR             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SLT             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SLTU            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SLL             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SRL             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SRA             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SLLV            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SRLV            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SRAV            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    JR              reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    JALR            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    BREAK           reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SYSCALL         reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    ERET            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    ADDI            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    ADDIU           reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    ANDI            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    ORI             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    XORI            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    LUI             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    LB              reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    LBU             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    LH              reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    LHU             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SB              reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SH              reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    LW              reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SW              reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    BEQ             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    BNE             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    BGEZ            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    BGTZ            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    BLEZ            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    BLTZ            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    BGEZAL          reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    BLTZAL          reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SLTI            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    SLTIU           reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    J               reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    JAL             reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    .               reduce using rule 125 (instruction_bne -> BNE REG REG expression .)
    $end            reduce using rule 125 (instruction_bne -> BNE REG REG expression .)


state 252

    (56) instruction_addu -> ADDU REG REG REG .

    VARIABLE        reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    ADD             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    ADDU            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SUB             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SUBU            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    AND             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    MULT            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    MULTU           reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    DIV             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    DIVU            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    MFHI            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    MFLO            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    MTHI            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    MTLO            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    MFC0            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    MTC0            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    OR              reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    XOR             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    NOR             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SLT             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SLTU            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SLL             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SRL             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SRA             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SLLV            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SRLV            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SRAV            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    JR              reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    JALR            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    BREAK           reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SYSCALL         reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    ERET            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    ADDI            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    ADDIU           reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    ANDI            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    ORI             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    XORI            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    LUI             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    LB              reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    LBU             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    LH              reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    LHU             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SB              reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SH              reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    LW              reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SW              reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    BEQ             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    BNE             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    BGEZ            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    BGTZ            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    BLEZ            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    BLTZ            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    BGEZAL          reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    BLTZAL          reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SLTI            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    SLTIU           reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    J               reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    JAL             reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    .               reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)
    $end            reduce using rule 56 (instruction_addu -> ADDU REG REG REG .)


state 253

    (78) instruction_sllv -> SLLV REG REG REG .

    VARIABLE        reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    ADD             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    ADDU            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SUB             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SUBU            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    AND             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    MULT            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    MULTU           reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    DIV             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    DIVU            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    MFHI            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    MFLO            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    MTHI            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    MTLO            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    MFC0            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    MTC0            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    OR              reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    XOR             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    NOR             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SLT             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SLTU            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SLL             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SRL             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SRA             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SLLV            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SRLV            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SRAV            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    JR              reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    JALR            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    BREAK           reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SYSCALL         reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    ERET            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    ADDI            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    ADDIU           reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    ANDI            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    ORI             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    XORI            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    LUI             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    LB              reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    LBU             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    LH              reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    LHU             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SB              reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SH              reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    LW              reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SW              reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    BEQ             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    BNE             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    BGEZ            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    BGTZ            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    BLEZ            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    BLTZ            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    BGEZAL          reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    BLTZAL          reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SLTI            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    SLTIU           reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    J               reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    JAL             reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    .               reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)
    $end            reduce using rule 78 (instruction_sllv -> SLLV REG REG REG .)


state 254

    (132) instruction_slti -> SLTI REG REG expression .

    VARIABLE        reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    ADD             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    ADDU            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SUB             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SUBU            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    AND             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    MULT            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    MULTU           reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    DIV             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    DIVU            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    MFHI            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    MFLO            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    MTHI            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    MTLO            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    MFC0            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    MTC0            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    OR              reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    XOR             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    NOR             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SLT             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SLTU            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SLL             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SRL             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SRA             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SLLV            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SRLV            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SRAV            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    JR              reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    JALR            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    BREAK           reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SYSCALL         reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    ERET            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    ADDI            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    ADDIU           reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    ANDI            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    ORI             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    XORI            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    LUI             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    LB              reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    LBU             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    LH              reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    LHU             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SB              reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SH              reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    LW              reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SW              reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    BEQ             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    BNE             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    BGEZ            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    BGTZ            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    BLEZ            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    BLTZ            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    BGEZAL          reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    BLTZAL          reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SLTI            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    SLTIU           reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    J               reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    JAL             reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    .               reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)
    $end            reduce using rule 132 (instruction_slti -> SLTI REG REG expression .)


state 255

    (74) instruction_sltu -> SLTU REG REG REG .

    VARIABLE        reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    ADD             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    ADDU            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SUB             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SUBU            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    AND             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    MULT            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    MULTU           reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    DIV             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    DIVU            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    MFHI            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    MFLO            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    MTHI            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    MTLO            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    MFC0            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    MTC0            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    OR              reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    XOR             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    NOR             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SLT             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SLTU            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SLL             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SRL             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SRA             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SLLV            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SRLV            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SRAV            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    JR              reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    JALR            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    BREAK           reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SYSCALL         reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    ERET            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    ADDI            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    ADDIU           reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    ANDI            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    ORI             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    XORI            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    LUI             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    LB              reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    LBU             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    LH              reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    LHU             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SB              reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SH              reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    LW              reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SW              reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    BEQ             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    BNE             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    BGEZ            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    BGTZ            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    BLEZ            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    BLTZ            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    BGEZAL          reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    BLTZAL          reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SLTI            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    SLTIU           reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    J               reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    JAL             reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    .               reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)
    $end            reduce using rule 74 (instruction_sltu -> SLTU REG REG REG .)


state 256

    (70) instruction_or -> OR REG REG REG .

    VARIABLE        reduce using rule 70 (instruction_or -> OR REG REG REG .)
    ADD             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    ADDU            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SUB             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SUBU            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    AND             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    MULT            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    MULTU           reduce using rule 70 (instruction_or -> OR REG REG REG .)
    DIV             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    DIVU            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    MFHI            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    MFLO            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    MTHI            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    MTLO            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    MFC0            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    MTC0            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    OR              reduce using rule 70 (instruction_or -> OR REG REG REG .)
    XOR             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    NOR             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SLT             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SLTU            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SLL             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SRL             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SRA             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SLLV            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SRLV            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SRAV            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    JR              reduce using rule 70 (instruction_or -> OR REG REG REG .)
    JALR            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    BREAK           reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SYSCALL         reduce using rule 70 (instruction_or -> OR REG REG REG .)
    ERET            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    ADDI            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    ADDIU           reduce using rule 70 (instruction_or -> OR REG REG REG .)
    ANDI            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    ORI             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    XORI            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    LUI             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    LB              reduce using rule 70 (instruction_or -> OR REG REG REG .)
    LBU             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    LH              reduce using rule 70 (instruction_or -> OR REG REG REG .)
    LHU             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SB              reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SH              reduce using rule 70 (instruction_or -> OR REG REG REG .)
    LW              reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SW              reduce using rule 70 (instruction_or -> OR REG REG REG .)
    BEQ             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    BNE             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    BGEZ            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    BGTZ            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    BLEZ            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    BLTZ            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    BGEZAL          reduce using rule 70 (instruction_or -> OR REG REG REG .)
    BLTZAL          reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SLTI            reduce using rule 70 (instruction_or -> OR REG REG REG .)
    SLTIU           reduce using rule 70 (instruction_or -> OR REG REG REG .)
    J               reduce using rule 70 (instruction_or -> OR REG REG REG .)
    JAL             reduce using rule 70 (instruction_or -> OR REG REG REG .)
    .               reduce using rule 70 (instruction_or -> OR REG REG REG .)
    $end            reduce using rule 70 (instruction_or -> OR REG REG REG .)


state 257

    (110) instruction_addi -> ADDI REG REG expression .

    VARIABLE        reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    ADD             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    ADDU            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SUB             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SUBU            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    AND             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    MULT            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    MULTU           reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    DIV             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    DIVU            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    MFHI            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    MFLO            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    MTHI            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    MTLO            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    MFC0            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    MTC0            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    OR              reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    XOR             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    NOR             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SLT             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SLTU            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SLL             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SRL             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SRA             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SLLV            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SRLV            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SRAV            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    JR              reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    JALR            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    BREAK           reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SYSCALL         reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    ERET            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    ADDI            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    ADDIU           reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    ANDI            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    ORI             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    XORI            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    LUI             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    LB              reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    LBU             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    LH              reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    LHU             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SB              reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SH              reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    LW              reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SW              reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    BEQ             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    BNE             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    BGEZ            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    BGTZ            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    BLEZ            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    BLTZ            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    BGEZAL          reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    BLTZAL          reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SLTI            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    SLTIU           reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    J               reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    JAL             reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    .               reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)
    $end            reduce using rule 110 (instruction_addi -> ADDI REG REG expression .)


state 258

    (124) instruction_beq -> BEQ REG REG expression .

    VARIABLE        reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    ADD             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    ADDU            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SUB             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SUBU            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    AND             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    MULT            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    MULTU           reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    DIV             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    DIVU            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    MFHI            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    MFLO            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    MTHI            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    MTLO            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    MFC0            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    MTC0            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    OR              reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    XOR             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    NOR             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SLT             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SLTU            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SLL             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SRL             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SRA             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SLLV            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SRLV            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SRAV            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    JR              reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    JALR            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    BREAK           reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SYSCALL         reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    ERET            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    ADDI            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    ADDIU           reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    ANDI            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    ORI             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    XORI            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    LUI             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    LB              reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    LBU             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    LH              reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    LHU             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SB              reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SH              reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    LW              reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SW              reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    BEQ             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    BNE             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    BGEZ            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    BGTZ            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    BLEZ            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    BLTZ            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    BGEZAL          reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    BLTZAL          reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SLTI            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    SLTIU           reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    J               reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    JAL             reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    .               reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)
    $end            reduce using rule 124 (instruction_beq -> BEQ REG REG expression .)


state 259

    (58) instruction_subu -> SUBU REG REG REG .

    VARIABLE        reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    ADD             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    ADDU            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SUB             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SUBU            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    AND             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    MULT            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    MULTU           reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    DIV             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    DIVU            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    MFHI            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    MFLO            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    MTHI            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    MTLO            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    MFC0            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    MTC0            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    OR              reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    XOR             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    NOR             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SLT             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SLTU            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SLL             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SRL             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SRA             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SLLV            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SRLV            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SRAV            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    JR              reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    JALR            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    BREAK           reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SYSCALL         reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    ERET            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    ADDI            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    ADDIU           reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    ANDI            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    ORI             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    XORI            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    LUI             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    LB              reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    LBU             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    LH              reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    LHU             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SB              reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SH              reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    LW              reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SW              reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    BEQ             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    BNE             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    BGEZ            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    BGTZ            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    BLEZ            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    BLTZ            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    BGEZAL          reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    BLTZAL          reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SLTI            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    SLTIU           reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    J               reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    JAL             reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    .               reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)
    $end            reduce using rule 58 (instruction_subu -> SUBU REG REG REG .)


state 260

    (59) instruction_and -> AND REG REG REG .

    VARIABLE        reduce using rule 59 (instruction_and -> AND REG REG REG .)
    ADD             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    ADDU            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SUB             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SUBU            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    AND             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    MULT            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    MULTU           reduce using rule 59 (instruction_and -> AND REG REG REG .)
    DIV             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    DIVU            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    MFHI            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    MFLO            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    MTHI            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    MTLO            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    MFC0            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    MTC0            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    OR              reduce using rule 59 (instruction_and -> AND REG REG REG .)
    XOR             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    NOR             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SLT             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SLTU            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SLL             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SRL             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SRA             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SLLV            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SRLV            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SRAV            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    JR              reduce using rule 59 (instruction_and -> AND REG REG REG .)
    JALR            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    BREAK           reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SYSCALL         reduce using rule 59 (instruction_and -> AND REG REG REG .)
    ERET            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    ADDI            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    ADDIU           reduce using rule 59 (instruction_and -> AND REG REG REG .)
    ANDI            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    ORI             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    XORI            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    LUI             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    LB              reduce using rule 59 (instruction_and -> AND REG REG REG .)
    LBU             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    LH              reduce using rule 59 (instruction_and -> AND REG REG REG .)
    LHU             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SB              reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SH              reduce using rule 59 (instruction_and -> AND REG REG REG .)
    LW              reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SW              reduce using rule 59 (instruction_and -> AND REG REG REG .)
    BEQ             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    BNE             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    BGEZ            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    BGTZ            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    BLEZ            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    BLTZ            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    BGEZAL          reduce using rule 59 (instruction_and -> AND REG REG REG .)
    BLTZAL          reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SLTI            reduce using rule 59 (instruction_and -> AND REG REG REG .)
    SLTIU           reduce using rule 59 (instruction_and -> AND REG REG REG .)
    J               reduce using rule 59 (instruction_and -> AND REG REG REG .)
    JAL             reduce using rule 59 (instruction_and -> AND REG REG REG .)
    .               reduce using rule 59 (instruction_and -> AND REG REG REG .)
    $end            reduce using rule 59 (instruction_and -> AND REG REG REG .)


state 261

    (72) instruction_nor -> NOR REG REG REG .

    VARIABLE        reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    ADD             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    ADDU            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SUB             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SUBU            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    AND             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    MULT            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    MULTU           reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    DIV             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    DIVU            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    MFHI            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    MFLO            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    MTHI            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    MTLO            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    MFC0            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    MTC0            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    OR              reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    XOR             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    NOR             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SLT             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SLTU            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SLL             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SRL             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SRA             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SLLV            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SRLV            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SRAV            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    JR              reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    JALR            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    BREAK           reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SYSCALL         reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    ERET            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    ADDI            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    ADDIU           reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    ANDI            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    ORI             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    XORI            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    LUI             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    LB              reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    LBU             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    LH              reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    LHU             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SB              reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SH              reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    LW              reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SW              reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    BEQ             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    BNE             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    BGEZ            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    BGTZ            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    BLEZ            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    BLTZ            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    BGEZAL          reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    BLTZAL          reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SLTI            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    SLTIU           reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    J               reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    JAL             reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    .               reduce using rule 72 (instruction_nor -> NOR REG REG REG .)
    $end            reduce using rule 72 (instruction_nor -> NOR REG REG REG .)


state 262

    (57) instruction_sub -> SUB REG REG REG .

    VARIABLE        reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    ADD             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    ADDU            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SUB             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SUBU            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    AND             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    MULT            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    MULTU           reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    DIV             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    DIVU            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    MFHI            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    MFLO            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    MTHI            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    MTLO            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    MFC0            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    MTC0            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    OR              reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    XOR             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    NOR             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SLT             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SLTU            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SLL             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SRL             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SRA             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SLLV            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SRLV            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SRAV            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    JR              reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    JALR            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    BREAK           reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SYSCALL         reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    ERET            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    ADDI            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    ADDIU           reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    ANDI            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    ORI             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    XORI            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    LUI             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    LB              reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    LBU             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    LH              reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    LHU             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SB              reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SH              reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    LW              reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SW              reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    BEQ             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    BNE             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    BGEZ            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    BGTZ            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    BLEZ            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    BLTZ            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    BGEZAL          reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    BLTZAL          reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SLTI            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    SLTIU           reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    J               reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    JAL             reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    .               reduce using rule 57 (instruction_sub -> SUB REG REG REG .)
    $end            reduce using rule 57 (instruction_sub -> SUB REG REG REG .)


state 263

    (112) instruction_andi -> ANDI REG REG expression .

    VARIABLE        reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    ADD             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    ADDU            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SUB             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SUBU            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    AND             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    MULT            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    MULTU           reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    DIV             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    DIVU            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    MFHI            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    MFLO            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    MTHI            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    MTLO            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    MFC0            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    MTC0            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    OR              reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    XOR             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    NOR             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SLT             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SLTU            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SLL             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SRL             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SRA             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SLLV            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SRLV            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SRAV            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    JR              reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    JALR            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    BREAK           reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SYSCALL         reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    ERET            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    ADDI            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    ADDIU           reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    ANDI            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    ORI             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    XORI            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    LUI             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    LB              reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    LBU             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    LH              reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    LHU             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SB              reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SH              reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    LW              reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SW              reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    BEQ             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    BNE             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    BGEZ            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    BGTZ            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    BLEZ            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    BLTZ            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    BGEZAL          reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    BLTZAL          reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SLTI            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    SLTIU           reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    J               reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    JAL             reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    .               reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)
    $end            reduce using rule 112 (instruction_andi -> ANDI REG REG expression .)


state 264

    (77) instruction_sra -> SRA REG REG expression .

    VARIABLE        reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    ADD             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    ADDU            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SUB             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SUBU            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    AND             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    MULT            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    MULTU           reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    DIV             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    DIVU            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    MFHI            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    MFLO            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    MTHI            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    MTLO            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    MFC0            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    MTC0            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    OR              reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    XOR             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    NOR             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SLT             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SLTU            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SLL             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SRL             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SRA             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SLLV            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SRLV            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SRAV            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    JR              reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    JALR            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    BREAK           reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SYSCALL         reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    ERET            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    ADDI            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    ADDIU           reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    ANDI            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    ORI             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    XORI            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    LUI             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    LB              reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    LBU             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    LH              reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    LHU             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SB              reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SH              reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    LW              reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SW              reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    BEQ             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    BNE             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    BGEZ            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    BGTZ            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    BLEZ            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    BLTZ            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    BGEZAL          reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    BLTZAL          reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SLTI            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    SLTIU           reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    J               reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    JAL             reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    .               reduce using rule 77 (instruction_sra -> SRA REG REG expression .)
    $end            reduce using rule 77 (instruction_sra -> SRA REG REG expression .)


state 265

    (76) instruction_srl -> SRL REG REG expression .

    VARIABLE        reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    ADD             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    ADDU            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SUB             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SUBU            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    AND             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    MULT            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    MULTU           reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    DIV             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    DIVU            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    MFHI            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    MFLO            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    MTHI            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    MTLO            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    MFC0            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    MTC0            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    OR              reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    XOR             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    NOR             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SLT             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SLTU            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SLL             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SRL             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SRA             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SLLV            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SRLV            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SRAV            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    JR              reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    JALR            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    BREAK           reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SYSCALL         reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    ERET            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    ADDI            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    ADDIU           reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    ANDI            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    ORI             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    XORI            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    LUI             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    LB              reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    LBU             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    LH              reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    LHU             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SB              reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SH              reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    LW              reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SW              reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    BEQ             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    BNE             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    BGEZ            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    BGTZ            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    BLEZ            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    BLTZ            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    BGEZAL          reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    BLTZAL          reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SLTI            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    SLTIU           reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    J               reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    JAL             reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    .               reduce using rule 76 (instruction_srl -> SRL REG REG expression .)
    $end            reduce using rule 76 (instruction_srl -> SRL REG REG expression .)


state 266

    (55) instruction_add -> ADD REG REG REG .

    VARIABLE        reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    ADD             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    ADDU            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SUB             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SUBU            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    AND             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    MULT            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    MULTU           reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    DIV             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    DIVU            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    MFHI            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    MFLO            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    MTHI            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    MTLO            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    MFC0            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    MTC0            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    OR              reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    XOR             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    NOR             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SLT             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SLTU            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SLL             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SRL             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SRA             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SLLV            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SRLV            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SRAV            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    JR              reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    JALR            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    BREAK           reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SYSCALL         reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    ERET            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    ADDI            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    ADDIU           reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    ANDI            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    ORI             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    XORI            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    LUI             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    LB              reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    LBU             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    LH              reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    LHU             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SB              reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SH              reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    LW              reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SW              reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    BEQ             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    BNE             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    BGEZ            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    BGTZ            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    BLEZ            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    BLTZ            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    BGEZAL          reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    BLTZAL          reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SLTI            reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    SLTIU           reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    J               reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    JAL             reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    .               reduce using rule 55 (instruction_add -> ADD REG REG REG .)
    $end            reduce using rule 55 (instruction_add -> ADD REG REG REG .)


state 267

    (114) instruction_xori -> XORI REG REG expression .

    VARIABLE        reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    ADD             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    ADDU            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SUB             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SUBU            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    AND             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    MULT            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    MULTU           reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    DIV             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    DIVU            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    MFHI            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    MFLO            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    MTHI            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    MTLO            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    MFC0            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    MTC0            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    OR              reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    XOR             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    NOR             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SLT             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SLTU            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SLL             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SRL             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SRA             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SLLV            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SRLV            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SRAV            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    JR              reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    JALR            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    BREAK           reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SYSCALL         reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    ERET            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    ADDI            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    ADDIU           reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    ANDI            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    ORI             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    XORI            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    LUI             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    LB              reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    LBU             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    LH              reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    LHU             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SB              reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SH              reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    LW              reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SW              reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    BEQ             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    BNE             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    BGEZ            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    BGTZ            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    BLEZ            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    BLTZ            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    BGEZAL          reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    BLTZAL          reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SLTI            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    SLTIU           reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    J               reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    JAL             reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    .               reduce using rule 114 (instruction_xori -> XORI REG REG expression .)
    $end            reduce using rule 114 (instruction_xori -> XORI REG REG expression .)


state 268

    (133) instruction_sltiu -> SLTIU REG REG expression .

    VARIABLE        reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    ADD             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    ADDU            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SUB             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SUBU            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    AND             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    MULT            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    MULTU           reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    DIV             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    DIVU            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    MFHI            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    MFLO            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    MTHI            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    MTLO            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    MFC0            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    MTC0            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    OR              reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    XOR             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    NOR             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SLT             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SLTU            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SLL             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SRL             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SRA             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SLLV            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SRLV            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SRAV            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    JR              reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    JALR            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    BREAK           reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SYSCALL         reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    ERET            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    ADDI            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    ADDIU           reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    ANDI            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    ORI             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    XORI            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    LUI             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    LB              reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    LBU             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    LH              reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    LHU             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SB              reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SH              reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    LW              reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SW              reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    BEQ             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    BNE             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    BGEZ            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    BGTZ            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    BLEZ            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    BLTZ            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    BGEZAL          reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    BLTZAL          reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SLTI            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    SLTIU           reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    J               reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    JAL             reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    .               reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)
    $end            reduce using rule 133 (instruction_sltiu -> SLTIU REG REG expression .)


state 269

    (123) instruction_sw -> SW REG expression ( . REG )

    REG             shift and go to state 286


state 270

    (121) instruction_sh -> SH REG expression ( . REG )

    REG             shift and go to state 287


state 271

    (79) instruction_srlv -> SRLV REG REG REG .

    VARIABLE        reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    ADD             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    ADDU            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SUB             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SUBU            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    AND             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    MULT            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    MULTU           reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    DIV             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    DIVU            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    MFHI            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    MFLO            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    MTHI            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    MTLO            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    MFC0            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    MTC0            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    OR              reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    XOR             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    NOR             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SLT             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SLTU            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SLL             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SRL             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SRA             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SLLV            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SRLV            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SRAV            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    JR              reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    JALR            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    BREAK           reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SYSCALL         reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    ERET            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    ADDI            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    ADDIU           reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    ANDI            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    ORI             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    XORI            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    LUI             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    LB              reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    LBU             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    LH              reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    LHU             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SB              reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SH              reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    LW              reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SW              reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    BEQ             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    BNE             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    BGEZ            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    BGTZ            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    BLEZ            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    BLTZ            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    BGEZAL          reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    BLTZAL          reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SLTI            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    SLTIU           reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    J               reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    JAL             reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    .               reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)
    $end            reduce using rule 79 (instruction_srlv -> SRLV REG REG REG .)


state 272

    (113) instruction_ori -> ORI REG REG expression .

    VARIABLE        reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    ADD             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    ADDU            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SUB             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SUBU            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    AND             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    MULT            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    MULTU           reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    DIV             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    DIVU            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    MFHI            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    MFLO            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    MTHI            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    MTLO            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    MFC0            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    MTC0            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    OR              reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    XOR             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    NOR             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SLT             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SLTU            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SLL             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SRL             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SRA             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SLLV            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SRLV            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SRAV            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    JR              reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    JALR            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    BREAK           reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SYSCALL         reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    ERET            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    ADDI            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    ADDIU           reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    ANDI            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    ORI             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    XORI            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    LUI             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    LB              reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    LBU             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    LH              reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    LHU             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SB              reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SH              reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    LW              reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SW              reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    BEQ             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    BNE             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    BGEZ            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    BGTZ            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    BLEZ            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    BLTZ            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    BGEZAL          reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    BLTZAL          reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SLTI            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    SLTIU           reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    J               reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    JAL             reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    .               reduce using rule 113 (instruction_ori -> ORI REG REG expression .)
    $end            reduce using rule 113 (instruction_ori -> ORI REG REG expression .)


state 273

    (120) instruction_sb -> SB REG expression ( . REG )

    REG             shift and go to state 288


state 274

    (80) instruction_srav -> SRAV REG REG REG .

    VARIABLE        reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    ADD             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    ADDU            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SUB             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SUBU            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    AND             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    MULT            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    MULTU           reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    DIV             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    DIVU            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    MFHI            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    MFLO            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    MTHI            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    MTLO            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    MFC0            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    MTC0            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    OR              reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    XOR             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    NOR             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SLT             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SLTU            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SLL             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SRL             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SRA             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SLLV            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SRLV            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SRAV            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    JR              reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    JALR            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    BREAK           reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SYSCALL         reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    ERET            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    ADDI            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    ADDIU           reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    ANDI            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    ORI             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    XORI            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    LUI             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    LB              reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    LBU             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    LH              reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    LHU             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SB              reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SH              reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    LW              reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SW              reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    BEQ             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    BNE             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    BGEZ            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    BGTZ            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    BLEZ            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    BLTZ            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    BGEZAL          reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    BLTZAL          reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SLTI            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    SLTIU           reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    J               reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    JAL             reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    .               reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)
    $end            reduce using rule 80 (instruction_srav -> SRAV REG REG REG .)


state 275

    (116) instruction_lb -> LB REG expression ( . REG )

    REG             shift and go to state 289


state 276

    (118) instruction_lh -> LH REG expression ( . REG )

    REG             shift and go to state 290


state 277

    (122) instruction_lw -> LW REG expression ( . REG )

    REG             shift and go to state 291


state 278

    (111) instruction_addiu -> ADDIU REG REG expression .

    VARIABLE        reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    ADD             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    ADDU            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SUB             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SUBU            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    AND             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    MULT            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    MULTU           reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    DIV             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    DIVU            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    MFHI            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    MFLO            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    MTHI            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    MTLO            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    MFC0            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    MTC0            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    OR              reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    XOR             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    NOR             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SLT             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SLTU            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SLL             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SRL             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SRA             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SLLV            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SRLV            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SRAV            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    JR              reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    JALR            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    BREAK           reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SYSCALL         reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    ERET            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    ADDI            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    ADDIU           reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    ANDI            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    ORI             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    XORI            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    LUI             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    LB              reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    LBU             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    LH              reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    LHU             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SB              reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SH              reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    LW              reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SW              reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    BEQ             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    BNE             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    BGEZ            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    BGTZ            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    BLEZ            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    BLTZ            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    BGEZAL          reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    BLTZAL          reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SLTI            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    SLTIU           reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    J               reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    JAL             reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    .               reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)
    $end            reduce using rule 111 (instruction_addiu -> ADDIU REG REG expression .)


state 279

    (71) instruction_xor -> XOR REG REG REG .

    VARIABLE        reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    ADD             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    ADDU            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SUB             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SUBU            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    AND             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    MULT            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    MULTU           reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    DIV             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    DIVU            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    MFHI            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    MFLO            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    MTHI            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    MTLO            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    MFC0            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    MTC0            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    OR              reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    XOR             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    NOR             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SLT             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SLTU            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SLL             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SRL             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SRA             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SLLV            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SRLV            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SRAV            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    JR              reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    JALR            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    BREAK           reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SYSCALL         reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    ERET            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    ADDI            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    ADDIU           reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    ANDI            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    ORI             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    XORI            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    LUI             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    LB              reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    LBU             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    LH              reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    LHU             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SB              reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SH              reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    LW              reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SW              reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    BEQ             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    BNE             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    BGEZ            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    BGTZ            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    BLEZ            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    BLTZ            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    BGEZAL          reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    BLTZAL          reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SLTI            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    SLTIU           reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    J               reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    JAL             reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    .               reduce using rule 71 (instruction_xor -> XOR REG REG REG .)
    $end            reduce using rule 71 (instruction_xor -> XOR REG REG REG .)


state 280

    (73) instruction_slt -> SLT REG REG REG .

    VARIABLE        reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    ADD             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    ADDU            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SUB             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SUBU            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    AND             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    MULT            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    MULTU           reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    DIV             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    DIVU            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    MFHI            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    MFLO            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    MTHI            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    MTLO            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    MFC0            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    MTC0            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    OR              reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    XOR             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    NOR             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SLT             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SLTU            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SLL             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SRL             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SRA             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SLLV            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SRLV            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SRAV            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    JR              reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    JALR            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    BREAK           reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SYSCALL         reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    ERET            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    ADDI            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    ADDIU           reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    ANDI            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    ORI             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    XORI            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    LUI             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    LB              reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    LBU             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    LH              reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    LHU             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SB              reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SH              reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    LW              reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SW              reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    BEQ             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    BNE             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    BGEZ            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    BGTZ            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    BLEZ            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    BLTZ            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    BGEZAL          reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    BLTZAL          reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SLTI            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    SLTIU           reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    J               reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    JAL             reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    .               reduce using rule 73 (instruction_slt -> SLT REG REG REG .)
    $end            reduce using rule 73 (instruction_slt -> SLT REG REG REG .)


state 281

    (75) instruction_sll -> SLL REG REG expression .

    VARIABLE        reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    ADD             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    ADDU            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SUB             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SUBU            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    AND             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    MULT            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    MULTU           reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    DIV             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    DIVU            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    MFHI            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    MFLO            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    MTHI            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    MTLO            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    MFC0            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    MTC0            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    OR              reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    XOR             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    NOR             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SLT             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SLTU            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SLL             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SRL             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SRA             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SLLV            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SRLV            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SRAV            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    JR              reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    JALR            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    BREAK           reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SYSCALL         reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    ERET            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    ADDI            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    ADDIU           reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    ANDI            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    ORI             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    XORI            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    LUI             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    LB              reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    LBU             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    LH              reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    LHU             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SB              reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SH              reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    LW              reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SW              reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    BEQ             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    BNE             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    BGEZ            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    BGTZ            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    BLEZ            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    BLTZ            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    BGEZAL          reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    BLTZAL          reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SLTI            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    SLTIU           reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    J               reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    JAL             reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    .               reduce using rule 75 (instruction_sll -> SLL REG REG expression .)
    $end            reduce using rule 75 (instruction_sll -> SLL REG REG expression .)


state 282

    (68) instruction_mfc0 -> MFC0 REG REG expression .

    VARIABLE        reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    ADD             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    ADDU            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SUB             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SUBU            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    AND             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    MULT            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    MULTU           reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    DIV             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    DIVU            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    MFHI            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    MFLO            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    MTHI            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    MTLO            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    MFC0            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    MTC0            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    OR              reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    XOR             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    NOR             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SLT             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SLTU            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SLL             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SRL             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SRA             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SLLV            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SRLV            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SRAV            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    JR              reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    JALR            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    BREAK           reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SYSCALL         reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    ERET            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    ADDI            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    ADDIU           reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    ANDI            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    ORI             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    XORI            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    LUI             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    LB              reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    LBU             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    LH              reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    LHU             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SB              reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SH              reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    LW              reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SW              reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    BEQ             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    BNE             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    BGEZ            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    BGTZ            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    BLEZ            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    BLTZ            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    BGEZAL          reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    BLTZAL          reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SLTI            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    SLTIU           reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    J               reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    JAL             reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    .               reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)
    $end            reduce using rule 68 (instruction_mfc0 -> MFC0 REG REG expression .)


state 283

    (7) define_data -> VARIABLE : . . WORDTYPE data

    WORDTYPE        shift and go to state 292


state 284

    (117) instruction_lbu -> LBU REG expression ( REG . )

    )               shift and go to state 293


state 285

    (119) instruction_lhu -> LHU REG expression ( REG . )

    )               shift and go to state 294


state 286

    (123) instruction_sw -> SW REG expression ( REG . )

    )               shift and go to state 295


state 287

    (121) instruction_sh -> SH REG expression ( REG . )

    )               shift and go to state 296


state 288

    (120) instruction_sb -> SB REG expression ( REG . )

    )               shift and go to state 297


state 289

    (116) instruction_lb -> LB REG expression ( REG . )

    )               shift and go to state 298


state 290

    (118) instruction_lh -> LH REG expression ( REG . )

    )               shift and go to state 299


state 291

    (122) instruction_lw -> LW REG expression ( REG . )

    )               shift and go to state 300


state 292

    (7) define_data -> VARIABLE : . WORDTYPE . data
    (8) data -> . VARIABLE
    (9) data -> . NUMBER

    VARIABLE        shift and go to state 302
    NUMBER          shift and go to state 301

    data                           shift and go to state 303

state 293

    (117) instruction_lbu -> LBU REG expression ( REG ) .

    VARIABLE        reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    ADD             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    ADDU            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SUB             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SUBU            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    AND             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    MULT            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    MULTU           reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    DIV             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    DIVU            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    MFHI            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    MFLO            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    MTHI            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    MTLO            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    MFC0            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    MTC0            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    OR              reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    XOR             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    NOR             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SLT             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SLTU            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SLL             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SRL             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SRA             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SLLV            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SRLV            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SRAV            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    JR              reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    JALR            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    BREAK           reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SYSCALL         reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    ERET            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    ADDI            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    ADDIU           reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    ANDI            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    ORI             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    XORI            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    LUI             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    LB              reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    LBU             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    LH              reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    LHU             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SB              reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SH              reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    LW              reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SW              reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    BEQ             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    BNE             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    BGEZ            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    BGTZ            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    BLEZ            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    BLTZ            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    BGEZAL          reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    BLTZAL          reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SLTI            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    SLTIU           reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    J               reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    JAL             reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    .               reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)
    $end            reduce using rule 117 (instruction_lbu -> LBU REG expression ( REG ) .)


state 294

    (119) instruction_lhu -> LHU REG expression ( REG ) .

    VARIABLE        reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    ADD             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    ADDU            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SUB             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SUBU            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    AND             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    MULT            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    MULTU           reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    DIV             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    DIVU            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    MFHI            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    MFLO            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    MTHI            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    MTLO            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    MFC0            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    MTC0            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    OR              reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    XOR             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    NOR             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SLT             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SLTU            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SLL             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SRL             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SRA             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SLLV            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SRLV            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SRAV            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    JR              reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    JALR            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    BREAK           reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SYSCALL         reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    ERET            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    ADDI            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    ADDIU           reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    ANDI            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    ORI             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    XORI            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    LUI             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    LB              reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    LBU             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    LH              reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    LHU             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SB              reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SH              reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    LW              reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SW              reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    BEQ             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    BNE             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    BGEZ            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    BGTZ            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    BLEZ            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    BLTZ            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    BGEZAL          reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    BLTZAL          reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SLTI            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    SLTIU           reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    J               reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    JAL             reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    .               reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)
    $end            reduce using rule 119 (instruction_lhu -> LHU REG expression ( REG ) .)


state 295

    (123) instruction_sw -> SW REG expression ( REG ) .

    VARIABLE        reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    ADD             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    ADDU            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SUB             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SUBU            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    AND             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    MULT            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    MULTU           reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    DIV             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    DIVU            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    MFHI            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    MFLO            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    MTHI            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    MTLO            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    MFC0            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    MTC0            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    OR              reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    XOR             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    NOR             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SLT             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SLTU            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SLL             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SRL             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SRA             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SLLV            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SRLV            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SRAV            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    JR              reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    JALR            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    BREAK           reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SYSCALL         reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    ERET            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    ADDI            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    ADDIU           reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    ANDI            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    ORI             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    XORI            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    LUI             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    LB              reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    LBU             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    LH              reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    LHU             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SB              reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SH              reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    LW              reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SW              reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    BEQ             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    BNE             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    BGEZ            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    BGTZ            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    BLEZ            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    BLTZ            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    BGEZAL          reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    BLTZAL          reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SLTI            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    SLTIU           reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    J               reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    JAL             reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    .               reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)
    $end            reduce using rule 123 (instruction_sw -> SW REG expression ( REG ) .)


state 296

    (121) instruction_sh -> SH REG expression ( REG ) .

    VARIABLE        reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    ADD             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    ADDU            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SUB             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SUBU            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    AND             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    MULT            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    MULTU           reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    DIV             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    DIVU            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    MFHI            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    MFLO            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    MTHI            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    MTLO            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    MFC0            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    MTC0            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    OR              reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    XOR             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    NOR             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SLT             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SLTU            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SLL             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SRL             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SRA             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SLLV            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SRLV            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SRAV            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    JR              reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    JALR            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    BREAK           reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SYSCALL         reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    ERET            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    ADDI            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    ADDIU           reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    ANDI            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    ORI             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    XORI            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    LUI             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    LB              reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    LBU             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    LH              reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    LHU             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SB              reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SH              reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    LW              reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SW              reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    BEQ             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    BNE             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    BGEZ            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    BGTZ            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    BLEZ            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    BLTZ            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    BGEZAL          reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    BLTZAL          reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SLTI            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    SLTIU           reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    J               reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    JAL             reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    .               reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)
    $end            reduce using rule 121 (instruction_sh -> SH REG expression ( REG ) .)


state 297

    (120) instruction_sb -> SB REG expression ( REG ) .

    VARIABLE        reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    ADD             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    ADDU            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SUB             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SUBU            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    AND             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    MULT            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    MULTU           reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    DIV             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    DIVU            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    MFHI            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    MFLO            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    MTHI            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    MTLO            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    MFC0            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    MTC0            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    OR              reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    XOR             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    NOR             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SLT             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SLTU            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SLL             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SRL             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SRA             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SLLV            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SRLV            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SRAV            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    JR              reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    JALR            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    BREAK           reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SYSCALL         reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    ERET            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    ADDI            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    ADDIU           reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    ANDI            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    ORI             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    XORI            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    LUI             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    LB              reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    LBU             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    LH              reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    LHU             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SB              reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SH              reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    LW              reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SW              reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    BEQ             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    BNE             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    BGEZ            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    BGTZ            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    BLEZ            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    BLTZ            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    BGEZAL          reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    BLTZAL          reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SLTI            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    SLTIU           reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    J               reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    JAL             reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    .               reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)
    $end            reduce using rule 120 (instruction_sb -> SB REG expression ( REG ) .)


state 298

    (116) instruction_lb -> LB REG expression ( REG ) .

    VARIABLE        reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    ADD             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    ADDU            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SUB             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SUBU            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    AND             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    MULT            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    MULTU           reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    DIV             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    DIVU            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    MFHI            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    MFLO            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    MTHI            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    MTLO            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    MFC0            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    MTC0            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    OR              reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    XOR             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    NOR             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SLT             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SLTU            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SLL             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SRL             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SRA             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SLLV            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SRLV            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SRAV            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    JR              reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    JALR            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    BREAK           reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SYSCALL         reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    ERET            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    ADDI            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    ADDIU           reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    ANDI            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    ORI             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    XORI            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    LUI             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    LB              reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    LBU             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    LH              reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    LHU             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SB              reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SH              reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    LW              reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SW              reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    BEQ             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    BNE             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    BGEZ            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    BGTZ            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    BLEZ            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    BLTZ            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    BGEZAL          reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    BLTZAL          reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SLTI            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    SLTIU           reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    J               reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    JAL             reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    .               reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)
    $end            reduce using rule 116 (instruction_lb -> LB REG expression ( REG ) .)


state 299

    (118) instruction_lh -> LH REG expression ( REG ) .

    VARIABLE        reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    ADD             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    ADDU            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SUB             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SUBU            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    AND             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    MULT            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    MULTU           reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    DIV             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    DIVU            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    MFHI            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    MFLO            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    MTHI            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    MTLO            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    MFC0            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    MTC0            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    OR              reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    XOR             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    NOR             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SLT             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SLTU            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SLL             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SRL             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SRA             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SLLV            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SRLV            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SRAV            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    JR              reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    JALR            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    BREAK           reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SYSCALL         reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    ERET            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    ADDI            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    ADDIU           reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    ANDI            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    ORI             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    XORI            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    LUI             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    LB              reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    LBU             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    LH              reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    LHU             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SB              reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SH              reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    LW              reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SW              reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    BEQ             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    BNE             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    BGEZ            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    BGTZ            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    BLEZ            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    BLTZ            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    BGEZAL          reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    BLTZAL          reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SLTI            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    SLTIU           reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    J               reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    JAL             reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    .               reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)
    $end            reduce using rule 118 (instruction_lh -> LH REG expression ( REG ) .)


state 300

    (122) instruction_lw -> LW REG expression ( REG ) .

    VARIABLE        reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    ADD             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    ADDU            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SUB             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SUBU            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    AND             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    MULT            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    MULTU           reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    DIV             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    DIVU            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    MFHI            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    MFLO            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    MTHI            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    MTLO            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    MFC0            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    MTC0            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    OR              reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    XOR             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    NOR             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SLT             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SLTU            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SLL             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SRL             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SRA             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SLLV            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SRLV            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SRAV            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    JR              reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    JALR            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    BREAK           reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SYSCALL         reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    ERET            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    ADDI            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    ADDIU           reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    ANDI            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    ORI             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    XORI            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    LUI             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    LB              reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    LBU             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    LH              reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    LHU             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SB              reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SH              reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    LW              reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SW              reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    BEQ             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    BNE             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    BGEZ            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    BGTZ            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    BLEZ            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    BLTZ            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    BGEZAL          reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    BLTZAL          reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SLTI            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    SLTIU           reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    J               reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    JAL             reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    .               reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)
    $end            reduce using rule 122 (instruction_lw -> LW REG expression ( REG ) .)


state 301

    (9) data -> NUMBER .

    VARIABLE        reduce using rule 9 (data -> NUMBER .)
    .               reduce using rule 9 (data -> NUMBER .)


state 302

    (8) data -> VARIABLE .

    VARIABLE        reduce using rule 8 (data -> VARIABLE .)
    .               reduce using rule 8 (data -> VARIABLE .)


state 303

    (7) define_data -> VARIABLE : . WORDTYPE data .

    VARIABLE        reduce using rule 7 (define_data -> VARIABLE : . WORDTYPE data .)
    .               reduce using rule 7 (define_data -> VARIABLE : . WORDTYPE data .)

