5 14 301 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vpi (covered_vpi.v) 2 -o (instance7.cdd) 2 -y (./lib) 2 -v (instance7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 instance7.v 1 19 1
1 a 1 3 70004 1 0 0 0 1 17 0 1 0 1 0 0
3 0 foo "main.f" 0 ./lib/foo.v 1 7 1
1 a 2 3 a 1 0 0 0 1 17 1 1 0 1 0 0
3 0 bar "main.f.b" 0 ./lib/foo.v 18 24 1
1 a 3 20 6 1 0 0 0 1 17 1 1 0 1 0 0
3 0 dude "main.f.b.d" 0 ./lib/foo.v 9 16 1
2 1 14 14 f0012 0 0 21010 0 0 1 16 0 0
2 2 14 14 b000b 0 1 1000 0 0 1 1 a
2 3 14 14 b0012 0 8 1024 1 2 1 18 0 1 0 0 0 0
2 4 14 14 70007 0 1 1400 0 0 1 1 b
2 5 14 14 70012 1 35 22 3 4
1 a 4 11 a 1 0 0 0 1 17 1 1 0 1 0 0
1 b 5 12 6000d 1 0 0 0 1 17 1 1 0 0 0 0
4 5 f 5 5
3 1 main.u$0 "main.u$0" 0 instance7.v 7 17 1
