{
  "module_name": "phy-qcom-qmp-combo.c",
  "hash_id": "2b1a6431deb43aec09dfdd3d2d9d5ee27d7c97018dbe4d4ec87b7c361808eafd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-combo.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/delay.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/iopoll.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/phy/phy.h>\n#include <linux/platform_device.h>\n#include <linux/regulator/consumer.h>\n#include <linux/reset.h>\n#include <linux/slab.h>\n#include <linux/usb/typec.h>\n#include <linux/usb/typec_mux.h>\n\n#include <drm/drm_bridge.h>\n\n#include <dt-bindings/phy/phy-qcom-qmp.h>\n\n#include \"phy-qcom-qmp.h\"\n#include \"phy-qcom-qmp-pcs-misc-v3.h\"\n#include \"phy-qcom-qmp-pcs-usb-v4.h\"\n#include \"phy-qcom-qmp-pcs-usb-v5.h\"\n#include \"phy-qcom-qmp-pcs-usb-v6.h\"\n\n \n#define SW_RESET\t\t\t\tBIT(0)\n \n#define SW_PWRDN\t\t\t\tBIT(0)\n \n#define SERDES_START\t\t\t\tBIT(0)\n#define PCS_START\t\t\t\tBIT(1)\n \n#define PHYSTATUS\t\t\t\tBIT(6)\n\n \n \n#define SW_DPPHY_RESET\t\t\t\tBIT(0)\n \n#define SW_DPPHY_RESET_MUX\t\t\tBIT(1)\n \n#define SW_USB3PHY_RESET\t\t\tBIT(2)\n \n#define SW_USB3PHY_RESET_MUX\t\t\tBIT(3)\n\n \n#define USB3_MODE\t\t\t\tBIT(0)  \n#define DP_MODE\t\t\t\t\tBIT(1)  \n\n \n#define ARCVR_DTCT_EN\t\t\t\tBIT(0)\n#define ALFPS_DTCT_EN\t\t\t\tBIT(1)\n#define ARCVR_DTCT_EVENT_SEL\t\t\tBIT(4)\n\n \n#define IRQ_CLEAR\t\t\t\tBIT(0)\n\n \n#define CLAMP_EN\t\t\t\tBIT(0)  \n\n \n#define SW_PORTSELECT_VAL\t\t\tBIT(0)\n#define SW_PORTSELECT_MUX\t\t\tBIT(1)\n\n#define PHY_INIT_COMPLETE_TIMEOUT\t\t10000\n\nstruct qmp_phy_init_tbl {\n\tunsigned int offset;\n\tunsigned int val;\n\t \n\tu8 lane_mask;\n};\n\n#define QMP_PHY_INIT_CFG(o, v)\t\t\\\n\t{\t\t\t\t\\\n\t\t.offset = o,\t\t\\\n\t\t.val = v,\t\t\\\n\t\t.lane_mask = 0xff,\t\\\n\t}\n\n#define QMP_PHY_INIT_CFG_LANE(o, v, l)\t\\\n\t{\t\t\t\t\\\n\t\t.offset = o,\t\t\\\n\t\t.val = v,\t\t\\\n\t\t.lane_mask = l,\t\t\\\n\t}\n\n \nenum qphy_reg_layout {\n\t \n\tQPHY_SW_RESET,\n\tQPHY_START_CTRL,\n\tQPHY_PCS_STATUS,\n\tQPHY_PCS_AUTONOMOUS_MODE_CTRL,\n\tQPHY_PCS_LFPS_RXTERM_IRQ_CLEAR,\n\tQPHY_PCS_POWER_DOWN_CONTROL,\n\n\tQPHY_COM_RESETSM_CNTRL,\n\tQPHY_COM_C_READY_STATUS,\n\tQPHY_COM_CMN_STATUS,\n\tQPHY_COM_BIAS_EN_CLKBUFLR_EN,\n\n\tQPHY_DP_PHY_STATUS,\n\n\tQPHY_TX_TX_POL_INV,\n\tQPHY_TX_TX_DRV_LVL,\n\tQPHY_TX_TX_EMP_POST1_LVL,\n\tQPHY_TX_HIGHZ_DRVR_EN,\n\tQPHY_TX_TRANSCEIVER_BIAS_EN,\n\n\t \n\tQPHY_LAYOUT_SIZE\n};\n\nstatic const unsigned int qmp_v3_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V3_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V3_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V3_PCS_PCS_STATUS,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V3_PCS_POWER_DOWN_CONTROL,\n\t[QPHY_PCS_AUTONOMOUS_MODE_CTRL]\t= QPHY_V3_PCS_AUTONOMOUS_MODE_CTRL,\n\t[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] = QPHY_V3_PCS_LFPS_RXTERM_IRQ_CLEAR,\n\n\t[QPHY_COM_RESETSM_CNTRL]\t= QSERDES_V3_COM_RESETSM_CNTRL,\n\t[QPHY_COM_C_READY_STATUS]\t= QSERDES_V3_COM_C_READY_STATUS,\n\t[QPHY_COM_CMN_STATUS]\t\t= QSERDES_V3_COM_CMN_STATUS,\n\t[QPHY_COM_BIAS_EN_CLKBUFLR_EN]\t= QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN,\n\n\t[QPHY_DP_PHY_STATUS]\t\t= QSERDES_V3_DP_PHY_STATUS,\n\n\t[QPHY_TX_TX_POL_INV]\t\t= QSERDES_V3_TX_TX_POL_INV,\n\t[QPHY_TX_TX_DRV_LVL]\t\t= QSERDES_V3_TX_TX_DRV_LVL,\n\t[QPHY_TX_TX_EMP_POST1_LVL]\t= QSERDES_V3_TX_TX_EMP_POST1_LVL,\n\t[QPHY_TX_HIGHZ_DRVR_EN]\t\t= QSERDES_V3_TX_HIGHZ_DRVR_EN,\n\t[QPHY_TX_TRANSCEIVER_BIAS_EN]\t= QSERDES_V3_TX_TRANSCEIVER_BIAS_EN,\n};\n\nstatic const unsigned int qmp_v45_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V4_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V4_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V4_PCS_PCS_STATUS1,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V4_PCS_POWER_DOWN_CONTROL,\n\n\t \n\t[QPHY_PCS_AUTONOMOUS_MODE_CTRL]\t= QPHY_V4_PCS_USB3_AUTONOMOUS_MODE_CTRL,\n\t[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] = QPHY_V4_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR,\n\n\t[QPHY_COM_RESETSM_CNTRL]\t= QSERDES_V4_COM_RESETSM_CNTRL,\n\t[QPHY_COM_C_READY_STATUS]\t= QSERDES_V4_COM_C_READY_STATUS,\n\t[QPHY_COM_CMN_STATUS]\t\t= QSERDES_V4_COM_CMN_STATUS,\n\t[QPHY_COM_BIAS_EN_CLKBUFLR_EN]\t= QSERDES_V4_COM_BIAS_EN_CLKBUFLR_EN,\n\n\t[QPHY_DP_PHY_STATUS]\t\t= QSERDES_V4_DP_PHY_STATUS,\n\n\t[QPHY_TX_TX_POL_INV]\t\t= QSERDES_V4_TX_TX_POL_INV,\n\t[QPHY_TX_TX_DRV_LVL]\t\t= QSERDES_V4_TX_TX_DRV_LVL,\n\t[QPHY_TX_TX_EMP_POST1_LVL]\t= QSERDES_V4_TX_TX_EMP_POST1_LVL,\n\t[QPHY_TX_HIGHZ_DRVR_EN]\t\t= QSERDES_V4_TX_HIGHZ_DRVR_EN,\n\t[QPHY_TX_TRANSCEIVER_BIAS_EN]\t= QSERDES_V4_TX_TRANSCEIVER_BIAS_EN,\n};\n\nstatic const unsigned int qmp_v5_5nm_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V5_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V5_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V5_PCS_PCS_STATUS1,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V5_PCS_POWER_DOWN_CONTROL,\n\n\t \n\t[QPHY_PCS_AUTONOMOUS_MODE_CTRL]\t= QPHY_V5_PCS_USB3_AUTONOMOUS_MODE_CTRL,\n\t[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] = QPHY_V5_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR,\n\n\t[QPHY_COM_RESETSM_CNTRL]\t= QSERDES_V5_COM_RESETSM_CNTRL,\n\t[QPHY_COM_C_READY_STATUS]\t= QSERDES_V5_COM_C_READY_STATUS,\n\t[QPHY_COM_CMN_STATUS]\t\t= QSERDES_V5_COM_CMN_STATUS,\n\t[QPHY_COM_BIAS_EN_CLKBUFLR_EN]\t= QSERDES_V5_COM_BIAS_EN_CLKBUFLR_EN,\n\n\t[QPHY_DP_PHY_STATUS]\t\t= QSERDES_V5_DP_PHY_STATUS,\n\n\t[QPHY_TX_TX_POL_INV]\t\t= QSERDES_V5_5NM_TX_TX_POL_INV,\n\t[QPHY_TX_TX_DRV_LVL]\t\t= QSERDES_V5_5NM_TX_TX_DRV_LVL,\n\t[QPHY_TX_TX_EMP_POST1_LVL]\t= QSERDES_V5_5NM_TX_TX_EMP_POST1_LVL,\n\t[QPHY_TX_HIGHZ_DRVR_EN]\t\t= QSERDES_V5_5NM_TX_HIGHZ_DRVR_EN,\n\t[QPHY_TX_TRANSCEIVER_BIAS_EN]\t= QSERDES_V5_5NM_TX_TRANSCEIVER_BIAS_EN,\n};\n\nstatic const unsigned int qmp_v6_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V5_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V5_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V5_PCS_PCS_STATUS1,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V5_PCS_POWER_DOWN_CONTROL,\n\n\t \n\t[QPHY_PCS_AUTONOMOUS_MODE_CTRL]\t= QPHY_V5_PCS_USB3_AUTONOMOUS_MODE_CTRL,\n\t[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] = QPHY_V5_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR,\n\n\t[QPHY_COM_RESETSM_CNTRL]\t= QSERDES_V6_COM_RESETSM_CNTRL,\n\t[QPHY_COM_C_READY_STATUS]\t= QSERDES_V6_COM_C_READY_STATUS,\n\t[QPHY_COM_CMN_STATUS]\t\t= QSERDES_V6_COM_CMN_STATUS,\n\t[QPHY_COM_BIAS_EN_CLKBUFLR_EN]\t= QSERDES_V6_COM_PLL_BIAS_EN_CLK_BUFLR_EN,\n\n\t[QPHY_DP_PHY_STATUS]\t\t= QSERDES_V6_DP_PHY_STATUS,\n\n\t[QPHY_TX_TX_POL_INV]\t\t= QSERDES_V6_TX_TX_POL_INV,\n\t[QPHY_TX_TX_DRV_LVL]\t\t= QSERDES_V6_TX_TX_DRV_LVL,\n\t[QPHY_TX_TX_EMP_POST1_LVL]\t= QSERDES_V6_TX_TX_EMP_POST1_LVL,\n\t[QPHY_TX_HIGHZ_DRVR_EN]\t\t= QSERDES_V6_TX_HIGHZ_DRVR_EN,\n\t[QPHY_TX_TRANSCEIVER_BIAS_EN]\t= QSERDES_V6_TX_TRANSCEIVER_BIAS_EN,\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_usb3_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_IVCO, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_EN_SEL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_RESETSM_CNTRL2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CMN_CONFIG, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_HSCLK_SEL, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START2_MODE0, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START3_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE2_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE1_MODE0, 0xc9),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE0, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_CFG, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_BUF_ENABLE, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_ADJ_PER1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_ADJ_PER2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_STEP_SIZE1, 0x85),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_STEP_SIZE2, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_usb3_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_HIGHZ_DRVR_EN, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_LANE_MODE_1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_RX, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_dp_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_EN_SEL, 0x37),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_ENABLE1, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_BUF_ENABLE, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CMN_CONFIG, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_CTRL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORE_CLK_EN, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_IVCO, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CP_CTRL_MODE0, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_dp_serdes_tbl_rbr[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_HSCLK_SEL, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE0, 0x69),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START2_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START3_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE0, 0x6f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE0, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_EN, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_dp_serdes_tbl_hbr[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_HSCLK_SEL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE0, 0x69),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START2_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START3_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE0, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE0, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_EN, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_dp_serdes_tbl_hbr2[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_HSCLK_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE0, 0x8c),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START2_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START3_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE0, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE0, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_EN, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_dp_serdes_tbl_hbr3[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_HSCLK_SEL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE0, 0x69),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START2_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START3_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE0, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE0, 0x2a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_EN, 0x08),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_dp_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_TRANSCEIVER_BIAS_EN, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_VMODE_CTRL1, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_PRE_STALL_LDO_BOOST_EN, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_INTERFACE_SELECT, 0x3d),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_CLKBUF_ENABLE, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RESET_TSYNC_EN, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_TRAN_DRVR_EMP_EN, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_PARRATE_REC_DETECT_IDLE_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_TX_INTERFACE_MODE, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_TX_BAND, 0x4),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_TX_POL_INV, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_TX_DRV_LVL, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_TX_EMP_POST1_LVL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_RX, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_FO_GAIN, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x77),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x75),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_usb3_pcs_tbl[] = {\n\t \n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL2, 0x83),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_L, 0x09),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_H_TOL, 0xa2),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_MAN_CODE, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL1, 0x02),\n\n\t \n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG1, 0xd1),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG2, 0x1f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG3, 0x47),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_POWER_STATE_CONFIG2, 0x1b),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RX_SIGDET_LVL, 0xba),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V0, 0x9f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V1, 0x9f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V2, 0xb7),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V3, 0x4e),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V4, 0x65),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_LS, 0x6b),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V0, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V1, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V1, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V2, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V2, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V3, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V3, 0x1d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V4, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V4, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_LS, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_LS, 0x0d),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RATE_SLEW_CNTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TSYNC_RSYNC_TIME, 0x44),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_L, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_H, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_WAIT_TIME, 0x75),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LFPS_TX_ECSTART_EQTLOCK, 0x86),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_RUN_TIME, 0x13),\n};\n\nstatic const struct qmp_phy_init_tbl sm6350_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_FO_GAIN, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x77),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_MODE_00, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x75),\n};\n\nstatic const struct qmp_phy_init_tbl sm6350_usb3_pcs_tbl[] = {\n\t \n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL2, 0x83),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_L, 0x09),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_H_TOL, 0xa2),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_MAN_CODE, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL1, 0x02),\n\n\t \n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG1, 0xd1),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG2, 0x1f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG3, 0x47),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_POWER_STATE_CONFIG2, 0x1b),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RX_SIGDET_LVL, 0xcc),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V0, 0x9f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V1, 0x9f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V2, 0xb7),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V3, 0x4e),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V4, 0x65),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_LS, 0x6b),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V0, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V1, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V1, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V2, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V2, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V3, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V3, 0x1d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V4, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V4, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_LS, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_LS, 0x0d),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RATE_SLEW_CNTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TSYNC_RSYNC_TIME, 0x44),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_L, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_H, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_WAIT_TIME, 0x75),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LFPS_TX_ECSTART_EQTLOCK, 0x86),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_RUN_TIME, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LFPS_DET_HIGH_COUNT_VAL, 0x04),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_REFGEN_REQ_CONFIG1, 0x21),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_REFGEN_REQ_CONFIG2, 0x60),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_usb3_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE1_MODE0, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE1_MODE1, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE2_MODE1, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_BUF_ENABLE, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CMN_IPTRIM, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_EN_SEL, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE1, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE1, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE0, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE1, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE1, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE1_MODE0, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE1_MODE1, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE2_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CORECLK_DIV_MODE1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0xca),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0xca),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_HSCLK_SEL, 0x11),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_usb3_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_TX, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_RX, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0xd5),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PI_QEC_CTRL, 0x20),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_THRESH1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_GAIN1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_GAIN2, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL2, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x77),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x94),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0xb3),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_AUX_DATA_TCOARSE_TFINE, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DCC_CTRL1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_GM_CAL, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VTH_CODE, 0x10),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_usb3_pcs_tbl[] = {\n\t \n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG1, 0xd0),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG6, 0x13),\n\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x21),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_CDR_RESET_TIME, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG1, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG2, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCS_TX_RX_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG1, 0x4b),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG5, 0x10),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_usb3_pcs_usb_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_usb3_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_TX, 0x60),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_RX, 0x60),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_TX, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_RX, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0xd5),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V4_TX_PI_QEC_CTRL, 0x40, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V4_TX_PI_QEC_CTRL, 0x54, 2),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_THRESH1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_GAIN1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_GAIN2, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x77),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V4_RX_RX_MODE_00_LOW, 0xff, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V4_RX_RX_MODE_00_LOW, 0x7f, 2),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V4_RX_RX_MODE_00_HIGH, 0x7f, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V4_RX_RX_MODE_00_HIGH, 0xff, 2),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x97),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x7b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0xb4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_AUX_DATA_TCOARSE_TFINE, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DCC_CTRL1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_GM_CAL, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VTH_CODE, 0x10),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_usb3_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG1, 0xd0),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG3, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG6, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x21),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_SIGDET_LVL, 0xa9),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_CDR_RESET_TIME, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG1, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG2, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCS_TX_RX_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG1, 0x4b),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG5, 0x10),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_usb3_pcs_usb_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_usb3_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_TX, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_RX, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0x35),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_3, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_4, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_5, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PI_QEC_CTRL, 0x21),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FO_GAIN, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SO_GAIN, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CONTROLS, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_GAIN1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_GAIN2, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x47),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_LOW, 0xbb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH, 0x7b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0xbb),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0x3d, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0x3c, 2),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH4, 0xdb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_LOW, 0x64),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH2, 0xd2),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH3, 0x13),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH4, 0xa9),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_DFE_EN_TIMER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_AUX_DATA_TCOARSE_TFINE, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_DCC_CTRL1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_GM_CAL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VTH_CODE, 0x10),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_usb3_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG1, 0xd0),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG3, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG6, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x21),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_CDR_RESET_TIME, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG1, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG2, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCS_TX_RX_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG1, 0x4b),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG5, 0x10),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_usb3_pcs_usb_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_RCVR_DTCT_DLY_U3_L, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_RCVR_DTCT_DLY_U3_H, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_usb3_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE1_MODE1, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE2_MODE1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CORECLK_DIV_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE1, 0x41),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE1, 0x41),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MSB_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE1, 0x75),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_SEL_1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE1_MODE1, 0x25),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE2_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE1_MODE0, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE2_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x41),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MSB_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE0, 0x75),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE1_MODE0, 0x25),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE2_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_PER1, 0x62),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_PER2, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SYSCLK_BUF_ENABLE, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SYSCLK_EN_SEL, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_CFG, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE_MAP, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CORE_CLK_EN, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CMN_CONFIG_1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_AUTO_GAIN_ADJ_CTRL_1, 0xb6),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_AUTO_GAIN_ADJ_CTRL_2, 0x4b),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_AUTO_GAIN_ADJ_CTRL_3, 0x37),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_ADDITIONAL_MISC, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_usb3_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_TX, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_RX, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_OFFSET_TX, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_OFFSET_RX, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_1, 0xf5),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_3, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_5, 0x5f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_TX_PI_QEC_CTRL, 0x21, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_TX_PI_QEC_CTRL, 0x05, 2),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_FO_GAIN, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SO_GAIN, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_PI_CONTROLS, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SB2_THRESH1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SB2_GAIN1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SB2_GAIN2, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_AUX_DATA_TCOARSE_TFINE, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_VGA_CAL_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_GM_CAL, 0x13),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_IDAC_TSETTLE_LOW, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x47),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_LOW, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH2, 0x9c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH3, 0x1d),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH4, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_DFE_EN_TIMER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_DCC_CTRL1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_VTH_CODE, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_SIGDET_CAL_CTRL1, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_SIGDET_CAL_TRIM, 0x08),\n\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_RX_RX_MODE_00_LOW, 0x3f, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_RX_RX_MODE_00_HIGH, 0xbf, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_RX_RX_MODE_00_HIGH2, 0xff, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_RX_RX_MODE_00_HIGH3, 0xdf, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_RX_RX_MODE_00_HIGH4, 0xed, 1),\n\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_RX_RX_MODE_00_LOW, 0xbf, 2),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_RX_RX_MODE_00_HIGH, 0xbf, 2),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_RX_RX_MODE_00_HIGH2, 0xbf, 2),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_RX_RX_MODE_00_HIGH3, 0xdf, 2),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V6_RX_RX_MODE_00_HIGH4, 0xfd, 2),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_usb3_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_LOCK_DETECT_CONFIG1, 0xc4),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_LOCK_DETECT_CONFIG2, 0x89),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_LOCK_DETECT_CONFIG3, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_LOCK_DETECT_CONFIG6, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_REFGEN_REQ_CONFIG1, 0x21),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_RX_SIGDET_LVL, 0x99),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_CDR_RESET_TIME, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_ALIGN_DETECT_CONFIG1, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_ALIGN_DETECT_CONFIG2, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_PCS_TX_RX_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_EQ_CONFIG1, 0x4b),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_EQ_CONFIG5, 0x10),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_usb3_pcs_usb_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_USB3_POWER_STATE_CONFIG1, 0x68),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_USB3_RCVR_DTCT_DLY_U3_L, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_USB_V6_PCS_USB3_RCVR_DTCT_DLY_U3_H, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v4_dp_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SVS_MODE_CLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_EN_SEL, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_ENABLE1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_BUF_ENABLE, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CMN_CONFIG, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_CTRL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIAS_EN_CLKBUFLR_EN, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CORE_CLK_EN, 0x1f),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v4_dp_serdes_tbl_rbr[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0x69),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0x6f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_EN, 0x04),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v4_dp_serdes_tbl_hbr[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_SEL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0x69),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_EN, 0x08),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v4_dp_serdes_tbl_hbr2[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0x8c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_EN, 0x08),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v4_dp_serdes_tbl_hbr3[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0x69),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x2a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_EN, 0x08),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v4_dp_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_VMODE_CTRL1, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PRE_STALL_LDO_BOOST_EN, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_INTERFACE_SELECT, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_CLKBUF_ENABLE, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RESET_TSYNC_EN, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_TRAN_DRVR_EMP_EN, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PARRATE_REC_DETECT_IDLE_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_TX_INTERFACE_MODE, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_TX, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_RX, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_TX_BAND, 0x4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_TX_POL_INV, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_TX_DRV_LVL, 0x2a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_TX_EMP_POST1_LVL, 0x20),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v5_dp_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SVS_MODE_CLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_EN_SEL, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_ENABLE1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_BUF_ENABLE, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CMN_CONFIG, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_CTRL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIAS_EN_CLKBUFLR_EN, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CORE_CLK_EN, 0x1f),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v5_dp_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_VMODE_CTRL1, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PRE_STALL_LDO_BOOST_EN, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_INTERFACE_SELECT, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_CLKBUF_ENABLE, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RESET_TSYNC_EN, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_TRAN_DRVR_EMP_EN, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PARRATE_REC_DETECT_IDLE_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_TX_INTERFACE_MODE, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_TX_BAND, 0x04),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v5_5nm_dp_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_LANE_MODE_3, 0x51),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_TRANSCEIVER_BIAS_EN, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_VMODE_CTRL1, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_PRE_STALL_LDO_BOOST_EN, 0x0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_INTERFACE_SELECT, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_CLKBUF_ENABLE, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_RESET_TSYNC_EN, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_TRAN_DRVR_EMP_EN, 0xf),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_PARRATE_REC_DETECT_IDLE_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_RES_CODE_LANE_OFFSET_TX, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_RES_CODE_LANE_OFFSET_RX, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_TX_BAND, 0x01),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v6_dp_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SVS_MODE_CLK_SEL, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SYSCLK_EN_SEL, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CLK_ENABLE1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SYSCLK_BUF_ENABLE, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CMN_CONFIG_1, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CORE_CLK_DIV_MODE0, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE_CTRL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_BIAS_EN_CLK_BUFLR_EN, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CORE_CLK_EN, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v6_dp_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_VMODE_CTRL1, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_PRE_STALL_LDO_BOOST_EN, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_INTERFACE_SELECT, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_CLKBUF_ENABLE, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_RESET_TSYNC_EN, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_TRAN_DRVR_EMP_EN, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_PARRATE_REC_DETECT_IDLE_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_TX_INTERFACE_MODE, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_OFFSET_TX, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_OFFSET_RX, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_TX_BAND, 0x4),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v6_dp_serdes_tbl_rbr[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_SEL_1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE0, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE0, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x37),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0x71),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v6_dp_serdes_tbl_hbr[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_SEL_1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE0, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE0, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_EN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0x71),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v6_dp_serdes_tbl_hbr2[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_SEL_1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x46),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE0, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_EN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0x97),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x10),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v6_dp_serdes_tbl_hbr3[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_SEL_1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE0, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE0, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_EN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0x71),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_usb43dp_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE0, 0xfd),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE0, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE1, 0xfd),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE1, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_BUF_ENABLE, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_EN_SEL, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE0, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE1, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE0, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MSB_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MSB_MODE1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE0, 0xd5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE0, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE1, 0xd5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE1_MODE0, 0xd4),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE2_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE1_MODE1, 0xd4),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE2_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_SEL, 0x13),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_HS_SWITCH_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORE_CLK_EN, 0x60),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_CONFIG, 0x76),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_IVCO, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_INTEGLOOP_GAIN0_MODE0, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_INTEGLOOP_GAIN0_MODE1, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_INITVAL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAXVAL2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SVS_MODE_CLK_SEL, 0x0a),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_usb43dp_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_LANE_MODE_1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_LANE_MODE_2, 0xc2),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_LANE_MODE_3, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_RES_CODE_LANE_OFFSET_TX, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_TX_RES_CODE_LANE_OFFSET_RX, 0x0a),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_usb43dp_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_SIGDET_ENABLES, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B0, 0xd2),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B1, 0xd2),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B2, 0xdb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B3, 0x21),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B5, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B6, 0x45),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B7, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE2_B0, 0x6b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE2_B1, 0x63),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE2_B2, 0xb6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE2_B3, 0x23),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE2_B4, 0x35),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE2_B5, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE2_B6, 0x8e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_MODE_RATE2_B7, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_IVCM_CAL_CODE_OVERRIDE, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_IVCM_CAL_CTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_SUMMER_CAL_SPD_MODE, 0x1b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_UCDR_PI_CONTROLS, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_UCDR_SB2_GAIN2_RATE2, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_RX_IVCM_POSTCAL_OFFSET, 0x7c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_VGA_CAL_CNTRL1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_VGA_CAL_MAN_VAL, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_DFE_DAC_ENABLE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_DFE_3, 0x45),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_GM_CAL, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_UCDR_FO_GAIN_RATE2, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_UCDR_SO_GAIN_RATE2, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_5NM_RX_Q_PI_INTRINSIC_BIAS_RATE32, 0x3f),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_usb43dp_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG1, 0xd0),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG3, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG6, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_REFGEN_REQ_CONFIG1, 0x21),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RX_CONFIG, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_ALIGN_DETECT_CONFIG1, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_ALIGN_DETECT_CONFIG2, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCS_TX_RX_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG1, 0x4b),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG5, 0x10),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07),\n};\n\n \nstruct qmp_regulator_data {\n\tconst char *name;\n\tunsigned int enable_load;\n};\n\nstatic struct qmp_regulator_data qmp_phy_vreg_l[] = {\n\t{ .name = \"vdda-phy\", .enable_load = 21800 },\n\t{ .name = \"vdda-pll\", .enable_load = 36000 },\n};\n\nstatic const u8 qmp_dp_v3_pre_emphasis_hbr3_hbr2[4][4] = {\n\t{ 0x00, 0x0c, 0x15, 0x1a },\n\t{ 0x02, 0x0e, 0x16, 0xff },\n\t{ 0x02, 0x11, 0xff, 0xff },\n\t{ 0x04, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v3_voltage_swing_hbr3_hbr2[4][4] = {\n\t{ 0x02, 0x12, 0x16, 0x1a },\n\t{ 0x09, 0x19, 0x1f, 0xff },\n\t{ 0x10, 0x1f, 0xff, 0xff },\n\t{ 0x1f, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v3_pre_emphasis_hbr_rbr[4][4] = {\n\t{ 0x00, 0x0c, 0x14, 0x19 },\n\t{ 0x00, 0x0b, 0x12, 0xff },\n\t{ 0x00, 0x0b, 0xff, 0xff },\n\t{ 0x04, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v3_voltage_swing_hbr_rbr[4][4] = {\n\t{ 0x08, 0x0f, 0x16, 0x1f },\n\t{ 0x11, 0x1e, 0x1f, 0xff },\n\t{ 0x19, 0x1f, 0xff, 0xff },\n\t{ 0x1f, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v4_pre_emphasis_hbr3_hbr2[4][4] = {\n\t{ 0x00, 0x0c, 0x15, 0x1b },\n\t{ 0x02, 0x0e, 0x16, 0xff },\n\t{ 0x02, 0x11, 0xff, 0xff },\n\t{ 0x04, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v4_pre_emphasis_hbr_rbr[4][4] = {\n\t{ 0x00, 0x0d, 0x14, 0x1a },\n\t{ 0x00, 0x0e, 0x15, 0xff },\n\t{ 0x00, 0x0d, 0xff, 0xff },\n\t{ 0x03, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v4_voltage_swing_hbr_rbr[4][4] = {\n\t{ 0x08, 0x0f, 0x16, 0x1f },\n\t{ 0x11, 0x1e, 0x1f, 0xff },\n\t{ 0x16, 0x1f, 0xff, 0xff },\n\t{ 0x1f, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v5_pre_emphasis_hbr3_hbr2[4][4] = {\n\t{ 0x20, 0x2c, 0x35, 0x3b },\n\t{ 0x22, 0x2e, 0x36, 0xff },\n\t{ 0x22, 0x31, 0xff, 0xff },\n\t{ 0x24, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v5_voltage_swing_hbr3_hbr2[4][4] = {\n\t{ 0x22, 0x32, 0x36, 0x3a },\n\t{ 0x29, 0x39, 0x3f, 0xff },\n\t{ 0x30, 0x3f, 0xff, 0xff },\n\t{ 0x3f, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v5_pre_emphasis_hbr_rbr[4][4] = {\n\t{ 0x20, 0x2d, 0x34, 0x3a },\n\t{ 0x20, 0x2e, 0x35, 0xff },\n\t{ 0x20, 0x2e, 0xff, 0xff },\n\t{ 0x24, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v5_voltage_swing_hbr_rbr[4][4] = {\n\t{ 0x28, 0x2f, 0x36, 0x3f },\n\t{ 0x31, 0x3e, 0x3f, 0xff },\n\t{ 0x36, 0x3f, 0xff, 0xff },\n\t{ 0x3f, 0xff, 0xff, 0xff }\n};\n\nstatic const u8 qmp_dp_v6_pre_emphasis_hbr_rbr[4][4] = {\n\t{ 0x20, 0x2d, 0x34, 0x3a },\n\t{ 0x20, 0x2e, 0x35, 0xff },\n\t{ 0x20, 0x2e, 0xff, 0xff },\n\t{ 0x22, 0xff, 0xff, 0xff }\n};\n\nstruct qmp_combo;\n\nstruct qmp_combo_offsets {\n\tu16 com;\n\tu16 txa;\n\tu16 rxa;\n\tu16 txb;\n\tu16 rxb;\n\tu16 usb3_serdes;\n\tu16 usb3_pcs_misc;\n\tu16 usb3_pcs;\n\tu16 usb3_pcs_usb;\n\tu16 dp_serdes;\n\tu16 dp_txa;\n\tu16 dp_txb;\n\tu16 dp_dp_phy;\n};\n\nstruct qmp_phy_cfg {\n\tconst struct qmp_combo_offsets *offsets;\n\n\t \n\tconst struct qmp_phy_init_tbl *serdes_tbl;\n\tint serdes_tbl_num;\n\tconst struct qmp_phy_init_tbl *tx_tbl;\n\tint tx_tbl_num;\n\tconst struct qmp_phy_init_tbl *rx_tbl;\n\tint rx_tbl_num;\n\tconst struct qmp_phy_init_tbl *pcs_tbl;\n\tint pcs_tbl_num;\n\tconst struct qmp_phy_init_tbl *pcs_usb_tbl;\n\tint pcs_usb_tbl_num;\n\n\tconst struct qmp_phy_init_tbl *dp_serdes_tbl;\n\tint dp_serdes_tbl_num;\n\tconst struct qmp_phy_init_tbl *dp_tx_tbl;\n\tint dp_tx_tbl_num;\n\n\t \n\tconst struct qmp_phy_init_tbl *serdes_tbl_rbr;\n\tint serdes_tbl_rbr_num;\n\tconst struct qmp_phy_init_tbl *serdes_tbl_hbr;\n\tint serdes_tbl_hbr_num;\n\tconst struct qmp_phy_init_tbl *serdes_tbl_hbr2;\n\tint serdes_tbl_hbr2_num;\n\tconst struct qmp_phy_init_tbl *serdes_tbl_hbr3;\n\tint serdes_tbl_hbr3_num;\n\n\t \n\tconst u8 (*swing_hbr_rbr)[4][4];\n\tconst u8 (*swing_hbr3_hbr2)[4][4];\n\tconst u8 (*pre_emphasis_hbr_rbr)[4][4];\n\tconst u8 (*pre_emphasis_hbr3_hbr2)[4][4];\n\n\t \n\tint (*configure_dp_phy)(struct qmp_combo *qmp);\n\tvoid (*configure_dp_tx)(struct qmp_combo *qmp);\n\tint (*calibrate_dp_phy)(struct qmp_combo *qmp);\n\tvoid (*dp_aux_init)(struct qmp_combo *qmp);\n\n\t \n\tconst char * const *reset_list;\n\tint num_resets;\n\t \n\tconst struct qmp_regulator_data *vreg_list;\n\tint num_vregs;\n\n\t \n\tconst unsigned int *regs;\n\n\t \n\tbool has_pwrdn_delay;\n\n\t \n\tunsigned int pcs_usb_offset;\n\n};\n\nstruct qmp_combo {\n\tstruct device *dev;\n\n\tconst struct qmp_phy_cfg *cfg;\n\n\tvoid __iomem *com;\n\n\tvoid __iomem *serdes;\n\tvoid __iomem *tx;\n\tvoid __iomem *rx;\n\tvoid __iomem *pcs;\n\tvoid __iomem *tx2;\n\tvoid __iomem *rx2;\n\tvoid __iomem *pcs_misc;\n\tvoid __iomem *pcs_usb;\n\n\tvoid __iomem *dp_serdes;\n\tvoid __iomem *dp_tx;\n\tvoid __iomem *dp_tx2;\n\tvoid __iomem *dp_dp_phy;\n\n\tstruct clk *pipe_clk;\n\tstruct clk_bulk_data *clks;\n\tint num_clks;\n\tstruct reset_control_bulk_data *resets;\n\tstruct regulator_bulk_data *vregs;\n\n\tstruct mutex phy_mutex;\n\tint init_count;\n\n\tstruct phy *usb_phy;\n\tenum phy_mode mode;\n\tunsigned int usb_init_count;\n\n\tstruct phy *dp_phy;\n\tunsigned int dp_aux_cfg;\n\tstruct phy_configure_opts_dp dp_opts;\n\tunsigned int dp_init_count;\n\n\tstruct clk_fixed_rate pipe_clk_fixed;\n\tstruct clk_hw dp_link_hw;\n\tstruct clk_hw dp_pixel_hw;\n\n\tstruct drm_bridge bridge;\n\n\tstruct typec_switch_dev *sw;\n\tenum typec_orientation orientation;\n};\n\nstatic void qmp_v3_dp_aux_init(struct qmp_combo *qmp);\nstatic void qmp_v3_configure_dp_tx(struct qmp_combo *qmp);\nstatic int qmp_v3_configure_dp_phy(struct qmp_combo *qmp);\nstatic int qmp_v3_calibrate_dp_phy(struct qmp_combo *qmp);\n\nstatic void qmp_v4_dp_aux_init(struct qmp_combo *qmp);\nstatic void qmp_v4_configure_dp_tx(struct qmp_combo *qmp);\nstatic int qmp_v4_configure_dp_phy(struct qmp_combo *qmp);\nstatic int qmp_v4_calibrate_dp_phy(struct qmp_combo *qmp);\n\nstatic inline void qphy_setbits(void __iomem *base, u32 offset, u32 val)\n{\n\tu32 reg;\n\n\treg = readl(base + offset);\n\treg |= val;\n\twritel(reg, base + offset);\n\n\t \n\treadl(base + offset);\n}\n\nstatic inline void qphy_clrbits(void __iomem *base, u32 offset, u32 val)\n{\n\tu32 reg;\n\n\treg = readl(base + offset);\n\treg &= ~val;\n\twritel(reg, base + offset);\n\n\t \n\treadl(base + offset);\n}\n\n \nstatic const char * const qmp_combo_phy_clk_l[] = {\n\t\"aux\", \"cfg_ahb\", \"ref\", \"com_aux\",\n};\n\n \nstatic const char * const msm8996_usb3phy_reset_l[] = {\n\t\"phy\", \"common\",\n};\n\nstatic const char * const sc7180_usb3phy_reset_l[] = {\n\t\"phy\",\n};\n\nstatic const struct qmp_combo_offsets qmp_combo_offsets_v3 = {\n\t.com\t\t= 0x0000,\n\t.txa\t\t= 0x1200,\n\t.rxa\t\t= 0x1400,\n\t.txb\t\t= 0x1600,\n\t.rxb\t\t= 0x1800,\n\t.usb3_serdes\t= 0x1000,\n\t.usb3_pcs_misc\t= 0x1a00,\n\t.usb3_pcs\t= 0x1c00,\n\t.usb3_pcs_usb\t= 0x1f00,\n\t.dp_serdes\t= 0x2000,\n\t.dp_txa\t\t= 0x2200,\n\t.dp_txb\t\t= 0x2600,\n\t.dp_dp_phy\t= 0x2a00,\n};\n\nstatic const struct qmp_combo_offsets qmp_combo_offsets_v5 = {\n\t.com\t\t= 0x0000,\n\t.txa\t\t= 0x0400,\n\t.rxa\t\t= 0x0600,\n\t.txb\t\t= 0x0a00,\n\t.rxb\t\t= 0x0c00,\n\t.usb3_serdes\t= 0x1000,\n\t.usb3_pcs_misc\t= 0x1200,\n\t.usb3_pcs\t= 0x1400,\n\t.usb3_pcs_usb\t= 0x1700,\n\t.dp_serdes\t= 0x2000,\n\t.dp_dp_phy\t= 0x2200,\n};\n\nstatic const struct qmp_phy_cfg sc7180_usb3dpphy_cfg = {\n\t.offsets\t\t= &qmp_combo_offsets_v3,\n\n\t.serdes_tbl\t\t= qmp_v3_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= qmp_v3_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= qmp_v3_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_rx_tbl),\n\t.pcs_tbl\t\t= qmp_v3_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_pcs_tbl),\n\n\t.dp_serdes_tbl\t\t= qmp_v3_dp_serdes_tbl,\n\t.dp_serdes_tbl_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl),\n\t.dp_tx_tbl\t\t= qmp_v3_dp_tx_tbl,\n\t.dp_tx_tbl_num\t\t= ARRAY_SIZE(qmp_v3_dp_tx_tbl),\n\n\t.serdes_tbl_rbr\t\t= qmp_v3_dp_serdes_tbl_rbr,\n\t.serdes_tbl_rbr_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_rbr),\n\t.serdes_tbl_hbr\t\t= qmp_v3_dp_serdes_tbl_hbr,\n\t.serdes_tbl_hbr_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_hbr),\n\t.serdes_tbl_hbr2\t= qmp_v3_dp_serdes_tbl_hbr2,\n\t.serdes_tbl_hbr2_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_hbr2),\n\t.serdes_tbl_hbr3\t= qmp_v3_dp_serdes_tbl_hbr3,\n\t.serdes_tbl_hbr3_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_hbr3),\n\n\t.swing_hbr_rbr\t\t= &qmp_dp_v3_voltage_swing_hbr_rbr,\n\t.pre_emphasis_hbr_rbr\t= &qmp_dp_v3_pre_emphasis_hbr_rbr,\n\t.swing_hbr3_hbr2\t= &qmp_dp_v3_voltage_swing_hbr3_hbr2,\n\t.pre_emphasis_hbr3_hbr2 = &qmp_dp_v3_pre_emphasis_hbr3_hbr2,\n\n\t.dp_aux_init\t\t= qmp_v3_dp_aux_init,\n\t.configure_dp_tx\t= qmp_v3_configure_dp_tx,\n\t.configure_dp_phy\t= qmp_v3_configure_dp_phy,\n\t.calibrate_dp_phy\t= qmp_v3_calibrate_dp_phy,\n\n\t.reset_list\t\t= sc7180_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sc7180_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v3_usb3phy_regs_layout,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg sdm845_usb3dpphy_cfg = {\n\t.offsets\t\t= &qmp_combo_offsets_v3,\n\n\t.serdes_tbl\t\t= qmp_v3_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= qmp_v3_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= qmp_v3_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_rx_tbl),\n\t.pcs_tbl\t\t= qmp_v3_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_pcs_tbl),\n\n\t.dp_serdes_tbl\t\t= qmp_v3_dp_serdes_tbl,\n\t.dp_serdes_tbl_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl),\n\t.dp_tx_tbl\t\t= qmp_v3_dp_tx_tbl,\n\t.dp_tx_tbl_num\t\t= ARRAY_SIZE(qmp_v3_dp_tx_tbl),\n\n\t.serdes_tbl_rbr\t\t= qmp_v3_dp_serdes_tbl_rbr,\n\t.serdes_tbl_rbr_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_rbr),\n\t.serdes_tbl_hbr\t\t= qmp_v3_dp_serdes_tbl_hbr,\n\t.serdes_tbl_hbr_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_hbr),\n\t.serdes_tbl_hbr2\t= qmp_v3_dp_serdes_tbl_hbr2,\n\t.serdes_tbl_hbr2_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_hbr2),\n\t.serdes_tbl_hbr3\t= qmp_v3_dp_serdes_tbl_hbr3,\n\t.serdes_tbl_hbr3_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_hbr3),\n\n\t.swing_hbr_rbr\t\t= &qmp_dp_v3_voltage_swing_hbr_rbr,\n\t.pre_emphasis_hbr_rbr\t= &qmp_dp_v3_pre_emphasis_hbr_rbr,\n\t.swing_hbr3_hbr2\t= &qmp_dp_v3_voltage_swing_hbr3_hbr2,\n\t.pre_emphasis_hbr3_hbr2 = &qmp_dp_v3_pre_emphasis_hbr3_hbr2,\n\n\t.dp_aux_init\t\t= qmp_v3_dp_aux_init,\n\t.configure_dp_tx\t= qmp_v3_configure_dp_tx,\n\t.configure_dp_phy\t= qmp_v3_configure_dp_phy,\n\t.calibrate_dp_phy\t= qmp_v3_calibrate_dp_phy,\n\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v3_usb3phy_regs_layout,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg sc8180x_usb3dpphy_cfg = {\n\t.offsets\t\t= &qmp_combo_offsets_v3,\n\n\t.serdes_tbl\t\t= sm8150_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= sm8150_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= sm8150_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_rx_tbl),\n\t.pcs_tbl\t\t= sm8150_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sm8150_usb3_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sm8150_usb3_pcs_usb_tbl),\n\n\t.dp_serdes_tbl\t\t= qmp_v4_dp_serdes_tbl,\n\t.dp_serdes_tbl_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl),\n\t.dp_tx_tbl\t\t= qmp_v4_dp_tx_tbl,\n\t.dp_tx_tbl_num\t\t= ARRAY_SIZE(qmp_v4_dp_tx_tbl),\n\n\t.serdes_tbl_rbr\t\t= qmp_v4_dp_serdes_tbl_rbr,\n\t.serdes_tbl_rbr_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_rbr),\n\t.serdes_tbl_hbr\t\t= qmp_v4_dp_serdes_tbl_hbr,\n\t.serdes_tbl_hbr_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr),\n\t.serdes_tbl_hbr2\t= qmp_v4_dp_serdes_tbl_hbr2,\n\t.serdes_tbl_hbr2_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr2),\n\t.serdes_tbl_hbr3\t= qmp_v4_dp_serdes_tbl_hbr3,\n\t.serdes_tbl_hbr3_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr3),\n\n\t.swing_hbr_rbr\t\t= &qmp_dp_v3_voltage_swing_hbr_rbr,\n\t.pre_emphasis_hbr_rbr\t= &qmp_dp_v3_pre_emphasis_hbr_rbr,\n\t.swing_hbr3_hbr2\t= &qmp_dp_v3_voltage_swing_hbr3_hbr2,\n\t.pre_emphasis_hbr3_hbr2 = &qmp_dp_v3_pre_emphasis_hbr3_hbr2,\n\n\t.dp_aux_init\t\t= qmp_v4_dp_aux_init,\n\t.configure_dp_tx\t= qmp_v4_configure_dp_tx,\n\t.configure_dp_phy\t= qmp_v4_configure_dp_phy,\n\t.calibrate_dp_phy\t= qmp_v4_calibrate_dp_phy,\n\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v45_usb3phy_regs_layout,\n\t.pcs_usb_offset\t\t= 0x300,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg sc8280xp_usb43dpphy_cfg = {\n\t.offsets\t\t= &qmp_combo_offsets_v5,\n\n\t.serdes_tbl\t\t= sc8280xp_usb43dp_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb43dp_serdes_tbl),\n\t.tx_tbl\t\t\t= sc8280xp_usb43dp_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb43dp_tx_tbl),\n\t.rx_tbl\t\t\t= sc8280xp_usb43dp_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb43dp_rx_tbl),\n\t.pcs_tbl\t\t= sc8280xp_usb43dp_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb43dp_pcs_tbl),\n\n\t.dp_serdes_tbl\t\t= qmp_v5_dp_serdes_tbl,\n\t.dp_serdes_tbl_num\t= ARRAY_SIZE(qmp_v5_dp_serdes_tbl),\n\t.dp_tx_tbl\t\t= qmp_v5_5nm_dp_tx_tbl,\n\t.dp_tx_tbl_num\t\t= ARRAY_SIZE(qmp_v5_5nm_dp_tx_tbl),\n\n\t.serdes_tbl_rbr\t\t= qmp_v4_dp_serdes_tbl_rbr,\n\t.serdes_tbl_rbr_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_rbr),\n\t.serdes_tbl_hbr\t\t= qmp_v4_dp_serdes_tbl_hbr,\n\t.serdes_tbl_hbr_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr),\n\t.serdes_tbl_hbr2\t= qmp_v4_dp_serdes_tbl_hbr2,\n\t.serdes_tbl_hbr2_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr2),\n\t.serdes_tbl_hbr3\t= qmp_v4_dp_serdes_tbl_hbr3,\n\t.serdes_tbl_hbr3_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr3),\n\n\t.swing_hbr_rbr\t\t= &qmp_dp_v5_voltage_swing_hbr_rbr,\n\t.pre_emphasis_hbr_rbr\t= &qmp_dp_v5_pre_emphasis_hbr_rbr,\n\t.swing_hbr3_hbr2\t= &qmp_dp_v5_voltage_swing_hbr3_hbr2,\n\t.pre_emphasis_hbr3_hbr2 = &qmp_dp_v5_pre_emphasis_hbr3_hbr2,\n\n\t.dp_aux_init\t\t= qmp_v4_dp_aux_init,\n\t.configure_dp_tx\t= qmp_v4_configure_dp_tx,\n\t.configure_dp_phy\t= qmp_v4_configure_dp_phy,\n\t.calibrate_dp_phy\t= qmp_v4_calibrate_dp_phy,\n\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v5_5nm_usb3phy_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sm6350_usb3dpphy_cfg = {\n\t.offsets\t\t= &qmp_combo_offsets_v3,\n\n\t.serdes_tbl\t\t= qmp_v3_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= qmp_v3_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= sm6350_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sm6350_usb3_rx_tbl),\n\t.pcs_tbl\t\t= sm6350_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sm6350_usb3_pcs_tbl),\n\n\t.dp_serdes_tbl\t\t= qmp_v3_dp_serdes_tbl,\n\t.dp_serdes_tbl_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl),\n\t.dp_tx_tbl\t\t= qmp_v3_dp_tx_tbl,\n\t.dp_tx_tbl_num\t\t= ARRAY_SIZE(qmp_v3_dp_tx_tbl),\n\n\t.serdes_tbl_rbr\t\t= qmp_v3_dp_serdes_tbl_rbr,\n\t.serdes_tbl_rbr_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_rbr),\n\t.serdes_tbl_hbr\t\t= qmp_v3_dp_serdes_tbl_hbr,\n\t.serdes_tbl_hbr_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_hbr),\n\t.serdes_tbl_hbr2\t= qmp_v3_dp_serdes_tbl_hbr2,\n\t.serdes_tbl_hbr2_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_hbr2),\n\t.serdes_tbl_hbr3\t= qmp_v3_dp_serdes_tbl_hbr3,\n\t.serdes_tbl_hbr3_num\t= ARRAY_SIZE(qmp_v3_dp_serdes_tbl_hbr3),\n\n\t.swing_hbr_rbr\t\t= &qmp_dp_v3_voltage_swing_hbr_rbr,\n\t.pre_emphasis_hbr_rbr\t= &qmp_dp_v3_pre_emphasis_hbr_rbr,\n\t.swing_hbr3_hbr2\t= &qmp_dp_v3_voltage_swing_hbr3_hbr2,\n\t.pre_emphasis_hbr3_hbr2 = &qmp_dp_v3_pre_emphasis_hbr3_hbr2,\n\n\t.dp_aux_init\t\t= qmp_v3_dp_aux_init,\n\t.configure_dp_tx\t= qmp_v3_configure_dp_tx,\n\t.configure_dp_phy\t= qmp_v3_configure_dp_phy,\n\t.calibrate_dp_phy\t= qmp_v3_calibrate_dp_phy,\n\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v3_usb3phy_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sm8250_usb3dpphy_cfg = {\n\t.offsets\t\t= &qmp_combo_offsets_v3,\n\n\t.serdes_tbl\t\t= sm8150_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= sm8250_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sm8250_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= sm8250_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sm8250_usb3_rx_tbl),\n\t.pcs_tbl\t\t= sm8250_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sm8250_usb3_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sm8250_usb3_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sm8250_usb3_pcs_usb_tbl),\n\n\t.dp_serdes_tbl\t\t= qmp_v4_dp_serdes_tbl,\n\t.dp_serdes_tbl_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl),\n\t.dp_tx_tbl\t\t= qmp_v4_dp_tx_tbl,\n\t.dp_tx_tbl_num\t\t= ARRAY_SIZE(qmp_v4_dp_tx_tbl),\n\n\t.serdes_tbl_rbr\t\t= qmp_v4_dp_serdes_tbl_rbr,\n\t.serdes_tbl_rbr_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_rbr),\n\t.serdes_tbl_hbr\t\t= qmp_v4_dp_serdes_tbl_hbr,\n\t.serdes_tbl_hbr_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr),\n\t.serdes_tbl_hbr2\t= qmp_v4_dp_serdes_tbl_hbr2,\n\t.serdes_tbl_hbr2_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr2),\n\t.serdes_tbl_hbr3\t= qmp_v4_dp_serdes_tbl_hbr3,\n\t.serdes_tbl_hbr3_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr3),\n\n\t.swing_hbr_rbr\t\t= &qmp_dp_v3_voltage_swing_hbr_rbr,\n\t.pre_emphasis_hbr_rbr\t= &qmp_dp_v3_pre_emphasis_hbr_rbr,\n\t.swing_hbr3_hbr2\t= &qmp_dp_v3_voltage_swing_hbr3_hbr2,\n\t.pre_emphasis_hbr3_hbr2 = &qmp_dp_v3_pre_emphasis_hbr3_hbr2,\n\n\t.dp_aux_init\t\t= qmp_v4_dp_aux_init,\n\t.configure_dp_tx\t= qmp_v4_configure_dp_tx,\n\t.configure_dp_phy\t= qmp_v4_configure_dp_phy,\n\t.calibrate_dp_phy\t= qmp_v4_calibrate_dp_phy,\n\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v45_usb3phy_regs_layout,\n\t.pcs_usb_offset\t\t= 0x300,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg sm8350_usb3dpphy_cfg = {\n\t.offsets\t\t= &qmp_combo_offsets_v3,\n\n\t.serdes_tbl\t\t= sm8150_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= sm8350_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sm8350_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= sm8350_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sm8350_usb3_rx_tbl),\n\t.pcs_tbl\t\t= sm8350_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sm8350_usb3_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sm8350_usb3_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sm8350_usb3_pcs_usb_tbl),\n\n\t.dp_serdes_tbl\t\t= qmp_v4_dp_serdes_tbl,\n\t.dp_serdes_tbl_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl),\n\t.dp_tx_tbl\t\t= qmp_v5_dp_tx_tbl,\n\t.dp_tx_tbl_num\t\t= ARRAY_SIZE(qmp_v5_dp_tx_tbl),\n\n\t.serdes_tbl_rbr\t\t= qmp_v4_dp_serdes_tbl_rbr,\n\t.serdes_tbl_rbr_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_rbr),\n\t.serdes_tbl_hbr\t\t= qmp_v4_dp_serdes_tbl_hbr,\n\t.serdes_tbl_hbr_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr),\n\t.serdes_tbl_hbr2\t= qmp_v4_dp_serdes_tbl_hbr2,\n\t.serdes_tbl_hbr2_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr2),\n\t.serdes_tbl_hbr3\t= qmp_v4_dp_serdes_tbl_hbr3,\n\t.serdes_tbl_hbr3_num\t= ARRAY_SIZE(qmp_v4_dp_serdes_tbl_hbr3),\n\n\t.swing_hbr_rbr\t\t= &qmp_dp_v4_voltage_swing_hbr_rbr,\n\t.pre_emphasis_hbr_rbr\t= &qmp_dp_v4_pre_emphasis_hbr_rbr,\n\t.swing_hbr3_hbr2\t= &qmp_dp_v3_voltage_swing_hbr3_hbr2,\n\t.pre_emphasis_hbr3_hbr2 = &qmp_dp_v4_pre_emphasis_hbr3_hbr2,\n\n\t.dp_aux_init\t\t= qmp_v4_dp_aux_init,\n\t.configure_dp_tx\t= qmp_v4_configure_dp_tx,\n\t.configure_dp_phy\t= qmp_v4_configure_dp_phy,\n\t.calibrate_dp_phy\t= qmp_v4_calibrate_dp_phy,\n\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v45_usb3phy_regs_layout,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg sm8550_usb3dpphy_cfg = {\n\t.offsets\t\t= &qmp_combo_offsets_v3,\n\n\t.serdes_tbl\t\t= sm8550_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sm8550_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= sm8550_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sm8550_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= sm8550_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sm8550_usb3_rx_tbl),\n\t.pcs_tbl\t\t= sm8550_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sm8550_usb3_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sm8550_usb3_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sm8550_usb3_pcs_usb_tbl),\n\n\t.dp_serdes_tbl\t\t= qmp_v6_dp_serdes_tbl,\n\t.dp_serdes_tbl_num\t= ARRAY_SIZE(qmp_v6_dp_serdes_tbl),\n\t.dp_tx_tbl\t\t= qmp_v6_dp_tx_tbl,\n\t.dp_tx_tbl_num\t\t= ARRAY_SIZE(qmp_v6_dp_tx_tbl),\n\n\t.serdes_tbl_rbr\t\t= qmp_v6_dp_serdes_tbl_rbr,\n\t.serdes_tbl_rbr_num\t= ARRAY_SIZE(qmp_v6_dp_serdes_tbl_rbr),\n\t.serdes_tbl_hbr\t\t= qmp_v6_dp_serdes_tbl_hbr,\n\t.serdes_tbl_hbr_num\t= ARRAY_SIZE(qmp_v6_dp_serdes_tbl_hbr),\n\t.serdes_tbl_hbr2\t= qmp_v6_dp_serdes_tbl_hbr2,\n\t.serdes_tbl_hbr2_num\t= ARRAY_SIZE(qmp_v6_dp_serdes_tbl_hbr2),\n\t.serdes_tbl_hbr3\t= qmp_v6_dp_serdes_tbl_hbr3,\n\t.serdes_tbl_hbr3_num\t= ARRAY_SIZE(qmp_v6_dp_serdes_tbl_hbr3),\n\n\t.swing_hbr_rbr\t\t= &qmp_dp_v5_voltage_swing_hbr_rbr,\n\t.pre_emphasis_hbr_rbr\t= &qmp_dp_v6_pre_emphasis_hbr_rbr,\n\t.swing_hbr3_hbr2\t= &qmp_dp_v5_voltage_swing_hbr3_hbr2,\n\t.pre_emphasis_hbr3_hbr2 = &qmp_dp_v5_pre_emphasis_hbr3_hbr2,\n\n\t.dp_aux_init\t\t= qmp_v4_dp_aux_init,\n\t.configure_dp_tx\t= qmp_v4_configure_dp_tx,\n\t.configure_dp_phy\t= qmp_v4_configure_dp_phy,\n\t.calibrate_dp_phy\t= qmp_v4_calibrate_dp_phy,\n\n\t.regs\t\t\t= qmp_v6_usb3phy_regs_layout,\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n};\n\nstatic void qmp_combo_configure_lane(void __iomem *base,\n\t\t\t\t\tconst struct qmp_phy_init_tbl tbl[],\n\t\t\t\t\tint num,\n\t\t\t\t\tu8 lane_mask)\n{\n\tint i;\n\tconst struct qmp_phy_init_tbl *t = tbl;\n\n\tif (!t)\n\t\treturn;\n\n\tfor (i = 0; i < num; i++, t++) {\n\t\tif (!(t->lane_mask & lane_mask))\n\t\t\tcontinue;\n\n\t\twritel(t->val, base + t->offset);\n\t}\n}\n\nstatic void qmp_combo_configure(void __iomem *base,\n\t\t\t\t   const struct qmp_phy_init_tbl tbl[],\n\t\t\t\t   int num)\n{\n\tqmp_combo_configure_lane(base, tbl, num, 0xff);\n}\n\nstatic int qmp_combo_dp_serdes_init(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *serdes = qmp->dp_serdes;\n\tconst struct phy_configure_opts_dp *dp_opts = &qmp->dp_opts;\n\n\tqmp_combo_configure(serdes, cfg->dp_serdes_tbl, cfg->dp_serdes_tbl_num);\n\n\tswitch (dp_opts->link_rate) {\n\tcase 1620:\n\t\tqmp_combo_configure(serdes, cfg->serdes_tbl_rbr,\n\t\t\t\tcfg->serdes_tbl_rbr_num);\n\t\tbreak;\n\tcase 2700:\n\t\tqmp_combo_configure(serdes, cfg->serdes_tbl_hbr,\n\t\t\t\tcfg->serdes_tbl_hbr_num);\n\t\tbreak;\n\tcase 5400:\n\t\tqmp_combo_configure(serdes, cfg->serdes_tbl_hbr2,\n\t\t\t\tcfg->serdes_tbl_hbr2_num);\n\t\tbreak;\n\tcase 8100:\n\t\tqmp_combo_configure(serdes, cfg->serdes_tbl_hbr3,\n\t\t\t\tcfg->serdes_tbl_hbr3_num);\n\t\tbreak;\n\tdefault:\n\t\t \n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic void qmp_v3_dp_aux_init(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\twritel(DP_PHY_PD_CTL_PWRDN | DP_PHY_PD_CTL_AUX_PWRDN |\n\t       DP_PHY_PD_CTL_PLL_PWRDN | DP_PHY_PD_CTL_DP_CLAMP_EN,\n\t       qmp->dp_dp_phy + QSERDES_DP_PHY_PD_CTL);\n\n\t \n\twritel(QSERDES_V3_COM_BIAS_EN | QSERDES_V3_COM_BIAS_EN_MUX |\n\t       QSERDES_V3_COM_CLKBUF_L_EN | QSERDES_V3_COM_EN_SYSCLK_TX_SEL,\n\t       qmp->dp_serdes + cfg->regs[QPHY_COM_BIAS_EN_CLKBUFLR_EN]);\n\n\twritel(DP_PHY_PD_CTL_PSR_PWRDN, qmp->dp_dp_phy + QSERDES_DP_PHY_PD_CTL);\n\n\twritel(DP_PHY_PD_CTL_PWRDN | DP_PHY_PD_CTL_AUX_PWRDN |\n\t       DP_PHY_PD_CTL_LANE_0_1_PWRDN |\n\t       DP_PHY_PD_CTL_LANE_2_3_PWRDN | DP_PHY_PD_CTL_PLL_PWRDN |\n\t       DP_PHY_PD_CTL_DP_CLAMP_EN,\n\t       qmp->dp_dp_phy + QSERDES_DP_PHY_PD_CTL);\n\n\twritel(QSERDES_V3_COM_BIAS_EN |\n\t       QSERDES_V3_COM_BIAS_EN_MUX | QSERDES_V3_COM_CLKBUF_R_EN |\n\t       QSERDES_V3_COM_CLKBUF_L_EN | QSERDES_V3_COM_EN_SYSCLK_TX_SEL |\n\t       QSERDES_V3_COM_CLKBUF_RX_DRIVE_L,\n\t       qmp->dp_serdes + cfg->regs[QPHY_COM_BIAS_EN_CLKBUFLR_EN]);\n\n\twritel(0x00, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG0);\n\twritel(0x13, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG1);\n\twritel(0x24, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG2);\n\twritel(0x00, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG3);\n\twritel(0x0a, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG4);\n\twritel(0x26, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG5);\n\twritel(0x0a, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG6);\n\twritel(0x03, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG7);\n\twritel(0xbb, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG8);\n\twritel(0x03, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG9);\n\tqmp->dp_aux_cfg = 0;\n\n\twritel(PHY_AUX_STOP_ERR_MASK | PHY_AUX_DEC_ERR_MASK |\n\t       PHY_AUX_SYNC_ERR_MASK | PHY_AUX_ALIGN_ERR_MASK |\n\t       PHY_AUX_REQ_ERR_MASK,\n\t       qmp->dp_dp_phy + QSERDES_V3_DP_PHY_AUX_INTERRUPT_MASK);\n}\n\nstatic int qmp_combo_configure_dp_swing(struct qmp_combo *qmp)\n{\n\tconst struct phy_configure_opts_dp *dp_opts = &qmp->dp_opts;\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tunsigned int v_level = 0, p_level = 0;\n\tu8 voltage_swing_cfg, pre_emphasis_cfg;\n\tint i;\n\n\tfor (i = 0; i < dp_opts->lanes; i++) {\n\t\tv_level = max(v_level, dp_opts->voltage[i]);\n\t\tp_level = max(p_level, dp_opts->pre[i]);\n\t}\n\n\tif (dp_opts->link_rate <= 2700) {\n\t\tvoltage_swing_cfg = (*cfg->swing_hbr_rbr)[v_level][p_level];\n\t\tpre_emphasis_cfg = (*cfg->pre_emphasis_hbr_rbr)[v_level][p_level];\n\t} else {\n\t\tvoltage_swing_cfg = (*cfg->swing_hbr3_hbr2)[v_level][p_level];\n\t\tpre_emphasis_cfg = (*cfg->pre_emphasis_hbr3_hbr2)[v_level][p_level];\n\t}\n\n\t \n\tif (voltage_swing_cfg == 0xFF && pre_emphasis_cfg == 0xFF)\n\t\treturn -EINVAL;\n\n\t \n\tvoltage_swing_cfg |= DP_PHY_TXn_TX_DRV_LVL_MUX_EN;\n\tpre_emphasis_cfg |= DP_PHY_TXn_TX_EMP_POST1_LVL_MUX_EN;\n\n\twritel(voltage_swing_cfg, qmp->dp_tx + cfg->regs[QPHY_TX_TX_DRV_LVL]);\n\twritel(pre_emphasis_cfg, qmp->dp_tx + cfg->regs[QPHY_TX_TX_EMP_POST1_LVL]);\n\twritel(voltage_swing_cfg, qmp->dp_tx2 + cfg->regs[QPHY_TX_TX_DRV_LVL]);\n\twritel(pre_emphasis_cfg, qmp->dp_tx2 + cfg->regs[QPHY_TX_TX_EMP_POST1_LVL]);\n\n\treturn 0;\n}\n\nstatic void qmp_v3_configure_dp_tx(struct qmp_combo *qmp)\n{\n\tconst struct phy_configure_opts_dp *dp_opts = &qmp->dp_opts;\n\tu32 bias_en, drvr_en;\n\n\tif (qmp_combo_configure_dp_swing(qmp) < 0)\n\t\treturn;\n\n\tif (dp_opts->lanes == 1) {\n\t\tbias_en = 0x3e;\n\t\tdrvr_en = 0x13;\n\t} else {\n\t\tbias_en = 0x3f;\n\t\tdrvr_en = 0x10;\n\t}\n\n\twritel(drvr_en, qmp->dp_tx + QSERDES_V3_TX_HIGHZ_DRVR_EN);\n\twritel(bias_en, qmp->dp_tx + QSERDES_V3_TX_TRANSCEIVER_BIAS_EN);\n\twritel(drvr_en, qmp->dp_tx2 + QSERDES_V3_TX_HIGHZ_DRVR_EN);\n\twritel(bias_en, qmp->dp_tx2 + QSERDES_V3_TX_TRANSCEIVER_BIAS_EN);\n}\n\nstatic bool qmp_combo_configure_dp_mode(struct qmp_combo *qmp)\n{\n\tbool reverse = (qmp->orientation == TYPEC_ORIENTATION_REVERSE);\n\tconst struct phy_configure_opts_dp *dp_opts = &qmp->dp_opts;\n\tu32 val;\n\n\tval = DP_PHY_PD_CTL_PWRDN | DP_PHY_PD_CTL_AUX_PWRDN |\n\t      DP_PHY_PD_CTL_PLL_PWRDN | DP_PHY_PD_CTL_DP_CLAMP_EN;\n\n\tif (dp_opts->lanes == 4 || reverse)\n\t\tval |= DP_PHY_PD_CTL_LANE_0_1_PWRDN;\n\tif (dp_opts->lanes == 4 || !reverse)\n\t\tval |= DP_PHY_PD_CTL_LANE_2_3_PWRDN;\n\n\twritel(val, qmp->dp_dp_phy + QSERDES_DP_PHY_PD_CTL);\n\n\tif (reverse)\n\t\twritel(0x4c, qmp->pcs + QSERDES_DP_PHY_MODE);\n\telse\n\t\twritel(0x5c, qmp->pcs + QSERDES_DP_PHY_MODE);\n\n\treturn reverse;\n}\n\nstatic int qmp_combo_configure_dp_clocks(struct qmp_combo *qmp)\n{\n\tconst struct phy_configure_opts_dp *dp_opts = &qmp->dp_opts;\n\tu32 phy_vco_div;\n\tunsigned long pixel_freq;\n\n\tswitch (dp_opts->link_rate) {\n\tcase 1620:\n\t\tphy_vco_div = 0x1;\n\t\tpixel_freq = 1620000000UL / 2;\n\t\tbreak;\n\tcase 2700:\n\t\tphy_vco_div = 0x1;\n\t\tpixel_freq = 2700000000UL / 2;\n\t\tbreak;\n\tcase 5400:\n\t\tphy_vco_div = 0x2;\n\t\tpixel_freq = 5400000000UL / 4;\n\t\tbreak;\n\tcase 8100:\n\t\tphy_vco_div = 0x0;\n\t\tpixel_freq = 8100000000UL / 6;\n\t\tbreak;\n\tdefault:\n\t\t \n\t\treturn -EINVAL;\n\t}\n\twritel(phy_vco_div, qmp->dp_dp_phy + QSERDES_V4_DP_PHY_VCO_DIV);\n\n\tclk_set_rate(qmp->dp_link_hw.clk, dp_opts->link_rate * 100000);\n\tclk_set_rate(qmp->dp_pixel_hw.clk, pixel_freq);\n\n\treturn 0;\n}\n\nstatic int qmp_v3_configure_dp_phy(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tu32 status;\n\tint ret;\n\n\tqmp_combo_configure_dp_mode(qmp);\n\n\twritel(0x05, qmp->dp_dp_phy + QSERDES_V3_DP_PHY_TX0_TX1_LANE_CTL);\n\twritel(0x05, qmp->dp_dp_phy + QSERDES_V3_DP_PHY_TX2_TX3_LANE_CTL);\n\n\tret = qmp_combo_configure_dp_clocks(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\twritel(0x04, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG2);\n\twritel(0x01, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\twritel(0x05, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\twritel(0x01, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\twritel(0x09, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\n\twritel(0x20, qmp->dp_serdes + cfg->regs[QPHY_COM_RESETSM_CNTRL]);\n\n\tif (readl_poll_timeout(qmp->dp_serdes + cfg->regs[QPHY_COM_C_READY_STATUS],\n\t\t\tstatus,\n\t\t\t((status & BIT(0)) > 0),\n\t\t\t500,\n\t\t\t10000))\n\t\treturn -ETIMEDOUT;\n\n\twritel(0x19, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\n\tif (readl_poll_timeout(qmp->dp_dp_phy + cfg->regs[QPHY_DP_PHY_STATUS],\n\t\t\tstatus,\n\t\t\t((status & BIT(1)) > 0),\n\t\t\t500,\n\t\t\t10000))\n\t\treturn -ETIMEDOUT;\n\n\twritel(0x18, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\tudelay(2000);\n\twritel(0x19, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\n\treturn readl_poll_timeout(qmp->dp_dp_phy + cfg->regs[QPHY_DP_PHY_STATUS],\n\t\t\tstatus,\n\t\t\t((status & BIT(1)) > 0),\n\t\t\t500,\n\t\t\t10000);\n}\n\n \nstatic int qmp_v3_calibrate_dp_phy(struct qmp_combo *qmp)\n{\n\tstatic const u8 cfg1_settings[] = { 0x13, 0x23, 0x1d };\n\tu8 val;\n\n\tqmp->dp_aux_cfg++;\n\tqmp->dp_aux_cfg %= ARRAY_SIZE(cfg1_settings);\n\tval = cfg1_settings[qmp->dp_aux_cfg];\n\n\twritel(val, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG1);\n\n\treturn 0;\n}\n\nstatic void qmp_v4_dp_aux_init(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\twritel(DP_PHY_PD_CTL_PWRDN | DP_PHY_PD_CTL_PSR_PWRDN | DP_PHY_PD_CTL_AUX_PWRDN |\n\t       DP_PHY_PD_CTL_PLL_PWRDN | DP_PHY_PD_CTL_DP_CLAMP_EN,\n\t       qmp->dp_dp_phy + QSERDES_DP_PHY_PD_CTL);\n\n\t \n\twritel(0x17, qmp->dp_serdes + cfg->regs[QPHY_COM_BIAS_EN_CLKBUFLR_EN]);\n\n\twritel(0x00, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG0);\n\twritel(0x13, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG1);\n\twritel(0xa4, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG2);\n\twritel(0x00, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG3);\n\twritel(0x0a, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG4);\n\twritel(0x26, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG5);\n\twritel(0x0a, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG6);\n\twritel(0x03, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG7);\n\twritel(0xb7, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG8);\n\twritel(0x03, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG9);\n\tqmp->dp_aux_cfg = 0;\n\n\twritel(PHY_AUX_STOP_ERR_MASK | PHY_AUX_DEC_ERR_MASK |\n\t       PHY_AUX_SYNC_ERR_MASK | PHY_AUX_ALIGN_ERR_MASK |\n\t       PHY_AUX_REQ_ERR_MASK,\n\t       qmp->dp_dp_phy + QSERDES_V4_DP_PHY_AUX_INTERRUPT_MASK);\n}\n\nstatic void qmp_v4_configure_dp_tx(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\t \n\twritel(0x27, qmp->dp_tx + cfg->regs[QPHY_TX_TX_DRV_LVL]);\n\twritel(0x27, qmp->dp_tx2 + cfg->regs[QPHY_TX_TX_DRV_LVL]);\n\n\twritel(0x20, qmp->dp_tx + cfg->regs[QPHY_TX_TX_EMP_POST1_LVL]);\n\twritel(0x20, qmp->dp_tx2 + cfg->regs[QPHY_TX_TX_EMP_POST1_LVL]);\n\n\tqmp_combo_configure_dp_swing(qmp);\n}\n\nstatic int qmp_v456_configure_dp_phy(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tu32 status;\n\tint ret;\n\n\twritel(0x0f, qmp->dp_dp_phy + QSERDES_V4_DP_PHY_CFG_1);\n\n\tqmp_combo_configure_dp_mode(qmp);\n\n\twritel(0x13, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG1);\n\twritel(0xa4, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG2);\n\n\twritel(0x05, qmp->dp_dp_phy + QSERDES_V4_DP_PHY_TX0_TX1_LANE_CTL);\n\twritel(0x05, qmp->dp_dp_phy + QSERDES_V4_DP_PHY_TX2_TX3_LANE_CTL);\n\n\tret = qmp_combo_configure_dp_clocks(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\twritel(0x01, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\twritel(0x05, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\twritel(0x01, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\twritel(0x09, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\n\twritel(0x20, qmp->dp_serdes + cfg->regs[QPHY_COM_RESETSM_CNTRL]);\n\n\tif (readl_poll_timeout(qmp->dp_serdes + cfg->regs[QPHY_COM_C_READY_STATUS],\n\t\t\tstatus,\n\t\t\t((status & BIT(0)) > 0),\n\t\t\t500,\n\t\t\t10000))\n\t\treturn -ETIMEDOUT;\n\n\tif (readl_poll_timeout(qmp->dp_serdes + cfg->regs[QPHY_COM_CMN_STATUS],\n\t\t\tstatus,\n\t\t\t((status & BIT(0)) > 0),\n\t\t\t500,\n\t\t\t10000))\n\t\treturn -ETIMEDOUT;\n\n\tif (readl_poll_timeout(qmp->dp_serdes + cfg->regs[QPHY_COM_CMN_STATUS],\n\t\t\tstatus,\n\t\t\t((status & BIT(1)) > 0),\n\t\t\t500,\n\t\t\t10000))\n\t\treturn -ETIMEDOUT;\n\n\twritel(0x19, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\n\tif (readl_poll_timeout(qmp->dp_dp_phy + cfg->regs[QPHY_DP_PHY_STATUS],\n\t\t\tstatus,\n\t\t\t((status & BIT(0)) > 0),\n\t\t\t500,\n\t\t\t10000))\n\t\treturn -ETIMEDOUT;\n\n\tif (readl_poll_timeout(qmp->dp_dp_phy + cfg->regs[QPHY_DP_PHY_STATUS],\n\t\t\tstatus,\n\t\t\t((status & BIT(1)) > 0),\n\t\t\t500,\n\t\t\t10000))\n\t\treturn -ETIMEDOUT;\n\n\treturn 0;\n}\n\nstatic int qmp_v4_configure_dp_phy(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tbool reverse = (qmp->orientation == TYPEC_ORIENTATION_REVERSE);\n\tconst struct phy_configure_opts_dp *dp_opts = &qmp->dp_opts;\n\tu32 bias0_en, drvr0_en, bias1_en, drvr1_en;\n\tu32 status;\n\tint ret;\n\n\tret = qmp_v456_configure_dp_phy(qmp);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\n\tif (dp_opts->lanes == 1) {\n\t\tbias0_en = reverse ? 0x3e : 0x15;\n\t\tbias1_en = reverse ? 0x15 : 0x3e;\n\t\tdrvr0_en = reverse ? 0x13 : 0x10;\n\t\tdrvr1_en = reverse ? 0x10 : 0x13;\n\t} else if (dp_opts->lanes == 2) {\n\t\tbias0_en = reverse ? 0x3f : 0x15;\n\t\tbias1_en = reverse ? 0x15 : 0x3f;\n\t\tdrvr0_en = 0x10;\n\t\tdrvr1_en = 0x10;\n\t} else {\n\t\tbias0_en = 0x3f;\n\t\tbias1_en = 0x3f;\n\t\tdrvr0_en = 0x10;\n\t\tdrvr1_en = 0x10;\n\t}\n\n\twritel(drvr0_en, qmp->dp_tx + cfg->regs[QPHY_TX_HIGHZ_DRVR_EN]);\n\twritel(bias0_en, qmp->dp_tx + cfg->regs[QPHY_TX_TRANSCEIVER_BIAS_EN]);\n\twritel(drvr1_en, qmp->dp_tx2 + cfg->regs[QPHY_TX_HIGHZ_DRVR_EN]);\n\twritel(bias1_en, qmp->dp_tx2 + cfg->regs[QPHY_TX_TRANSCEIVER_BIAS_EN]);\n\n\twritel(0x18, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\tudelay(2000);\n\twritel(0x19, qmp->dp_dp_phy + QSERDES_DP_PHY_CFG);\n\n\tif (readl_poll_timeout(qmp->dp_dp_phy + cfg->regs[QPHY_DP_PHY_STATUS],\n\t\t\tstatus,\n\t\t\t((status & BIT(1)) > 0),\n\t\t\t500,\n\t\t\t10000))\n\t\treturn -ETIMEDOUT;\n\n\twritel(0x0a, qmp->dp_tx + cfg->regs[QPHY_TX_TX_POL_INV]);\n\twritel(0x0a, qmp->dp_tx2 + cfg->regs[QPHY_TX_TX_POL_INV]);\n\n\twritel(0x27, qmp->dp_tx + cfg->regs[QPHY_TX_TX_DRV_LVL]);\n\twritel(0x27, qmp->dp_tx2 + cfg->regs[QPHY_TX_TX_DRV_LVL]);\n\n\twritel(0x20, qmp->dp_tx + cfg->regs[QPHY_TX_TX_EMP_POST1_LVL]);\n\twritel(0x20, qmp->dp_tx2 + cfg->regs[QPHY_TX_TX_EMP_POST1_LVL]);\n\n\treturn 0;\n\n\treturn 0;\n}\n\n \nstatic int qmp_v4_calibrate_dp_phy(struct qmp_combo *qmp)\n{\n\tstatic const u8 cfg1_settings[] = { 0x20, 0x13, 0x23, 0x1d };\n\tu8 val;\n\n\tqmp->dp_aux_cfg++;\n\tqmp->dp_aux_cfg %= ARRAY_SIZE(cfg1_settings);\n\tval = cfg1_settings[qmp->dp_aux_cfg];\n\n\twritel(val, qmp->dp_dp_phy + QSERDES_DP_PHY_AUX_CFG1);\n\n\treturn 0;\n}\n\nstatic int qmp_combo_dp_configure(struct phy *phy, union phy_configure_opts *opts)\n{\n\tconst struct phy_configure_opts_dp *dp_opts = &opts->dp;\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\tmutex_lock(&qmp->phy_mutex);\n\n\tmemcpy(&qmp->dp_opts, dp_opts, sizeof(*dp_opts));\n\tif (qmp->dp_opts.set_voltages) {\n\t\tcfg->configure_dp_tx(qmp);\n\t\tqmp->dp_opts.set_voltages = 0;\n\t}\n\n\tmutex_unlock(&qmp->phy_mutex);\n\n\treturn 0;\n}\n\nstatic int qmp_combo_dp_calibrate(struct phy *phy)\n{\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tint ret = 0;\n\n\tmutex_lock(&qmp->phy_mutex);\n\n\tif (cfg->calibrate_dp_phy)\n\t\tret = cfg->calibrate_dp_phy(qmp);\n\n\tmutex_unlock(&qmp->phy_mutex);\n\n\treturn ret;\n}\n\nstatic int qmp_combo_com_init(struct qmp_combo *qmp, bool force)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *com = qmp->com;\n\tint ret;\n\tu32 val;\n\n\tif (!force && qmp->init_count++)\n\t\treturn 0;\n\n\tret = regulator_bulk_enable(cfg->num_vregs, qmp->vregs);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"failed to enable regulators, err=%d\\n\", ret);\n\t\tgoto err_decrement_count;\n\t}\n\n\tret = reset_control_bulk_assert(cfg->num_resets, qmp->resets);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"reset assert failed\\n\");\n\t\tgoto err_disable_regulators;\n\t}\n\n\tret = reset_control_bulk_deassert(cfg->num_resets, qmp->resets);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"reset deassert failed\\n\");\n\t\tgoto err_disable_regulators;\n\t}\n\n\tret = clk_bulk_prepare_enable(qmp->num_clks, qmp->clks);\n\tif (ret)\n\t\tgoto err_assert_reset;\n\n\tqphy_setbits(com, QPHY_V3_DP_COM_POWER_DOWN_CTRL, SW_PWRDN);\n\n\t \n\tqphy_setbits(com, QPHY_V3_DP_COM_RESET_OVRD_CTRL,\n\t\t\tSW_DPPHY_RESET_MUX | SW_DPPHY_RESET |\n\t\t\tSW_USB3PHY_RESET_MUX | SW_USB3PHY_RESET);\n\n\t \n\tval = SW_PORTSELECT_MUX;\n\tif (qmp->orientation == TYPEC_ORIENTATION_REVERSE)\n\t\tval |= SW_PORTSELECT_VAL;\n\twritel(val, com + QPHY_V3_DP_COM_TYPEC_CTRL);\n\twritel(USB3_MODE | DP_MODE, com + QPHY_V3_DP_COM_PHY_MODE_CTRL);\n\n\t \n\tqphy_clrbits(com, QPHY_V3_DP_COM_RESET_OVRD_CTRL,\n\t\t\tSW_DPPHY_RESET_MUX | SW_DPPHY_RESET |\n\t\t\tSW_USB3PHY_RESET_MUX | SW_USB3PHY_RESET);\n\n\tqphy_clrbits(com, QPHY_V3_DP_COM_SWI_CTRL, 0x03);\n\tqphy_clrbits(com, QPHY_V3_DP_COM_SW_RESET, SW_RESET);\n\n\tqphy_setbits(qmp->pcs, cfg->regs[QPHY_PCS_POWER_DOWN_CONTROL],\n\t\t\tSW_PWRDN);\n\n\treturn 0;\n\nerr_assert_reset:\n\treset_control_bulk_assert(cfg->num_resets, qmp->resets);\nerr_disable_regulators:\n\tregulator_bulk_disable(cfg->num_vregs, qmp->vregs);\nerr_decrement_count:\n\tqmp->init_count--;\n\n\treturn ret;\n}\n\nstatic int qmp_combo_com_exit(struct qmp_combo *qmp, bool force)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\tif (!force && --qmp->init_count)\n\t\treturn 0;\n\n\treset_control_bulk_assert(cfg->num_resets, qmp->resets);\n\n\tclk_bulk_disable_unprepare(qmp->num_clks, qmp->clks);\n\n\tregulator_bulk_disable(cfg->num_vregs, qmp->vregs);\n\n\treturn 0;\n}\n\nstatic int qmp_combo_dp_init(struct phy *phy)\n{\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tint ret;\n\n\tmutex_lock(&qmp->phy_mutex);\n\n\tret = qmp_combo_com_init(qmp, false);\n\tif (ret)\n\t\tgoto out_unlock;\n\n\tcfg->dp_aux_init(qmp);\n\n\tqmp->dp_init_count++;\n\nout_unlock:\n\tmutex_unlock(&qmp->phy_mutex);\n\treturn ret;\n}\n\nstatic int qmp_combo_dp_exit(struct phy *phy)\n{\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\n\tmutex_lock(&qmp->phy_mutex);\n\n\tqmp_combo_com_exit(qmp, false);\n\n\tqmp->dp_init_count--;\n\n\tmutex_unlock(&qmp->phy_mutex);\n\n\treturn 0;\n}\n\nstatic int qmp_combo_dp_power_on(struct phy *phy)\n{\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *tx = qmp->dp_tx;\n\tvoid __iomem *tx2 = qmp->dp_tx2;\n\n\tmutex_lock(&qmp->phy_mutex);\n\n\tqmp_combo_dp_serdes_init(qmp);\n\n\tqmp_combo_configure_lane(tx, cfg->dp_tx_tbl, cfg->dp_tx_tbl_num, 1);\n\tqmp_combo_configure_lane(tx2, cfg->dp_tx_tbl, cfg->dp_tx_tbl_num, 2);\n\n\t \n\tcfg->configure_dp_tx(qmp);\n\n\t \n\tcfg->configure_dp_phy(qmp);\n\n\tmutex_unlock(&qmp->phy_mutex);\n\n\treturn 0;\n}\n\nstatic int qmp_combo_dp_power_off(struct phy *phy)\n{\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\n\tmutex_lock(&qmp->phy_mutex);\n\n\t \n\twritel(DP_PHY_PD_CTL_PSR_PWRDN, qmp->dp_dp_phy + QSERDES_DP_PHY_PD_CTL);\n\n\tmutex_unlock(&qmp->phy_mutex);\n\n\treturn 0;\n}\n\nstatic int qmp_combo_usb_power_on(struct phy *phy)\n{\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *serdes = qmp->serdes;\n\tvoid __iomem *tx = qmp->tx;\n\tvoid __iomem *rx = qmp->rx;\n\tvoid __iomem *tx2 = qmp->tx2;\n\tvoid __iomem *rx2 = qmp->rx2;\n\tvoid __iomem *pcs = qmp->pcs;\n\tvoid __iomem *pcs_usb = qmp->pcs_usb;\n\tvoid __iomem *status;\n\tunsigned int val;\n\tint ret;\n\n\tqmp_combo_configure(serdes, cfg->serdes_tbl, cfg->serdes_tbl_num);\n\n\tret = clk_prepare_enable(qmp->pipe_clk);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"pipe_clk enable failed err=%d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\t \n\tqmp_combo_configure_lane(tx, cfg->tx_tbl, cfg->tx_tbl_num, 1);\n\tqmp_combo_configure_lane(tx2, cfg->tx_tbl, cfg->tx_tbl_num, 2);\n\n\tqmp_combo_configure_lane(rx, cfg->rx_tbl, cfg->rx_tbl_num, 1);\n\tqmp_combo_configure_lane(rx2, cfg->rx_tbl, cfg->rx_tbl_num, 2);\n\n\tqmp_combo_configure(pcs, cfg->pcs_tbl, cfg->pcs_tbl_num);\n\n\tif (pcs_usb)\n\t\tqmp_combo_configure(pcs_usb, cfg->pcs_usb_tbl, cfg->pcs_usb_tbl_num);\n\n\tif (cfg->has_pwrdn_delay)\n\t\tusleep_range(10, 20);\n\n\t \n\tqphy_clrbits(pcs, cfg->regs[QPHY_SW_RESET], SW_RESET);\n\n\t \n\tqphy_setbits(pcs, cfg->regs[QPHY_START_CTRL], SERDES_START | PCS_START);\n\n\tstatus = pcs + cfg->regs[QPHY_PCS_STATUS];\n\tret = readl_poll_timeout(status, val, !(val & PHYSTATUS), 200,\n\t\t\tPHY_INIT_COMPLETE_TIMEOUT);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"phy initialization timed-out\\n\");\n\t\tgoto err_disable_pipe_clk;\n\t}\n\n\treturn 0;\n\nerr_disable_pipe_clk:\n\tclk_disable_unprepare(qmp->pipe_clk);\n\n\treturn ret;\n}\n\nstatic int qmp_combo_usb_power_off(struct phy *phy)\n{\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\tclk_disable_unprepare(qmp->pipe_clk);\n\n\t \n\tqphy_setbits(qmp->pcs, cfg->regs[QPHY_SW_RESET], SW_RESET);\n\n\t \n\tqphy_clrbits(qmp->pcs, cfg->regs[QPHY_START_CTRL],\n\t\t\tSERDES_START | PCS_START);\n\n\t \n\tqphy_clrbits(qmp->pcs, cfg->regs[QPHY_PCS_POWER_DOWN_CONTROL],\n\t\t\tSW_PWRDN);\n\n\treturn 0;\n}\n\nstatic int qmp_combo_usb_init(struct phy *phy)\n{\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\tint ret;\n\n\tmutex_lock(&qmp->phy_mutex);\n\tret = qmp_combo_com_init(qmp, false);\n\tif (ret)\n\t\tgoto out_unlock;\n\n\tret = qmp_combo_usb_power_on(phy);\n\tif (ret) {\n\t\tqmp_combo_com_exit(qmp, false);\n\t\tgoto out_unlock;\n\t}\n\n\tqmp->usb_init_count++;\n\nout_unlock:\n\tmutex_unlock(&qmp->phy_mutex);\n\treturn ret;\n}\n\nstatic int qmp_combo_usb_exit(struct phy *phy)\n{\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\tint ret;\n\n\tmutex_lock(&qmp->phy_mutex);\n\tret = qmp_combo_usb_power_off(phy);\n\tif (ret)\n\t\tgoto out_unlock;\n\n\tret = qmp_combo_com_exit(qmp, false);\n\tif (ret)\n\t\tgoto out_unlock;\n\n\tqmp->usb_init_count--;\n\nout_unlock:\n\tmutex_unlock(&qmp->phy_mutex);\n\treturn ret;\n}\n\nstatic int qmp_combo_usb_set_mode(struct phy *phy, enum phy_mode mode, int submode)\n{\n\tstruct qmp_combo *qmp = phy_get_drvdata(phy);\n\n\tqmp->mode = mode;\n\n\treturn 0;\n}\n\nstatic const struct phy_ops qmp_combo_usb_phy_ops = {\n\t.init\t\t= qmp_combo_usb_init,\n\t.exit\t\t= qmp_combo_usb_exit,\n\t.set_mode\t= qmp_combo_usb_set_mode,\n\t.owner\t\t= THIS_MODULE,\n};\n\nstatic const struct phy_ops qmp_combo_dp_phy_ops = {\n\t.init\t\t= qmp_combo_dp_init,\n\t.configure\t= qmp_combo_dp_configure,\n\t.power_on\t= qmp_combo_dp_power_on,\n\t.calibrate\t= qmp_combo_dp_calibrate,\n\t.power_off\t= qmp_combo_dp_power_off,\n\t.exit\t\t= qmp_combo_dp_exit,\n\t.owner\t\t= THIS_MODULE,\n};\n\nstatic void qmp_combo_enable_autonomous_mode(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *pcs_usb = qmp->pcs_usb ?: qmp->pcs;\n\tvoid __iomem *pcs_misc = qmp->pcs_misc;\n\tu32 intr_mask;\n\n\tif (qmp->mode == PHY_MODE_USB_HOST_SS ||\n\t    qmp->mode == PHY_MODE_USB_DEVICE_SS)\n\t\tintr_mask = ARCVR_DTCT_EN | ALFPS_DTCT_EN;\n\telse\n\t\tintr_mask = ARCVR_DTCT_EN | ARCVR_DTCT_EVENT_SEL;\n\n\t \n\tqphy_setbits(pcs_usb, cfg->regs[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR], IRQ_CLEAR);\n\t \n\tqphy_clrbits(pcs_usb, cfg->regs[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR], IRQ_CLEAR);\n\n\tqphy_clrbits(pcs_usb, cfg->regs[QPHY_PCS_AUTONOMOUS_MODE_CTRL],\n\t\t     ARCVR_DTCT_EN | ALFPS_DTCT_EN | ARCVR_DTCT_EVENT_SEL);\n\n\t \n\tqphy_setbits(pcs_usb, cfg->regs[QPHY_PCS_AUTONOMOUS_MODE_CTRL], intr_mask);\n\n\t \n\tif (pcs_misc)\n\t\tqphy_clrbits(pcs_misc, QPHY_V3_PCS_MISC_CLAMP_ENABLE, CLAMP_EN);\n}\n\nstatic void qmp_combo_disable_autonomous_mode(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *pcs_usb = qmp->pcs_usb ?: qmp->pcs;\n\tvoid __iomem *pcs_misc = qmp->pcs_misc;\n\n\t \n\tif (pcs_misc)\n\t\tqphy_setbits(pcs_misc, QPHY_V3_PCS_MISC_CLAMP_ENABLE, CLAMP_EN);\n\n\tqphy_clrbits(pcs_usb, cfg->regs[QPHY_PCS_AUTONOMOUS_MODE_CTRL],\n\t\t     ARCVR_DTCT_EN | ARCVR_DTCT_EVENT_SEL | ALFPS_DTCT_EN);\n\n\tqphy_setbits(pcs_usb, cfg->regs[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR], IRQ_CLEAR);\n\t \n\tqphy_clrbits(pcs_usb, cfg->regs[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR], IRQ_CLEAR);\n}\n\nstatic int __maybe_unused qmp_combo_runtime_suspend(struct device *dev)\n{\n\tstruct qmp_combo *qmp = dev_get_drvdata(dev);\n\n\tdev_vdbg(dev, \"Suspending QMP phy, mode:%d\\n\", qmp->mode);\n\n\tif (!qmp->init_count) {\n\t\tdev_vdbg(dev, \"PHY not initialized, bailing out\\n\");\n\t\treturn 0;\n\t}\n\n\tqmp_combo_enable_autonomous_mode(qmp);\n\n\tclk_disable_unprepare(qmp->pipe_clk);\n\tclk_bulk_disable_unprepare(qmp->num_clks, qmp->clks);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused qmp_combo_runtime_resume(struct device *dev)\n{\n\tstruct qmp_combo *qmp = dev_get_drvdata(dev);\n\tint ret = 0;\n\n\tdev_vdbg(dev, \"Resuming QMP phy, mode:%d\\n\", qmp->mode);\n\n\tif (!qmp->init_count) {\n\t\tdev_vdbg(dev, \"PHY not initialized, bailing out\\n\");\n\t\treturn 0;\n\t}\n\n\tret = clk_bulk_prepare_enable(qmp->num_clks, qmp->clks);\n\tif (ret)\n\t\treturn ret;\n\n\tret = clk_prepare_enable(qmp->pipe_clk);\n\tif (ret) {\n\t\tdev_err(dev, \"pipe_clk enable failed, err=%d\\n\", ret);\n\t\tclk_bulk_disable_unprepare(qmp->num_clks, qmp->clks);\n\t\treturn ret;\n\t}\n\n\tqmp_combo_disable_autonomous_mode(qmp);\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops qmp_combo_pm_ops = {\n\tSET_RUNTIME_PM_OPS(qmp_combo_runtime_suspend,\n\t\t\t   qmp_combo_runtime_resume, NULL)\n};\n\nstatic int qmp_combo_vreg_init(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tint num = cfg->num_vregs;\n\tint ret, i;\n\n\tqmp->vregs = devm_kcalloc(dev, num, sizeof(*qmp->vregs), GFP_KERNEL);\n\tif (!qmp->vregs)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < num; i++)\n\t\tqmp->vregs[i].supply = cfg->vreg_list[i].name;\n\n\tret = devm_regulator_bulk_get(dev, num, qmp->vregs);\n\tif (ret) {\n\t\tdev_err(dev, \"failed at devm_regulator_bulk_get\\n\");\n\t\treturn ret;\n\t}\n\n\tfor (i = 0; i < num; i++) {\n\t\tret = regulator_set_load(qmp->vregs[i].consumer,\n\t\t\t\t\tcfg->vreg_list[i].enable_load);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"failed to set load at %s\\n\",\n\t\t\t\tqmp->vregs[i].supply);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int qmp_combo_reset_init(struct qmp_combo *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tint i;\n\tint ret;\n\n\tqmp->resets = devm_kcalloc(dev, cfg->num_resets,\n\t\t\t\t   sizeof(*qmp->resets), GFP_KERNEL);\n\tif (!qmp->resets)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < cfg->num_resets; i++)\n\t\tqmp->resets[i].id = cfg->reset_list[i];\n\n\tret = devm_reset_control_bulk_get_exclusive(dev, cfg->num_resets, qmp->resets);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"failed to get resets\\n\");\n\n\treturn 0;\n}\n\nstatic int qmp_combo_clk_init(struct qmp_combo *qmp)\n{\n\tstruct device *dev = qmp->dev;\n\tint num = ARRAY_SIZE(qmp_combo_phy_clk_l);\n\tint i;\n\n\tqmp->clks = devm_kcalloc(dev, num, sizeof(*qmp->clks), GFP_KERNEL);\n\tif (!qmp->clks)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < num; i++)\n\t\tqmp->clks[i].id = qmp_combo_phy_clk_l[i];\n\n\tqmp->num_clks = num;\n\n\treturn devm_clk_bulk_get_optional(dev, num, qmp->clks);\n}\n\nstatic void phy_clk_release_provider(void *res)\n{\n\tof_clk_del_provider(res);\n}\n\n \nstatic int phy_pipe_clk_register(struct qmp_combo *qmp, struct device_node *np)\n{\n\tstruct clk_fixed_rate *fixed = &qmp->pipe_clk_fixed;\n\tstruct clk_init_data init = { };\n\tchar name[64];\n\n\tsnprintf(name, sizeof(name), \"%s::pipe_clk\", dev_name(qmp->dev));\n\tinit.name = name;\n\tinit.ops = &clk_fixed_rate_ops;\n\n\t \n\tfixed->fixed_rate = 125000000;\n\tfixed->hw.init = &init;\n\n\treturn devm_clk_hw_register(qmp->dev, &fixed->hw);\n}\n\n \nstatic int qmp_dp_pixel_clk_determine_rate(struct clk_hw *hw, struct clk_rate_request *req)\n{\n\tswitch (req->rate) {\n\tcase 1620000000UL / 2:\n\tcase 2700000000UL / 2:\n\t \n\t\treturn 0;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic unsigned long qmp_dp_pixel_clk_recalc_rate(struct clk_hw *hw, unsigned long parent_rate)\n{\n\tconst struct qmp_combo *qmp;\n\tconst struct phy_configure_opts_dp *dp_opts;\n\n\tqmp = container_of(hw, struct qmp_combo, dp_pixel_hw);\n\tdp_opts = &qmp->dp_opts;\n\n\tswitch (dp_opts->link_rate) {\n\tcase 1620:\n\t\treturn 1620000000UL / 2;\n\tcase 2700:\n\t\treturn 2700000000UL / 2;\n\tcase 5400:\n\t\treturn 5400000000UL / 4;\n\tcase 8100:\n\t\treturn 8100000000UL / 6;\n\tdefault:\n\t\treturn 0;\n\t}\n}\n\nstatic const struct clk_ops qmp_dp_pixel_clk_ops = {\n\t.determine_rate\t= qmp_dp_pixel_clk_determine_rate,\n\t.recalc_rate\t= qmp_dp_pixel_clk_recalc_rate,\n};\n\nstatic int qmp_dp_link_clk_determine_rate(struct clk_hw *hw, struct clk_rate_request *req)\n{\n\tswitch (req->rate) {\n\tcase 162000000:\n\tcase 270000000:\n\tcase 540000000:\n\tcase 810000000:\n\t\treturn 0;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic unsigned long qmp_dp_link_clk_recalc_rate(struct clk_hw *hw, unsigned long parent_rate)\n{\n\tconst struct qmp_combo *qmp;\n\tconst struct phy_configure_opts_dp *dp_opts;\n\n\tqmp = container_of(hw, struct qmp_combo, dp_link_hw);\n\tdp_opts = &qmp->dp_opts;\n\n\tswitch (dp_opts->link_rate) {\n\tcase 1620:\n\tcase 2700:\n\tcase 5400:\n\tcase 8100:\n\t\treturn dp_opts->link_rate * 100000;\n\tdefault:\n\t\treturn 0;\n\t}\n}\n\nstatic const struct clk_ops qmp_dp_link_clk_ops = {\n\t.determine_rate\t= qmp_dp_link_clk_determine_rate,\n\t.recalc_rate\t= qmp_dp_link_clk_recalc_rate,\n};\n\nstatic struct clk_hw *qmp_dp_clks_hw_get(struct of_phandle_args *clkspec, void *data)\n{\n\tstruct qmp_combo *qmp = data;\n\tunsigned int idx = clkspec->args[0];\n\n\tif (idx >= 2) {\n\t\tpr_err(\"%s: invalid index %u\\n\", __func__, idx);\n\t\treturn ERR_PTR(-EINVAL);\n\t}\n\n\tif (idx == 0)\n\t\treturn &qmp->dp_link_hw;\n\n\treturn &qmp->dp_pixel_hw;\n}\n\nstatic int phy_dp_clks_register(struct qmp_combo *qmp, struct device_node *np)\n{\n\tstruct clk_init_data init = { };\n\tchar name[64];\n\tint ret;\n\n\tsnprintf(name, sizeof(name), \"%s::link_clk\", dev_name(qmp->dev));\n\tinit.ops = &qmp_dp_link_clk_ops;\n\tinit.name = name;\n\tqmp->dp_link_hw.init = &init;\n\tret = devm_clk_hw_register(qmp->dev, &qmp->dp_link_hw);\n\tif (ret)\n\t\treturn ret;\n\n\tsnprintf(name, sizeof(name), \"%s::vco_div_clk\", dev_name(qmp->dev));\n\tinit.ops = &qmp_dp_pixel_clk_ops;\n\tinit.name = name;\n\tqmp->dp_pixel_hw.init = &init;\n\tret = devm_clk_hw_register(qmp->dev, &qmp->dp_pixel_hw);\n\tif (ret)\n\t\treturn ret;\n\n\treturn 0;\n}\n\nstatic struct clk_hw *qmp_combo_clk_hw_get(struct of_phandle_args *clkspec, void *data)\n{\n\tstruct qmp_combo *qmp = data;\n\n\tswitch (clkspec->args[0]) {\n\tcase QMP_USB43DP_USB3_PIPE_CLK:\n\t\treturn &qmp->pipe_clk_fixed.hw;\n\tcase QMP_USB43DP_DP_LINK_CLK:\n\t\treturn &qmp->dp_link_hw;\n\tcase QMP_USB43DP_DP_VCO_DIV_CLK:\n\t\treturn &qmp->dp_pixel_hw;\n\t}\n\n\treturn ERR_PTR(-EINVAL);\n}\n\nstatic int qmp_combo_register_clocks(struct qmp_combo *qmp, struct device_node *usb_np,\n\t\t\t\t\tstruct device_node *dp_np)\n{\n\tint ret;\n\n\tret = phy_pipe_clk_register(qmp, usb_np);\n\tif (ret)\n\t\treturn ret;\n\n\tret = phy_dp_clks_register(qmp, dp_np);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tif (usb_np == qmp->dev->of_node)\n\t\treturn devm_of_clk_add_hw_provider(qmp->dev, qmp_combo_clk_hw_get, qmp);\n\n\t \n\tret = of_clk_add_hw_provider(usb_np, of_clk_hw_simple_get,\n\t\t\t\t\t&qmp->pipe_clk_fixed.hw);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tret = devm_add_action_or_reset(qmp->dev, phy_clk_release_provider, usb_np);\n\tif (ret)\n\t\treturn ret;\n\n\tret = of_clk_add_hw_provider(dp_np, qmp_dp_clks_hw_get, qmp);\n\tif (ret)\n\t\treturn ret;\n\n\treturn devm_add_action_or_reset(qmp->dev, phy_clk_release_provider, dp_np);\n}\n\n#if IS_ENABLED(CONFIG_TYPEC)\nstatic int qmp_combo_typec_switch_set(struct typec_switch_dev *sw,\n\t\t\t\t      enum typec_orientation orientation)\n{\n\tstruct qmp_combo *qmp = typec_switch_get_drvdata(sw);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\tif (orientation == qmp->orientation || orientation == TYPEC_ORIENTATION_NONE)\n\t\treturn 0;\n\n\tmutex_lock(&qmp->phy_mutex);\n\tqmp->orientation = orientation;\n\n\tif (qmp->init_count) {\n\t\tif (qmp->usb_init_count)\n\t\t\tqmp_combo_usb_power_off(qmp->usb_phy);\n\t\tqmp_combo_com_exit(qmp, true);\n\n\t\tqmp_combo_com_init(qmp, true);\n\t\tif (qmp->usb_init_count)\n\t\t\tqmp_combo_usb_power_on(qmp->usb_phy);\n\t\tif (qmp->dp_init_count)\n\t\t\tcfg->dp_aux_init(qmp);\n\t}\n\tmutex_unlock(&qmp->phy_mutex);\n\n\treturn 0;\n}\n\nstatic void qmp_combo_typec_unregister(void *data)\n{\n\tstruct qmp_combo *qmp = data;\n\n\ttypec_switch_unregister(qmp->sw);\n}\n\nstatic int qmp_combo_typec_switch_register(struct qmp_combo *qmp)\n{\n\tstruct typec_switch_desc sw_desc = {};\n\tstruct device *dev = qmp->dev;\n\n\tsw_desc.drvdata = qmp;\n\tsw_desc.fwnode = dev->fwnode;\n\tsw_desc.set = qmp_combo_typec_switch_set;\n\tqmp->sw = typec_switch_register(dev, &sw_desc);\n\tif (IS_ERR(qmp->sw)) {\n\t\tdev_err(dev, \"Unable to register typec switch: %pe\\n\", qmp->sw);\n\t\treturn PTR_ERR(qmp->sw);\n\t}\n\n\treturn devm_add_action_or_reset(dev, qmp_combo_typec_unregister, qmp);\n}\n#else\nstatic int qmp_combo_typec_switch_register(struct qmp_combo *qmp)\n{\n\treturn 0;\n}\n#endif\n\n#if IS_ENABLED(CONFIG_DRM)\nstatic int qmp_combo_bridge_attach(struct drm_bridge *bridge,\n\t\t\t\t   enum drm_bridge_attach_flags flags)\n{\n\tstruct qmp_combo *qmp = container_of(bridge, struct qmp_combo, bridge);\n\tstruct drm_bridge *next_bridge;\n\n\tif (!(flags & DRM_BRIDGE_ATTACH_NO_CONNECTOR))\n\t\treturn -EINVAL;\n\n\tnext_bridge = devm_drm_of_get_bridge(qmp->dev, qmp->dev->of_node, 0, 0);\n\tif (IS_ERR(next_bridge)) {\n\t\tdev_err(qmp->dev, \"failed to acquire drm_bridge: %pe\\n\", next_bridge);\n\t\treturn PTR_ERR(next_bridge);\n\t}\n\n\treturn drm_bridge_attach(bridge->encoder, next_bridge, bridge,\n\t\t\t\t DRM_BRIDGE_ATTACH_NO_CONNECTOR);\n}\n\nstatic const struct drm_bridge_funcs qmp_combo_bridge_funcs = {\n\t.attach\t= qmp_combo_bridge_attach,\n};\n\nstatic int qmp_combo_dp_register_bridge(struct qmp_combo *qmp)\n{\n\tqmp->bridge.funcs = &qmp_combo_bridge_funcs;\n\tqmp->bridge.of_node = qmp->dev->of_node;\n\n\treturn devm_drm_bridge_add(qmp->dev, &qmp->bridge);\n}\n#else\nstatic int qmp_combo_dp_register_bridge(struct qmp_combo *qmp)\n{\n\treturn 0;\n}\n#endif\n\nstatic int qmp_combo_parse_dt_lecacy_dp(struct qmp_combo *qmp, struct device_node *np)\n{\n\tstruct device *dev = qmp->dev;\n\n\t \n\tqmp->dp_tx = devm_of_iomap(dev, np, 0, NULL);\n\tif (IS_ERR(qmp->dp_tx))\n\t\treturn PTR_ERR(qmp->dp_tx);\n\n\tqmp->dp_dp_phy = devm_of_iomap(dev, np, 2, NULL);\n\tif (IS_ERR(qmp->dp_dp_phy))\n\t\treturn PTR_ERR(qmp->dp_dp_phy);\n\n\tqmp->dp_tx2 = devm_of_iomap(dev, np, 3, NULL);\n\tif (IS_ERR(qmp->dp_tx2))\n\t\treturn PTR_ERR(qmp->dp_tx2);\n\n\treturn 0;\n}\n\nstatic int qmp_combo_parse_dt_lecacy_usb(struct qmp_combo *qmp, struct device_node *np)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\n\t \n\tqmp->tx = devm_of_iomap(dev, np, 0, NULL);\n\tif (IS_ERR(qmp->tx))\n\t\treturn PTR_ERR(qmp->tx);\n\n\tqmp->rx = devm_of_iomap(dev, np, 1, NULL);\n\tif (IS_ERR(qmp->rx))\n\t\treturn PTR_ERR(qmp->rx);\n\n\tqmp->pcs = devm_of_iomap(dev, np, 2, NULL);\n\tif (IS_ERR(qmp->pcs))\n\t\treturn PTR_ERR(qmp->pcs);\n\n\tif (cfg->pcs_usb_offset)\n\t\tqmp->pcs_usb = qmp->pcs + cfg->pcs_usb_offset;\n\n\tqmp->tx2 = devm_of_iomap(dev, np, 3, NULL);\n\tif (IS_ERR(qmp->tx2))\n\t\treturn PTR_ERR(qmp->tx2);\n\n\tqmp->rx2 = devm_of_iomap(dev, np, 4, NULL);\n\tif (IS_ERR(qmp->rx2))\n\t\treturn PTR_ERR(qmp->rx2);\n\n\tqmp->pcs_misc = devm_of_iomap(dev, np, 5, NULL);\n\tif (IS_ERR(qmp->pcs_misc)) {\n\t\tdev_vdbg(dev, \"PHY pcs_misc-reg not used\\n\");\n\t\tqmp->pcs_misc = NULL;\n\t}\n\n\tqmp->pipe_clk = devm_get_clk_from_child(dev, np, NULL);\n\tif (IS_ERR(qmp->pipe_clk)) {\n\t\treturn dev_err_probe(dev, PTR_ERR(qmp->pipe_clk),\n\t\t\t\t     \"failed to get pipe clock\\n\");\n\t}\n\n\treturn 0;\n}\n\nstatic int qmp_combo_parse_dt_legacy(struct qmp_combo *qmp, struct device_node *usb_np,\n\t\t\t\t\tstruct device_node *dp_np)\n{\n\tstruct platform_device *pdev = to_platform_device(qmp->dev);\n\tint ret;\n\n\tqmp->serdes = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(qmp->serdes))\n\t\treturn PTR_ERR(qmp->serdes);\n\n\tqmp->com = devm_platform_ioremap_resource(pdev, 1);\n\tif (IS_ERR(qmp->com))\n\t\treturn PTR_ERR(qmp->com);\n\n\tqmp->dp_serdes = devm_platform_ioremap_resource(pdev, 2);\n\tif (IS_ERR(qmp->dp_serdes))\n\t\treturn PTR_ERR(qmp->dp_serdes);\n\n\tret = qmp_combo_parse_dt_lecacy_usb(qmp, usb_np);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_combo_parse_dt_lecacy_dp(qmp, dp_np);\n\tif (ret)\n\t\treturn ret;\n\n\tret = devm_clk_bulk_get_all(qmp->dev, &qmp->clks);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tqmp->num_clks = ret;\n\n\treturn 0;\n}\n\nstatic int qmp_combo_parse_dt(struct qmp_combo *qmp)\n{\n\tstruct platform_device *pdev = to_platform_device(qmp->dev);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tconst struct qmp_combo_offsets *offs = cfg->offsets;\n\tstruct device *dev = qmp->dev;\n\tvoid __iomem *base;\n\tint ret;\n\n\tif (!offs)\n\t\treturn -EINVAL;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tqmp->com = base + offs->com;\n\tqmp->tx = base + offs->txa;\n\tqmp->rx = base + offs->rxa;\n\tqmp->tx2 = base + offs->txb;\n\tqmp->rx2 = base + offs->rxb;\n\n\tqmp->serdes = base + offs->usb3_serdes;\n\tqmp->pcs_misc = base + offs->usb3_pcs_misc;\n\tqmp->pcs = base + offs->usb3_pcs;\n\tqmp->pcs_usb = base + offs->usb3_pcs_usb;\n\n\tqmp->dp_serdes = base + offs->dp_serdes;\n\tif (offs->dp_txa) {\n\t\tqmp->dp_tx = base + offs->dp_txa;\n\t\tqmp->dp_tx2 = base + offs->dp_txb;\n\t} else {\n\t\tqmp->dp_tx = base + offs->txa;\n\t\tqmp->dp_tx2 = base + offs->txb;\n\t}\n\tqmp->dp_dp_phy = base + offs->dp_dp_phy;\n\n\tret = qmp_combo_clk_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\tqmp->pipe_clk = devm_clk_get(dev, \"usb3_pipe\");\n\tif (IS_ERR(qmp->pipe_clk)) {\n\t\treturn dev_err_probe(dev, PTR_ERR(qmp->pipe_clk),\n\t\t\t\t\"failed to get usb3_pipe clock\\n\");\n\t}\n\n\treturn 0;\n}\n\nstatic struct phy *qmp_combo_phy_xlate(struct device *dev, struct of_phandle_args *args)\n{\n\tstruct qmp_combo *qmp = dev_get_drvdata(dev);\n\n\tif (args->args_count == 0)\n\t\treturn ERR_PTR(-EINVAL);\n\n\tswitch (args->args[0]) {\n\tcase QMP_USB43DP_USB3_PHY:\n\t\treturn qmp->usb_phy;\n\tcase QMP_USB43DP_DP_PHY:\n\t\treturn qmp->dp_phy;\n\t}\n\n\treturn ERR_PTR(-EINVAL);\n}\n\nstatic int qmp_combo_probe(struct platform_device *pdev)\n{\n\tstruct qmp_combo *qmp;\n\tstruct device *dev = &pdev->dev;\n\tstruct device_node *dp_np, *usb_np;\n\tstruct phy_provider *phy_provider;\n\tint ret;\n\n\tqmp = devm_kzalloc(dev, sizeof(*qmp), GFP_KERNEL);\n\tif (!qmp)\n\t\treturn -ENOMEM;\n\n\tqmp->dev = dev;\n\n\tqmp->orientation = TYPEC_ORIENTATION_NORMAL;\n\n\tqmp->cfg = of_device_get_match_data(dev);\n\tif (!qmp->cfg)\n\t\treturn -EINVAL;\n\n\tmutex_init(&qmp->phy_mutex);\n\n\tret = qmp_combo_reset_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_combo_vreg_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_combo_typec_switch_register(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_combo_dp_register_bridge(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tusb_np = of_get_child_by_name(dev->of_node, \"usb3-phy\");\n\tif (usb_np) {\n\t\tdp_np = of_get_child_by_name(dev->of_node, \"dp-phy\");\n\t\tif (!dp_np) {\n\t\t\tof_node_put(usb_np);\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tret = qmp_combo_parse_dt_legacy(qmp, usb_np, dp_np);\n\t} else {\n\t\tusb_np = of_node_get(dev->of_node);\n\t\tdp_np = of_node_get(dev->of_node);\n\n\t\tret = qmp_combo_parse_dt(qmp);\n\t}\n\tif (ret)\n\t\tgoto err_node_put;\n\n\tpm_runtime_set_active(dev);\n\tret = devm_pm_runtime_enable(dev);\n\tif (ret)\n\t\tgoto err_node_put;\n\t \n\tpm_runtime_forbid(dev);\n\n\tret = qmp_combo_register_clocks(qmp, usb_np, dp_np);\n\tif (ret)\n\t\tgoto err_node_put;\n\n\tqmp->usb_phy = devm_phy_create(dev, usb_np, &qmp_combo_usb_phy_ops);\n\tif (IS_ERR(qmp->usb_phy)) {\n\t\tret = PTR_ERR(qmp->usb_phy);\n\t\tdev_err(dev, \"failed to create USB PHY: %d\\n\", ret);\n\t\tgoto err_node_put;\n\t}\n\n\tphy_set_drvdata(qmp->usb_phy, qmp);\n\n\tqmp->dp_phy = devm_phy_create(dev, dp_np, &qmp_combo_dp_phy_ops);\n\tif (IS_ERR(qmp->dp_phy)) {\n\t\tret = PTR_ERR(qmp->dp_phy);\n\t\tdev_err(dev, \"failed to create DP PHY: %d\\n\", ret);\n\t\tgoto err_node_put;\n\t}\n\n\tphy_set_drvdata(qmp->dp_phy, qmp);\n\n\tdev_set_drvdata(dev, qmp);\n\n\tif (usb_np == dev->of_node)\n\t\tphy_provider = devm_of_phy_provider_register(dev, qmp_combo_phy_xlate);\n\telse\n\t\tphy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate);\n\n\tof_node_put(usb_np);\n\tof_node_put(dp_np);\n\n\treturn PTR_ERR_OR_ZERO(phy_provider);\n\nerr_node_put:\n\tof_node_put(usb_np);\n\tof_node_put(dp_np);\n\treturn ret;\n}\n\nstatic const struct of_device_id qmp_combo_of_match_table[] = {\n\t{\n\t\t.compatible = \"qcom,sc7180-qmp-usb3-dp-phy\",\n\t\t.data = &sc7180_usb3dpphy_cfg,\n\t},\n\t{\n\t\t.compatible = \"qcom,sc7280-qmp-usb3-dp-phy\",\n\t\t.data = &sm8250_usb3dpphy_cfg,\n\t},\n\t{\n\t\t.compatible = \"qcom,sc8180x-qmp-usb3-dp-phy\",\n\t\t.data = &sc8180x_usb3dpphy_cfg,\n\t},\n\t{\n\t\t.compatible = \"qcom,sc8280xp-qmp-usb43dp-phy\",\n\t\t.data = &sc8280xp_usb43dpphy_cfg,\n\t},\n\t{\n\t\t.compatible = \"qcom,sdm845-qmp-usb3-dp-phy\",\n\t\t.data = &sdm845_usb3dpphy_cfg,\n\t},\n\t{\n\t\t.compatible = \"qcom,sm6350-qmp-usb3-dp-phy\",\n\t\t.data = &sm6350_usb3dpphy_cfg,\n\t},\n\t{\n\t\t.compatible = \"qcom,sm8150-qmp-usb3-dp-phy\",\n\t\t.data = &sc8180x_usb3dpphy_cfg,\n\t},\n\t{\n\t\t.compatible = \"qcom,sm8250-qmp-usb3-dp-phy\",\n\t\t.data = &sm8250_usb3dpphy_cfg,\n\t},\n\t{\n\t\t.compatible = \"qcom,sm8350-qmp-usb3-dp-phy\",\n\t\t.data = &sm8350_usb3dpphy_cfg,\n\t},\n\t{\n\t\t.compatible = \"qcom,sm8450-qmp-usb3-dp-phy\",\n\t\t.data = &sm8350_usb3dpphy_cfg,\n\t},\n\t{\n\t\t.compatible = \"qcom,sm8550-qmp-usb3-dp-phy\",\n\t\t.data = &sm8550_usb3dpphy_cfg,\n\t},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qmp_combo_of_match_table);\n\nstatic struct platform_driver qmp_combo_driver = {\n\t.probe\t\t= qmp_combo_probe,\n\t.driver = {\n\t\t.name\t= \"qcom-qmp-combo-phy\",\n\t\t.pm\t= &qmp_combo_pm_ops,\n\t\t.of_match_table = qmp_combo_of_match_table,\n\t},\n};\n\nmodule_platform_driver(qmp_combo_driver);\n\nMODULE_AUTHOR(\"Vivek Gautam <vivek.gautam@codeaurora.org>\");\nMODULE_DESCRIPTION(\"Qualcomm QMP USB+DP combo PHY driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}