Warning (10268): Verilog HDL information at fsm.v(37): always construct contains both blocking and non-blocking assignments File: D:/program/FPGA/DigitalCircuit-ComputerSystem/fsm.v Line: 37
Warning (10268): Verilog HDL information at decode.v(101): always construct contains both blocking and non-blocking assignments File: D:/program/FPGA/DigitalCircuit-ComputerSystem/decode.v Line: 101
Info (10281): Verilog HDL Declaration information at decode.v(24): object "valid" differs only in case from object "VALID" in the same scope File: D:/program/FPGA/DigitalCircuit-ComputerSystem/decode.v Line: 24
