(PCB 8BitComputer
 (parser
  (host_cad ARES)
  (host_version 8.6 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -102.60160 -37.60160 47.60160 115.10160))
  (boundary (path signal 0.20320 -102.50000 -37.50000 47.50000 -37.50000 47.50000 115.00000
   -102.50000 115.00000 -102.50000 -37.50000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 1.01600)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component DIL16_RAM_01 (place RAM_01 -95.00000 102.50000 front 0))
  (component DIL16_RAM_02 (place RAM_02 -95.00000 92.50000 front 0))
  (component DIL20_RAM_EN (place RAM_EN -95.00000 82.50000 front 0))
  (component DIL16_RAM_REG_01 (place RAM_REG_01 -72.50000 102.50000 front 0))
  (component DIL16_RAM_REG_02 (place RAM_REG_02 -72.50000 92.50000 front 0))
  (component "ARDUINO NANO V3 WITH HEADERS_INO1" (place INO1 -80.00000 50.00000 front 270
  ))
  (component DIL16_ALU_ADDER_01 (place ALU_ADDER_01 -45.00000 102.50000 front 0))
  (component DIL16_ALU_ADDER_02 (place ALU_ADDER_02 -45.00000 92.50000 front 0))
  (component DIL20_ALU_EN (place ALU_EN -45.00000 80.00000 front 0))
  (component DIL16_REG_ADDR_RAM (place REG_ADDR_RAM -95.00000 72.50000 front 0))
  (component DIL16_SELECTOR_RAM_01 (place SELECTOR_RAM_01 -72.50000 72.50000 front 0
  ))
  (component DIL16_SELECTOR_RAM_02 (place SELECTOR_RAM_02 -95.00000 60.00000 front 0
  ))
  (component DIL14_XOR_ALU_01 (place XOR_ALU_01 -22.50000 102.50000 front 0))
  (component DIL14_XOR_ALU_02 (place XOR_ALU_02 -22.50000 92.50000 front 0))
  (component DIL16_REG_A_01 (place REG_A_01 -45.00000 60.00000 front 0))
  (component DIL16_REG_A_02 (place REG_A_02 -45.00000 47.50000 front 0))
  (component DIL20_REG_A_03 (place REG_A_03 -45.00000 35.00000 front 0))
  (component DIL16_REG_B_01 (place REG_B_01 -12.50000 60.00000 front 0))
  (component DIL16_REG_B_02 (place REG_B_02 -12.50000 47.50000 front 0))
  (component DIL20_REG_B_03 (place REG_B_03 -12.50000 35.00000 front 0))
  (component DIL16_COUNTER (place COUNTER 5.00000 102.50000 front 0))
  (component DIL20_PC_EN (place PC_EN 0.00000 92.50000 front 0))
  (component DIL16_REG_IN_01 (place REG_IN_01 20.00000 60.00000 front 0))
  (component DIL16_REG_IN_02 (place REG_IN_02 20.00000 47.50000 front 0))
  (component DIL20_REG_IN_03 (place REG_IN_03 20.00000 35.00000 front 0))
  (component "ARDUINO NANO V3 WITH HEADERS_INO2" (place INO2 -80.00000 25.00000 front 270
  ))
  (component DIL16_SHIFT_01 (place SHIFT_01 -95.00000 -2.50000 front 0))
  (component DIL16_SHIFT_02 (place SHIFT_02 -95.00000 -12.50000 front 0))
  (component DIL14_U1 (place U1 -95.00000 -22.50000 front 0))
  (component DIL14_U2 (place U2 -95.00000 -32.50000 front 0))
  (component "DIL16_MICRO INS COUNT" (place "MICRO INS COUNT" -75.00000 -32.50000 front 0
  ))
 )
 (library
  (image DIL16_RAM_01 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_RAM_02 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_RAM_EN (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 22.86000 7.62000)
   (pin PS1 (rotate 0) 11 20.32000 7.62000)
   (pin PS1 (rotate 0) 12 17.78000 7.62000)
   (pin PS1 (rotate 0) 13 15.24000 7.62000)
   (pin PS1 (rotate 0) 14 12.70000 7.62000)
   (pin PS1 (rotate 0) 15 10.16000 7.62000)
   (pin PS1 (rotate 0) 16 7.62000 7.62000)
   (pin PS1 (rotate 0) 17 5.08000 7.62000)
   (pin PS1 (rotate 0) 18 2.54000 7.62000)
   (pin PS1 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_RAM_REG_01 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_RAM_REG_02 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image "ARDUINO NANO V3 WITH HEADERS_INO1" (side front)
   (outline (rect TOP -1.60020 -17.09420 16.81640 22.17420))
   (pin PS2 (rotate 0) 0 0.00000 20.32000)
   (pin PS3 (rotate -90) 1 0.00000 17.78000)
   (pin PS3 (rotate -90) 2 0.00000 15.24000)
   (pin PS3 (rotate -90) 3 0.00000 12.70000)
   (pin PS3 (rotate -90) 4 0.00000 10.16000)
   (pin PS3 (rotate -90) 5 0.00000 7.62000)
   (pin PS3 (rotate -90) 6 0.00000 5.08000)
   (pin PS3 (rotate -90) 7 0.00000 2.54000)
   (pin PS3 (rotate -90) 8 0.00000 0.00000)
   (pin PS3 (rotate -90) 9 0.00000 -2.54000)
   (pin PS3 (rotate -90) 10 0.00000 -5.08000)
   (pin PS3 (rotate -90) 11 0.00000 -7.62000)
   (pin PS3 (rotate -90) 12 0.00000 -10.16000)
   (pin PS3 (rotate -90) 13 0.00000 -12.70000)
   (pin PS3 (rotate -90) 14 0.00000 -15.24000)
   (pin PS3 (rotate -270) 15 15.21620 -15.24000)
   (pin PS3 (rotate -270) 16 15.21620 -12.70000)
   (pin PS3 (rotate -90) 17 15.21620 -10.16000)
   (pin PS3 (rotate -90) 18 15.21620 -7.62000)
   (pin PS3 (rotate -90) 19 15.21620 -5.08000)
   (pin PS3 (rotate -90) 20 15.21620 -2.54000)
   (pin PS3 (rotate -90) 21 15.21620 0.00000)
   (pin PS3 (rotate -90) 22 15.21620 2.54000)
   (pin PS3 (rotate -90) 23 15.21620 5.08000)
   (pin PS3 (rotate -90) 24 15.21620 7.62000)
   (pin PS3 (rotate -90) 25 15.21620 10.16000)
   (pin PS3 (rotate -90) 26 15.21620 12.70000)
   (pin PS3 (rotate -90) 27 15.21620 15.24000)
   (pin PS3 (rotate -90) 28 15.21620 17.78000)
   (pin PS3 (rotate -90) 29 15.21620 20.32000)
  )
  (image DIL16_ALU_ADDER_01 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_ALU_ADDER_02 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_ALU_EN (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 22.86000 7.62000)
   (pin PS1 (rotate 0) 11 20.32000 7.62000)
   (pin PS1 (rotate 0) 12 17.78000 7.62000)
   (pin PS1 (rotate 0) 13 15.24000 7.62000)
   (pin PS1 (rotate 0) 14 12.70000 7.62000)
   (pin PS1 (rotate 0) 15 10.16000 7.62000)
   (pin PS1 (rotate 0) 16 7.62000 7.62000)
   (pin PS1 (rotate 0) 17 5.08000 7.62000)
   (pin PS1 (rotate 0) 18 2.54000 7.62000)
   (pin PS1 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_REG_ADDR_RAM (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_SELECTOR_RAM_01 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_SELECTOR_RAM_02 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_XOR_ALU_01 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 15.24000 7.62000)
   (pin PS1 (rotate 0) 8 12.70000 7.62000)
   (pin PS1 (rotate 0) 9 10.16000 7.62000)
   (pin PS1 (rotate 0) 10 7.62000 7.62000)
   (pin PS1 (rotate 0) 11 5.08000 7.62000)
   (pin PS1 (rotate 0) 12 2.54000 7.62000)
   (pin PS1 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_XOR_ALU_02 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 15.24000 7.62000)
   (pin PS1 (rotate 0) 8 12.70000 7.62000)
   (pin PS1 (rotate 0) 9 10.16000 7.62000)
   (pin PS1 (rotate 0) 10 7.62000 7.62000)
   (pin PS1 (rotate 0) 11 5.08000 7.62000)
   (pin PS1 (rotate 0) 12 2.54000 7.62000)
   (pin PS1 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_REG_A_01 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_REG_A_02 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_REG_A_03 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 22.86000 7.62000)
   (pin PS1 (rotate 0) 11 20.32000 7.62000)
   (pin PS1 (rotate 0) 12 17.78000 7.62000)
   (pin PS1 (rotate 0) 13 15.24000 7.62000)
   (pin PS1 (rotate 0) 14 12.70000 7.62000)
   (pin PS1 (rotate 0) 15 10.16000 7.62000)
   (pin PS1 (rotate 0) 16 7.62000 7.62000)
   (pin PS1 (rotate 0) 17 5.08000 7.62000)
   (pin PS1 (rotate 0) 18 2.54000 7.62000)
   (pin PS1 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_REG_B_01 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_REG_B_02 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_REG_B_03 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 22.86000 7.62000)
   (pin PS1 (rotate 0) 11 20.32000 7.62000)
   (pin PS1 (rotate 0) 12 17.78000 7.62000)
   (pin PS1 (rotate 0) 13 15.24000 7.62000)
   (pin PS1 (rotate 0) 14 12.70000 7.62000)
   (pin PS1 (rotate 0) 15 10.16000 7.62000)
   (pin PS1 (rotate 0) 16 7.62000 7.62000)
   (pin PS1 (rotate 0) 17 5.08000 7.62000)
   (pin PS1 (rotate 0) 18 2.54000 7.62000)
   (pin PS1 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_COUNTER (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_PC_EN (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 22.86000 7.62000)
   (pin PS1 (rotate 0) 11 20.32000 7.62000)
   (pin PS1 (rotate 0) 12 17.78000 7.62000)
   (pin PS1 (rotate 0) 13 15.24000 7.62000)
   (pin PS1 (rotate 0) 14 12.70000 7.62000)
   (pin PS1 (rotate 0) 15 10.16000 7.62000)
   (pin PS1 (rotate 0) 16 7.62000 7.62000)
   (pin PS1 (rotate 0) 17 5.08000 7.62000)
   (pin PS1 (rotate 0) 18 2.54000 7.62000)
   (pin PS1 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_REG_IN_01 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_REG_IN_02 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_REG_IN_03 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 22.86000 7.62000)
   (pin PS1 (rotate 0) 11 20.32000 7.62000)
   (pin PS1 (rotate 0) 12 17.78000 7.62000)
   (pin PS1 (rotate 0) 13 15.24000 7.62000)
   (pin PS1 (rotate 0) 14 12.70000 7.62000)
   (pin PS1 (rotate 0) 15 10.16000 7.62000)
   (pin PS1 (rotate 0) 16 7.62000 7.62000)
   (pin PS1 (rotate 0) 17 5.08000 7.62000)
   (pin PS1 (rotate 0) 18 2.54000 7.62000)
   (pin PS1 (rotate 0) 19 0.00000 7.62000)
  )
  (image "ARDUINO NANO V3 WITH HEADERS_INO2" (side front)
   (outline (rect TOP -1.60020 -17.09420 16.81640 22.17420))
   (pin PS2 (rotate 0) 0 0.00000 20.32000)
   (pin PS3 (rotate -90) 1 0.00000 17.78000)
   (pin PS3 (rotate -90) 2 0.00000 15.24000)
   (pin PS3 (rotate -90) 3 0.00000 12.70000)
   (pin PS3 (rotate -90) 4 0.00000 10.16000)
   (pin PS3 (rotate -90) 5 0.00000 7.62000)
   (pin PS3 (rotate -90) 6 0.00000 5.08000)
   (pin PS3 (rotate -90) 7 0.00000 2.54000)
   (pin PS3 (rotate -90) 8 0.00000 0.00000)
   (pin PS3 (rotate -90) 9 0.00000 -2.54000)
   (pin PS3 (rotate -90) 10 0.00000 -5.08000)
   (pin PS3 (rotate -90) 11 0.00000 -7.62000)
   (pin PS3 (rotate -90) 12 0.00000 -10.16000)
   (pin PS3 (rotate -90) 13 0.00000 -12.70000)
   (pin PS3 (rotate -90) 14 0.00000 -15.24000)
   (pin PS3 (rotate -270) 15 15.21620 -15.24000)
   (pin PS3 (rotate -270) 16 15.21620 -12.70000)
   (pin PS3 (rotate -90) 17 15.21620 -10.16000)
   (pin PS3 (rotate -90) 18 15.21620 -7.62000)
   (pin PS3 (rotate -90) 19 15.21620 -5.08000)
   (pin PS3 (rotate -90) 20 15.21620 -2.54000)
   (pin PS3 (rotate -90) 21 15.21620 0.00000)
   (pin PS3 (rotate -90) 22 15.21620 2.54000)
   (pin PS3 (rotate -90) 23 15.21620 5.08000)
   (pin PS3 (rotate -90) 24 15.21620 7.62000)
   (pin PS3 (rotate -90) 25 15.21620 10.16000)
   (pin PS3 (rotate -90) 26 15.21620 12.70000)
   (pin PS3 (rotate -90) 27 15.21620 15.24000)
   (pin PS3 (rotate -90) 28 15.21620 17.78000)
   (pin PS3 (rotate -90) 29 15.21620 20.32000)
  )
  (image DIL16_SHIFT_01 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_SHIFT_02 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 15.24000 7.62000)
   (pin PS1 (rotate 0) 8 12.70000 7.62000)
   (pin PS1 (rotate 0) 9 10.16000 7.62000)
   (pin PS1 (rotate 0) 10 7.62000 7.62000)
   (pin PS1 (rotate 0) 11 5.08000 7.62000)
   (pin PS1 (rotate 0) 12 2.54000 7.62000)
   (pin PS1 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 15.24000 7.62000)
   (pin PS1 (rotate 0) 8 12.70000 7.62000)
   (pin PS1 (rotate 0) 9 10.16000 7.62000)
   (pin PS1 (rotate 0) 10 7.62000 7.62000)
   (pin PS1 (rotate 0) 11 5.08000 7.62000)
   (pin PS1 (rotate 0) 12 2.54000 7.62000)
   (pin PS1 (rotate 0) 13 0.00000 7.62000)
  )
  (image "DIL16_MICRO INS COUNT" (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 0.96520 0 0))
   (shape (circle I2 0.96520 0 0))
   (shape (circle I3 0.96520 0 0))
   (shape (circle I4 0.96520 0 0))
   (shape (circle I5 0.96520 0 0))
   (shape (circle I6 0.96520 0 0))
   (shape (circle I7 0.96520 0 0))
   (shape (circle I8 0.96520 0 0))
   (shape (circle I9 0.96520 0 0))
   (shape (circle I10 0.96520 0 0))
   (shape (circle I11 0.96520 0 0))
   (shape (circle I12 0.96520 0 0))
   (shape (circle I13 0.96520 0 0))
   (shape (circle I14 0.96520 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00146"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-5 XOR_ALU_01-2)
  )
  (net "#00147"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-1 XOR_ALU_01-3)
  )
  (net "#00148"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-14 XOR_ALU_01-9)
  )
  (net "#00149"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-10 XOR_ALU_01-10)
  )
  (net "#00150"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-6 ALU_ADDER_02-8)
  )
  (net "#00162"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-5 XOR_ALU_02-2)
  )
  (net "#00163"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-1 XOR_ALU_02-3)
  )
  (net "#00164"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-14 XOR_ALU_02-9)
  )
  (net "#00165"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-10 XOR_ALU_02-10)
  )
  (net "#00237"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-4 SELECTOR_RAM_01-1)
  )
  (net "#00238"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-6 SELECTOR_RAM_01-4)
  )
  (net "#00239"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-8 SELECTOR_RAM_01-10)
  )
  (net "#00240"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-10 SELECTOR_RAM_01-13)
  )
  (net "#00252"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_02-4 SELECTOR_RAM_02-1)
  )
  (net "#00253"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_02-6 SELECTOR_RAM_02-4)
  )
  (net "#00254"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_02-8 SELECTOR_RAM_02-10)
  )
  (net "#00255"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_02-10 SELECTOR_RAM_02-13)
  )
  (net "#00397"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins COUNTER-6 COUNTER-9 U1-11)
  )
  (net "#00484"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins "MICRO INS COUNT"-6 "MICRO INS COUNT"-9)
  )
  (net "#00485"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 "MICRO INS COUNT"-1)
  )
  (net "#00496"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-3 U2-0)
  )
  (net "#00499"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-2 U2-3)
  )
  (net "#00502"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-4 U2-5)
  )
  (net "#00532"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO2-20 SHIFT_01-13)
  )
  (net "#00533"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO2-19 SHIFT_01-11 SHIFT_02-11)
  )
  (net "#00534"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO2-18 SHIFT_01-10 SHIFT_02-10)
  )
  (net "#00547"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins SHIFT_01-8 SHIFT_02-13)
  )
  (net "ADD/SUB"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins ALU_ADDER_02-6 XOR_ALU_01-0 XOR_ALU_01-4 XOR_ALU_01-7 XOR_ALU_01-11 XOR_ALU_02-0
    XOR_ALU_02-4 XOR_ALU_02-7 XOR_ALU_02-11 SHIFT_02-0)
  )
  (net "ADD_BUS"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ADD_RAM_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-0 RAM_02-0 INO1-12 REG_ADDR_RAM-5)
  )
  (net "ADD_RAM_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-14 RAM_02-14 INO1-13 REG_ADDR_RAM-4)
  )
  (net "ADD_RAM_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-13 RAM_02-13 INO1-14 REG_ADDR_RAM-3)
  )
  (net "ADD_RAM_4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-12 RAM_02-12 INO1-15 REG_ADDR_RAM-2)
  )
  (net "ADD_SUB_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-3 ALU_EN-8)
  )
  (net "ADD_SUB_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-0 ALU_EN-7)
  )
  (net "ADD_SUB_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-12 ALU_EN-6)
  )
  (net "ADD_SUB_4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-9 ALU_EN-5)
  )
  (net "ADD_SUB_5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-3 ALU_EN-4)
  )
  (net "ADD_SUB_6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-0 ALU_EN-3)
  )
  (net "ADD_SUB_7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-12 ALU_EN-2)
  )
  (net "ADD_SUB_8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-9 ALU_EN-1)
  )
  (net "ARDU_RAM_D_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO1-4 SELECTOR_RAM_02-12)
  )
  (net "ARDU_RAM_D_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO1-5 SELECTOR_RAM_02-9)
  )
  (net "ARDU_RAM_D_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO1-6 SELECTOR_RAM_02-5)
  )
  (net "ARDU_RAM_D_4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO1-7 SELECTOR_RAM_02-2)
  )
  (net "ARDU_RAM_D_5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO1-8 SELECTOR_RAM_01-12)
  )
  (net "ARDU_RAM_D_6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO1-9 SELECTOR_RAM_01-9)
  )
  (net "ARDU_RAM_D_7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO1-10 SELECTOR_RAM_01-5)
  )
  (net "ARDU_RAM_D_8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO1-11 SELECTOR_RAM_01-2)
  )
  (net "BUS_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins RAM_EN-10 RAM_REG_02-10 ALU_EN-10 REG_ADDR_RAM-10 REG_A_02-10 REG_A_03-10 REG_B_02-10
    REG_B_03-10 COUNTER-2 PC_EN-10 REG_IN_02-10 REG_IN_03-10)
  )
  (net "BUS_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins RAM_EN-11 RAM_REG_02-11 ALU_EN-11 REG_ADDR_RAM-11 REG_A_02-11 REG_A_03-11 REG_B_02-11
    REG_B_03-11 COUNTER-3 PC_EN-11 REG_IN_02-11 REG_IN_03-11)
  )
  (net "BUS_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins RAM_EN-12 RAM_REG_02-12 ALU_EN-12 REG_ADDR_RAM-12 REG_A_02-12 REG_A_03-12 REG_B_02-12
    REG_B_03-12 COUNTER-4 PC_EN-12 REG_IN_02-12 REG_IN_03-12)
  )
  (net "BUS_4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins RAM_EN-13 RAM_REG_02-13 ALU_EN-13 REG_ADDR_RAM-13 REG_A_02-13 REG_A_03-13 REG_B_02-13
    REG_B_03-13 COUNTER-5 PC_EN-13 REG_IN_02-13 REG_IN_03-13)
  )
  (net "BUS_5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins RAM_EN-14 RAM_REG_01-10 ALU_EN-14 REG_A_01-10 REG_A_03-14 REG_B_01-10 REG_B_03-14
    PC_EN-14 REG_IN_01-10 REG_IN_03-14)
  )
  (net "BUS_6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins RAM_EN-15 RAM_REG_01-11 ALU_EN-15 REG_A_01-11 REG_A_03-15 REG_B_01-11 REG_B_03-15
    PC_EN-15 REG_IN_01-11 REG_IN_03-15)
  )
  (net "BUS_7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins RAM_EN-16 RAM_REG_01-12 ALU_EN-16 REG_A_01-12 REG_A_03-16 REG_B_01-12 REG_B_03-16
    PC_EN-16 REG_IN_01-12 REG_IN_03-16)
  )
  (net "BUS_8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins RAM_EN-17 RAM_REG_01-13 ALU_EN-17 REG_A_01-13 REG_A_03-17 REG_B_01-13 REG_B_03-17
    PC_EN-17 REG_IN_01-13 REG_IN_03-17)
  )
  (net "CLK"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins RAM_REG_01-6 RAM_REG_02-6 REG_ADDR_RAM-6 REG_A_01-6 REG_A_02-6 REG_B_01-6 REG_B_02-6
    COUNTER-1 REG_IN_01-6 REG_IN_02-6 U1-0)
  )
  (net "EN_ALU"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_EN-18 SHIFT_02-14)
  )
  (net "EN_COUNT"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins SHIFT_01-1 U1-12)
  )
  (net "EN_PC"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins PC_EN-18 SHIFT_01-2)
  )
  (net "EN_RAM"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_EN-18 SHIFT_01-4)
  )
  (net "EN_REG_A"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_A_03-18 SHIFT_02-5)
  )
  (net "EN_REG_B"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_B_03-18 SHIFT_02-3)
  )
  (net "EN_REG_INS"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_IN_03-18 SHIFT_02-1)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins RAM_01-1 RAM_01-7 RAM_02-1 RAM_02-7 RAM_EN-9 RAM_REG_01-0 RAM_REG_01-1 RAM_REG_01-7
     RAM_REG_02-0 RAM_REG_02-1 RAM_REG_02-7 INO1-28 ALU_ADDER_01-7 ALU_ADDER_02-7 ALU_EN-9
     REG_ADDR_RAM-0 REG_ADDR_RAM-1 REG_ADDR_RAM-7 SELECTOR_RAM_01-7 SELECTOR_RAM_01-14
     SELECTOR_RAM_02-7 SELECTOR_RAM_02-14 XOR_ALU_01-6 XOR_ALU_02-6 REG_A_01-0 REG_A_01-1
     REG_A_01-7 REG_A_02-0 REG_A_02-1 REG_A_02-7 REG_A_03-9 REG_B_01-0 REG_B_01-1 REG_B_01-7
     REG_B_02-0 REG_B_02-1 REG_B_02-7 REG_B_03-9 COUNTER-7 PC_EN-1 PC_EN-2 PC_EN-3 PC_EN-4
     PC_EN-9 REG_IN_01-0 REG_IN_01-1 REG_IN_01-7 REG_IN_02-0 REG_IN_02-1 REG_IN_02-7 REG_IN_03-1
     REG_IN_03-2 REG_IN_03-3 REG_IN_03-4 REG_IN_03-9 INO2-28 SHIFT_01-7 SHIFT_02-7 U1-6
     U2-6 "MICRO INS COUNT"-2 "MICRO INS COUNT"-3 "MICRO INS COUNT"-4 "MICRO INS COUNT"-5
    "MICRO INS COUNT"-7)
  )
  (net "LOAD_ADDR_RAM"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_ADDR_RAM-8 REG_ADDR_RAM-9 SHIFT_01-6)
  )
  (net "LOAD_PC"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins COUNTER-8 SHIFT_01-3)
  )
  (net "LOAD_RAM"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_REG_01-8 RAM_REG_01-9 RAM_REG_02-8 RAM_REG_02-9 INO1-25 SHIFT_01-5)
  )
  (net "LOAD_REG_A"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_A_01-8 REG_A_01-9 REG_A_02-8 REG_A_02-9 SHIFT_02-6)
  )
  (net "LOAD_REG_B"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_B_01-8 REG_B_01-9 REG_B_02-8 REG_B_02-9 SHIFT_02-4)
  )
  (net "LOAD_REG_INS"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_IN_01-8 REG_IN_01-9 REG_IN_02-8 REG_IN_02-9 SHIFT_02-2)
  )
  (net "MI_R"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-5 "MICRO INS COUNT"-0)
  )
  (net "M_IN_CO_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO2-4 U1-2 "MICRO INS COUNT"-13)
  )
  (net "M_IN_CO_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO2-5 U2-1 "MICRO INS COUNT"-12)
  )
  (net "M_IN_CO_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO2-6 U2-4 "MICRO INS COUNT"-11)
  )
  (net "PC_O_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins COUNTER-13 PC_EN-8)
  )
  (net "PC_O_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins COUNTER-12 PC_EN-7)
  )
  (net "PC_O_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins COUNTER-11 PC_EN-6)
  )
  (net "PC_O_4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins COUNTER-10 PC_EN-5)
  )
  (net "RAM_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_EN-8 SELECTOR_RAM_02-11)
  )
  (net "RAM_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_EN-7 SELECTOR_RAM_02-8)
  )
  (net "RAM_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_EN-6 SELECTOR_RAM_02-6)
  )
  (net "RAM_4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_EN-5 SELECTOR_RAM_02-3)
  )
  (net "RAM_5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_EN-4 SELECTOR_RAM_01-11)
  )
  (net "RAM_6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_EN-3 SELECTOR_RAM_01-8)
  )
  (net "RAM_7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_EN-2 SELECTOR_RAM_01-6)
  )
  (net "RAM_8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_EN-1 SELECTOR_RAM_01-3)
  )
  (net "REG_A_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-4 REG_A_02-5 REG_A_03-8)
  )
  (net "REG_A_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-2 REG_A_02-4 REG_A_03-7)
  )
  (net "REG_A_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-13 REG_A_02-3 REG_A_03-6)
  )
  (net "REG_A_4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_02-11 REG_A_02-2 REG_A_03-5)
  )
  (net "REG_A_5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-4 REG_A_01-5 REG_A_03-4)
  )
  (net "REG_A_6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-2 REG_A_01-4 REG_A_03-3)
  )
  (net "REG_A_7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-13 REG_A_01-3 REG_A_03-2)
  )
  (net "REG_A_8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ALU_ADDER_01-11 REG_A_01-2 REG_A_03-1)
  )
  (net "REG_B_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins XOR_ALU_02-1 REG_B_02-5 REG_B_03-8)
  )
  (net "REG_B_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins XOR_ALU_02-5 REG_B_02-4 REG_B_03-7)
  )
  (net "REG_B_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins XOR_ALU_02-8 REG_B_02-3 REG_B_03-6)
  )
  (net "REG_B_4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins XOR_ALU_02-12 REG_B_02-2 REG_B_03-5)
  )
  (net "REG_B_5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins XOR_ALU_01-1 REG_B_01-5 REG_B_03-4)
  )
  (net "REG_B_6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins XOR_ALU_01-5 REG_B_01-4 REG_B_03-3)
  )
  (net "REG_B_7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins XOR_ALU_01-8 REG_B_01-3 REG_B_03-2)
  )
  (net "REG_B_8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins XOR_ALU_01-12 REG_B_01-2 REG_B_03-1)
  )
  (net "REG_INS_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_IN_02-5 REG_IN_03-8)
  )
  (net "REG_INS_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_IN_02-4 REG_IN_03-7)
  )
  (net "REG_INS_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_IN_02-3 REG_IN_03-6)
  )
  (net "REG_INS_4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_IN_02-2 REG_IN_03-5)
  )
  (net "REG_INS_5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_IN_01-5 INO2-7)
  )
  (net "REG_INS_6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_IN_01-4 INO2-8)
  )
  (net "REG_INS_7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_IN_01-3 INO2-9)
  )
  (net "REG_INS_8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins REG_IN_01-2 INO2-10)
  )
  (net "REG_RAM_1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_02-11 RAM_REG_02-5 INO1-0)
  )
  (net "REG_RAM_2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_02-9 RAM_REG_02-4 INO1-1)
  )
  (net "REG_RAM_3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_02-5 RAM_REG_02-3 INO1-23)
  )
  (net "REG_RAM_4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_02-3 RAM_REG_02-2 INO1-22)
  )
  (net "REG_RAM_5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-11 RAM_REG_01-5 INO1-21)
  )
  (net "REG_RAM_6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-9 RAM_REG_01-4 INO1-20)
  )
  (net "REG_RAM_7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-5 RAM_REG_01-3 INO1-19)
  )
  (net "REG_RAM_8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM_01-3 RAM_REG_01-2 INO1-18)
  )
  (net "RESET"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins RAM_REG_01-14 RAM_REG_02-14 REG_ADDR_RAM-14 REG_A_01-14 REG_A_02-14 REG_B_01-14
    REG_B_02-14 REG_IN_01-14 REG_IN_02-14)
  )
  (net "SEL_ARDU_RAM"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins SELECTOR_RAM_01-0 SELECTOR_RAM_02-0)
  )
  (net "SHIFT_O"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins INO2-11 SHIFT_01-12 SHIFT_02-12)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins RAM_01-15 RAM_02-15 RAM_EN-0 RAM_EN-19 RAM_REG_01-15 RAM_REG_02-15 INO1-26 ALU_ADDER_01-15
     ALU_ADDER_02-15 ALU_EN-0 ALU_EN-19 REG_ADDR_RAM-15 SELECTOR_RAM_01-15 SELECTOR_RAM_02-15
     XOR_ALU_01-13 XOR_ALU_02-13 REG_A_01-15 REG_A_02-15 REG_A_03-0 REG_A_03-19 REG_B_01-15
     REG_B_02-15 REG_B_03-0 REG_B_03-19 COUNTER-15 PC_EN-0 PC_EN-19 REG_IN_01-15 REG_IN_02-15
     REG_IN_03-0 REG_IN_03-19 INO2-26 SHIFT_01-9 SHIFT_01-15 SHIFT_02-9 SHIFT_02-15 U1-13
    U2-13 "MICRO INS COUNT"-8 "MICRO INS COUNT"-15)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00146"
   "#00147"
   "#00148"
   "#00149"
   "#00150"
   "#00162"
   "#00163"
   "#00164"
   "#00165"
   "#00237"
   "#00238"
   "#00239"
   "#00240"
   "#00252"
   "#00253"
   "#00254"
   "#00255"
   "#00397"
   "#00484"
   "#00485"
   "#00496"
   "#00499"
   "#00502"
   "#00532"
   "#00533"
   "#00534"
   "#00547"
   "ADD/SUB"
   "ADD_BUS"
   "ADD_RAM_1"
   "ADD_RAM_2"
   "ADD_RAM_3"
   "ADD_RAM_4"
   "ADD_SUB_1"
   "ADD_SUB_2"
   "ADD_SUB_3"
   "ADD_SUB_4"
   "ADD_SUB_5"
   "ADD_SUB_6"
   "ADD_SUB_7"
   "ADD_SUB_8"
   "ARDU_RAM_D_1"
   "ARDU_RAM_D_2"
   "ARDU_RAM_D_3"
   "ARDU_RAM_D_4"
   "ARDU_RAM_D_5"
   "ARDU_RAM_D_6"
   "ARDU_RAM_D_7"
   "ARDU_RAM_D_8"
   "BUS_1"
   "BUS_2"
   "BUS_3"
   "BUS_4"
   "BUS_5"
   "BUS_6"
   "BUS_7"
   "BUS_8"
   "CLK"
   "EN_ALU"
   "EN_COUNT"
   "EN_PC"
   "EN_RAM"
   "EN_REG_A"
   "EN_REG_B"
   "EN_REG_INS"
   "LOAD_ADDR_RAM"
   "LOAD_PC"
   "LOAD_RAM"
   "LOAD_REG_A"
   "LOAD_REG_B"
   "LOAD_REG_INS"
   "MI_R"
   "M_IN_CO_1"
   "M_IN_CO_2"
   "M_IN_CO_3"
   "PC_O_1"
   "PC_O_2"
   "PC_O_3"
   "PC_O_4"
   "RAM_1"
   "RAM_2"
   "RAM_3"
   "RAM_4"
   "RAM_5"
   "RAM_6"
   "RAM_7"
   "RAM_8"
   "REG_A_1"
   "REG_A_2"
   "REG_A_3"
   "REG_A_4"
   "REG_A_5"
   "REG_A_6"
   "REG_A_7"
   "REG_A_8"
   "REG_B_1"
   "REG_B_2"
   "REG_B_3"
   "REG_B_4"
   "REG_B_5"
   "REG_B_6"
   "REG_B_7"
   "REG_B_8"
   "REG_INS_1"
   "REG_INS_2"
   "REG_INS_3"
   "REG_INS_4"
   "REG_INS_5"
   "REG_INS_6"
   "REG_INS_7"
   "REG_INS_8"
   "REG_RAM_1"
   "REG_RAM_2"
   "REG_RAM_3"
   "REG_RAM_4"
   "REG_RAM_5"
   "REG_RAM_6"
   "REG_RAM_7"
   "REG_RAM_8"
   "RESET"
   "SEL_ARDU_RAM"
   "SHIFT_O"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
