/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  reg [3:0] celloutsig_0_1z;
  reg [8:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [35:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = ~(celloutsig_0_4z & celloutsig_0_13z[4]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[2] & in_data[168]);
  assign celloutsig_1_12z = ~celloutsig_1_3z;
  assign celloutsig_1_16z = ~in_data[142];
  assign celloutsig_0_5z = ~in_data[83];
  assign celloutsig_0_10z = ~celloutsig_0_3z;
  assign celloutsig_0_12z = ~celloutsig_0_0z;
  assign celloutsig_0_25z = ~((celloutsig_0_10z | celloutsig_0_6z[1]) & celloutsig_0_17z);
  assign celloutsig_0_4z = celloutsig_0_0z ^ celloutsig_0_3z;
  assign celloutsig_1_7z = ~(celloutsig_1_2z[2] ^ celloutsig_1_5z);
  assign celloutsig_1_13z = { in_data[145:140], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_10z } + celloutsig_1_8z[9:0];
  assign celloutsig_0_18z = { celloutsig_0_14z[7:0], celloutsig_0_11z } / { 1'h1, celloutsig_0_6z[2:1], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_1z = in_data[179:167] / { 1'h1, in_data[143:132] };
  assign celloutsig_0_0z = in_data[87:81] == in_data[6:0];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } == celloutsig_1_1z[9:7];
  assign celloutsig_1_15z = in_data[101:98] == { celloutsig_1_6z[3], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } >= { celloutsig_0_1z[2:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_20z[3:2], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_4z } > { celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_1_14z = celloutsig_1_0z[26:23] && { celloutsig_1_6z[2:0], celloutsig_1_12z };
  assign celloutsig_0_2z = in_data[59:56] && { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[89:77] < in_data[68:56];
  assign celloutsig_1_10z = celloutsig_1_4z & ~(celloutsig_1_9z);
  assign celloutsig_0_8z = celloutsig_0_7z & ~(celloutsig_0_1z[1]);
  assign celloutsig_0_15z = celloutsig_0_9z[3] & ~(celloutsig_0_4z);
  assign celloutsig_0_17z = celloutsig_0_4z & ~(celloutsig_0_15z);
  assign celloutsig_0_16z = celloutsig_0_6z[3:1] != { celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_21z = - { celloutsig_0_14z[6:5], celloutsig_0_3z };
  assign celloutsig_0_29z = - { celloutsig_0_21z[2:1], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_0z = - in_data[142:107];
  assign celloutsig_1_18z = { celloutsig_1_0z[18:14], celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_3z } !== { celloutsig_1_0z[13:9], celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_1_19z = ~ { celloutsig_1_8z[5:1], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_18z };
  assign celloutsig_0_13z = ~ { celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_8z = { celloutsig_1_0z[0], celloutsig_1_1z } | { celloutsig_1_0z[29:18], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_4z } | { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_9z = | celloutsig_1_6z;
  assign celloutsig_0_24z = | { celloutsig_0_18z[2:1], celloutsig_0_15z };
  assign celloutsig_1_6z = { in_data[137:135], celloutsig_1_4z } <<< celloutsig_1_0z[35:32];
  assign celloutsig_0_6z = { in_data[37:29], celloutsig_0_1z, celloutsig_0_0z } <<< { in_data[23:14], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[6:3] >>> in_data[152:149];
  assign celloutsig_0_9z = { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z } ~^ in_data[28:24];
  assign celloutsig_0_11z = ~((celloutsig_0_1z[2] & celloutsig_0_2z) | celloutsig_0_7z);
  assign celloutsig_1_4z = ~((in_data[141] & celloutsig_1_3z) | celloutsig_1_3z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[54:51];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_20z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_20z = celloutsig_0_14z[8:0];
  assign { out_data[128], out_data[116:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
