// Seed: 1304184838
module module_0;
  assign id_1[1'h0] = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1 or posedge 1'b0 + 1)
    $display(
        1, 1'b0, id_3[$display], id_2, id_5, "" == {id_2{id_5 - 1 | 1 | 1}}, id_4 >> id_1, 1'd0);
  module_0();
  wire id_7;
endmodule
