// Seed: 3398591853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[1 : 1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_10, id_11;
  module_0(
      id_2, id_7, id_7, id_10
  );
  always
    if (id_4 ? id_10[1] : id_7) id_6 <= 1;
    else begin
      begin
        begin
          id_8 <= 1;
          id_1 = id_11;
        end
        $display(1);
      end
      id_1 = id_11;
    end
  wire id_12;
endmodule
