Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.9])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 372E04C9D
	for <linux-coco@lists.linux.dev>; Wed, 26 Nov 2025 05:21:42 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.9
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1764134504; cv=none; b=fmrfFaHXZ/CaFmsWMxOp4CEuC708A72T17y/g9d9TTCI/YpTnolSpDlmshxaITxCJ33BRHuZ2bgFJZG4GPzxUmH4ptj3WNruYgUScvnsb1ofN+69agk9yP2XrI+reFbxJpmymej+FX6OAyKZ9cf6EYLlaeE0gqjdqr4pkEB6srw=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1764134504; c=relaxed/simple;
	bh=V34EkMlx5730oKCbGsZ8UnN8wqaCpact9cdZChfm4Ok=;
	h=Message-ID:Date:MIME-Version:Subject:From:To:Cc:References:
	 In-Reply-To:Content-Type; b=Q9F+lMGCqiCNc2Wipo1pDKHQt0Jy9LerPWGACXIjXQMxO+mZ8WsUsiE/ZkJJP30Awa40AoT/R6VqOeiEcUN42vJEelSQNmWQGZGT0WRmOe4tY/LM/inACCdUOrdqALZgrFdgn987hjGtJ3l+5Uk3gatqpd0gpYpjcqbCF9elhUY=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=pass smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=SiJfwWbx; arc=none smtp.client-ip=192.198.163.9
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="SiJfwWbx"
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1764134503; x=1795670503;
  h=message-id:date:mime-version:subject:from:to:cc:
   references:in-reply-to:content-transfer-encoding;
  bh=V34EkMlx5730oKCbGsZ8UnN8wqaCpact9cdZChfm4Ok=;
  b=SiJfwWbxgYj2xRsgHCO/nug3dZB983t82oBvf0QkRKkuPsrUPBA8KW8O
   vTJxpLBA0wf9ZPSH8/jgplKGJRazJYw2i+bq8dePk6lTVsrjMnMWEiOry
   YmkPASWLefe7BDvsww1+x56yfsZ1awECJ1dzkVFCd+H+aAmF5uys3Madx
   XSkh/eXmOtAezOOGdefMTIDNTgYmH/feA9RTVqrOAiqcerHVYN0EitaPL
   lfZRSIwUUL78Zh+l6NHWFEZCuaO3CP61kKZ7pd2P6KAr0uKJo2GS9MeAo
   gJ93R+R1DZOIVe61tfP+rf3jlAPUSnNhhUdB+Sz9Q2hcZycrP8fFMx7I/
   Q==;
X-CSE-ConnectionGUID: QnY3E3zMSomxAbveVtUAlA==
X-CSE-MsgGUID: 7Gx6VSc+TA6uYjg1qIdyKA==
X-IronPort-AV: E=McAfee;i="6800,10657,11624"; a="76844962"
X-IronPort-AV: E=Sophos;i="6.20,227,1758610800"; 
   d="scan'208";a="76844962"
Received: from orviesa009.jf.intel.com ([10.64.159.149])
  by fmvoesa103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 Nov 2025 21:21:42 -0800
X-CSE-ConnectionGUID: IQJLDWK2TBmAYVm94bJPjg==
X-CSE-MsgGUID: Zx0Kr9htSVOu9c/mICPSuQ==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.20,227,1758610800"; 
   d="scan'208";a="192631997"
Received: from yinghaoj-desk.ccr.corp.intel.com (HELO [10.238.1.225]) ([10.238.1.225])
  by orviesa009-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 Nov 2025 21:21:37 -0800
Message-ID: <e6ecd387-e57d-4bfa-b4f7-38662a39a50b@linux.intel.com>
Date: Wed, 26 Nov 2025 13:21:35 +0800
Precedence: bulk
X-Mailing-List: linux-coco@lists.linux.dev
List-Id: <linux-coco.lists.linux.dev>
List-Subscribe: <mailto:linux-coco+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:linux-coco+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v4 12/16] x86/virt/tdx: Add helpers to allow for
 pre-allocating pages
From: Binbin Wu <binbin.wu@linux.intel.com>
To: Rick Edgecombe <rick.p.edgecombe@intel.com>
Cc: bp@alien8.de, chao.gao@intel.com, dave.hansen@intel.com,
 isaku.yamahata@intel.com, kai.huang@intel.com, kas@kernel.org,
 kvm@vger.kernel.org, linux-coco@lists.linux.dev,
 linux-kernel@vger.kernel.org, mingo@redhat.com, pbonzini@redhat.com,
 seanjc@google.com, tglx@linutronix.de, vannapurve@google.com,
 x86@kernel.org, yan.y.zhao@intel.com, xiaoyao.li@intel.com,
 binbin.wu@intel.com
References: <20251121005125.417831-1-rick.p.edgecombe@intel.com>
 <20251121005125.417831-13-rick.p.edgecombe@intel.com>
 <7a6f5b4e-ad7b-4ad0-95fd-e1698f9b4e06@linux.intel.com>
Content-Language: en-US
In-Reply-To: <7a6f5b4e-ad7b-4ad0-95fd-e1698f9b4e06@linux.intel.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit



On 11/26/2025 11:40 AM, Binbin Wu wrote:
>> index 260bb0e6eb44..61a058a8f159 100644
>> --- a/arch/x86/kvm/vmx/tdx.c
>> +++ b/arch/x86/kvm/vmx/tdx.c
>> @@ -1644,23 +1644,34 @@ static int tdx_mem_page_add(struct kvm *kvm, gfn_t gfn, enum pg_level level,
>>     static void *tdx_alloc_external_fault_cache(struct kvm_vcpu *vcpu)
>>   {
>> -    struct vcpu_tdx *tdx = to_tdx(vcpu);
>> +    struct page *page = get_tdx_prealloc_page(&to_tdx(vcpu)->prealloc);
>>   -    return kvm_mmu_memory_cache_alloc(&tdx->mmu_external_spt_cache);
>> +    if (WARN_ON_ONCE(!page))
>> +        return (void *)__get_free_page(GFP_ATOMIC | __GFP_ACCOUNT);
>
> kvm_mmu_memory_cache_alloc() calls BUG_ON() if the atomic allocation failed.
> Do we want to follow?
>
>
Please ignore this one.

