/*
 *
 * soc.h - SOC memory map header file
 *
 */

/*
 * Copyright (C) 2008-2013 Texas Instruments Incorporated - http://www.ti.com/
 *
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _SOC_H_
#define _SOC_H_

#ifdef __cplusplus
extern "C"
{
#endif

#define SOC_GPMC_BASE                                                           0x0
#define SOC_PCIE_SS1_BASE                                                       0x20000000
#define SOC_PCIE_SS2_BASE                                                       0x30000000
#define SOC_MPU_ROM_BOOT_SEC_BASE                                               0x40000000
#define SOC_MPU_ROM_BOOT_SEC_REST_BASE                                          0x40037000
#define SOC_MPU_ROM_BOOT_PUBLIC_BASE                                            0x40038000
#define SOC_MPU_RAM_BASE                                                        0x402f0000
#define SOC_OCMC_RAM1_BASE                                                      0x40300000
#define SOC_OCMC_RAM2_BASE                                                      0x40400000
#define SOC_OCMC_RAM3_BASE                                                      0x40500000
#define SOC_DSP1_L2_SRAM_BASE                                                   0x40800000
#define SOC_DSP1_SYSTEM_BASE                                                    0x40d00000
#define SOC_DSP1_MMU0CFG_BASE                                                   0x40d01000
#define SOC_DSP1_MMU1CFG_BASE                                                   0x40d02000
#define SOC_DSP1_FW0CFG_BASE                                                    0x40d03000
#define SOC_DSP1_FW1CFG_BASE                                                    0x40d04000
#define SOC_DSP1_EDMA_TC0_BASE                                                  0x40d05000
#define SOC_DSP1_EDMA_TC1_BASE                                                  0x40d06000
#define SOC_DSP1_NOC_BASE                                                       0x40d07000
#define SOC_DSP1_DFT_BASE                                                       0x40d0f000
#define SOC_DSP1_EDMA_CC_BASE                                                   0x40d10000
#define SOC_DSP1_L1P_SRAM_BASE                                                  0x40e00000
#define SOC_DSP1_L1D_SRAM_BASE                                                  0x40f00000
#define SOC_DSP2_L2_SRAM_BASE                                                   0x41000000
#define SOC_DSP2_SYSTEM_BASE                                                    0x41500000
#define SOC_DSP2_MMU0CFG_BASE                                                   0x41501000
#define SOC_DSP2_MMU1CFG_BASE                                                   0x41502000
#define SOC_DSP2_FW0CFG_BASE                                                    0x41503000
#define SOC_DSP2_FW1CFG_BASE                                                    0x41504000
#define SOC_DSP2_EDMA_TC0_BASE                                                  0x41505000
#define SOC_DSP2_EDMA_TC1_BASE                                                  0x41506000
#define SOC_DSP2_NOC_BASE                                                       0x41507000
#define SOC_DSP2_DFT_BASE                                                       0x4150f000
#define SOC_DSP2_EDMA_CC_BASE                                                   0x41510000
#define SOC_DSP2_L1P_SRAM_BASE                                                  0x41600000
#define SOC_DSP2_L1D_SRAM_BASE                                                  0x41700000
#define SOC_OCMC_RAM1_CBUF_BASE                                                 0x41800000
#define SOC_EVE1_DMEM_BASE                                                      0x42020000
#define SOC_EVE1_WBUF_BASE                                                      0x42040000
#define SOC_EVE1_IBUFLA_BASE                                                    0x42050000
#define SOC_EVE1_IBUFHA_BASE                                                    0x42054000
#define SOC_EVE1_IBUFLB_BASE                                                    0x42070000
#define SOC_EVE1_IBUFHB_BASE                                                    0x42074000
#define SOC_EVE1_EVE_CONTROL_BASE                                               0x42080000
#define SOC_EVE1_MMU0_BASE                                                      0x42081000
#define SOC_EVE1_MMU1_BASE                                                      0x42082000
#define SOC_EVE1_T16_BASE                                                       0x42083000
#define SOC_EVE1_VCOP_BASE                                                      0x42084000
#define SOC_EVE1_CTM_BASE                                                       0x42085000
#define SOC_EVE1_TPTC0_BASE                                                     0x42086000
#define SOC_EVE1_TPTC1_BASE                                                     0x42087000
#define SOC_EVE1_SMSET_CONF_BASE                                                0x42088000
#define SOC_EVE1_SMSET_SW_BASE                                                  0x42089000
#define SOC_EVE1_L2_FNOC_EVE_BASE                                               0x4208a000
#define SOC_EVE1_MLB0_BASE                                                      0x4208b000
#define SOC_EVE1_MLB1_BASE                                                      0x4208c000
#define SOC_EVE1_MLB2_BASE                                                      0x4208d000
#define SOC_EVE1_MLB3_BASE                                                      0x4208e000
#define SOC_EVE1_MLB4_BASE                                                      0x4208f000
#define SOC_EVE1_PCACHE_RAW_BASE                                                0x42090000
#define SOC_EVE1_PCACHE_TAGS_BASE                                               0x42098000
#define SOC_EVE1_TPCC0_BASE                                                     0x420a0000
#define SOC_EVE2_DMEM_BASE                                                      0x42120000
#define SOC_EVE2_WBUF_BASE                                                      0x42140000
#define SOC_EVE2_IBUFLA_BASE                                                    0x42150000
#define SOC_EVE2_IBUFHA_BASE                                                    0x42154000
#define SOC_EVE2_IBUFLB_BASE                                                    0x42170000
#define SOC_EVE2_IBUFHB_BASE                                                    0x42174000
#define SOC_EVE2_EVE_CONTROL_BASE                                               0x42180000
#define SOC_EVE2_MMU0_BASE                                                      0x42181000
#define SOC_EVE2_MMU1_BASE                                                      0x42182000
#define SOC_EVE2_T16_BASE                                                       0x42183000
#define SOC_EVE2_VCOP_BASE                                                      0x42184000
#define SOC_EVE2_CTM_BASE                                                       0x42185000
#define SOC_EVE2_TPTC0_BASE                                                     0x42186000
#define SOC_EVE2_TPTC1_BASE                                                     0x42187000
#define SOC_EVE2_SMSET_CONF_BASE                                                0x42188000
#define SOC_EVE2_SMSET_SW_BASE                                                  0x42189000
#define SOC_EVE2_L2_FNOC_EVE_BASE                                               0x4218a000
#define SOC_EVE2_MLB0_BASE                                                      0x4218b000
#define SOC_EVE2_MLB1_BASE                                                      0x4218c000
#define SOC_EVE2_MLB2_BASE                                                      0x4218d000
#define SOC_EVE2_MLB3_BASE                                                      0x4218e000
#define SOC_EVE2_MLB4_BASE                                                      0x4218f000
#define SOC_EVE2_PCACHE_RAW_BASE                                                0x42190000
#define SOC_EVE2_PCACHE_TAGS_BASE                                               0x42198000
#define SOC_EVE2_TPCC0_BASE                                                     0x421a0000
#define SOC_EVE3_DMEM_BASE                                                      0x42220000
#define SOC_EVE3_WBUF_BASE                                                      0x42240000
#define SOC_EVE3_IBUFLA_BASE                                                    0x42250000
#define SOC_EVE3_IBUFHA_BASE                                                    0x42254000
#define SOC_EVE3_IBUFLB_BASE                                                    0x42270000
#define SOC_EVE3_IBUFHB_BASE                                                    0x42274000
#define SOC_EVE3_EVE_CONTROL_BASE                                               0x42280000
#define SOC_EVE3_MMU0_BASE                                                      0x42281000
#define SOC_EVE3_MMU1_BASE                                                      0x42282000
#define SOC_EVE3_T16_BASE                                                       0x42283000
#define SOC_EVE3_VCOP_BASE                                                      0x42284000
#define SOC_EVE3_CTM_BASE                                                       0x42285000
#define SOC_EVE3_TPTC0_BASE                                                     0x42286000
#define SOC_EVE3_TPTC1_BASE                                                     0x42287000
#define SOC_EVE3_SMSET_CONF_BASE                                                0x42288000
#define SOC_EVE3_SMSET_SW_BASE                                                  0x42289000
#define SOC_EVE3_L2_FNOC_EVE_BASE                                               0x4228a000
#define SOC_EVE3_MLB0_BASE                                                      0x4228b000
#define SOC_EVE3_MLB1_BASE                                                      0x4228c000
#define SOC_EVE3_MLB2_BASE                                                      0x4228d000
#define SOC_EVE3_MLB3_BASE                                                      0x4228e000
#define SOC_EVE3_MLB4_BASE                                                      0x4228f000
#define SOC_EVE3_PCACHE_RAW_BASE                                                0x42290000
#define SOC_EVE3_PCACHE_TAGS_BASE                                               0x42298000
#define SOC_EVE3_TPCC0_BASE                                                     0x422a0000
#define SOC_EVE4_DMEM_BASE                                                      0x42320000
#define SOC_EVE4_WBUF_BASE                                                      0x42340000
#define SOC_EVE4_IBUFLA_BASE                                                    0x42350000
#define SOC_EVE4_IBUFHA_BASE                                                    0x42354000
#define SOC_EVE4_IBUFLB_BASE                                                    0x42370000
#define SOC_EVE4_IBUFHB_BASE                                                    0x42374000
#define SOC_EVE4_EVE_CONTROL_BASE                                               0x42380000
#define SOC_EVE4_MMU0_BASE                                                      0x42381000
#define SOC_EVE4_MMU1_BASE                                                      0x42382000
#define SOC_EVE4_T16_BASE                                                       0x42383000
#define SOC_EVE4_VCOP_BASE                                                      0x42384000
#define SOC_EVE4_CTM_BASE                                                       0x42385000
#define SOC_EVE4_TPTC0_BASE                                                     0x42386000
#define SOC_EVE4_TPTC1_BASE                                                     0x42387000
#define SOC_EVE4_SMSET_CONF_BASE                                                0x42388000
#define SOC_EVE4_SMSET_SW_BASE                                                  0x42389000
#define SOC_EVE4_L2_FNOC_EVE_BASE                                               0x4238a000
#define SOC_EVE4_MLB0_BASE                                                      0x4238b000
#define SOC_EVE4_MLB1_BASE                                                      0x4238c000
#define SOC_EVE4_MLB2_BASE                                                      0x4238d000
#define SOC_EVE4_MLB3_BASE                                                      0x4238e000
#define SOC_EVE4_MLB4_BASE                                                      0x4238f000
#define SOC_EVE4_PCACHE_RAW_BASE                                                0x42390000
#define SOC_EVE4_PCACHE_TAGS_BASE                                               0x42398000
#define SOC_EVE4_TPCC0_BASE                                                     0x423a0000
#define SOC_SHA2MD5_2_ADDRSP0_BASE                                              0x42600000
#define SOC_SHA2MD5_2_ADDRSP1_BASE                                              0x42700000
#define SOC_SPARE_TSC_ADC_BASE                                                  0x42c00000
#define SOC_EDMA_TPCC_BASE                                                      0x43300000
#define SOC_EDMA_TC0_BASE                                                       0x43400000
#define SOC_EDMA_TC1_BASE                                                       0x43500000
#define SOC_OCMC_ROM_BASE                                                       0x43a00000
#define SOC_L3_MAIN_BASE                                                        0x44000000
#define SOC_MCASP1_BASE                                                         0x45800000
#define SOC_MCASP2_BASE                                                         0x45c00000
#define SOC_MCASP3_BASE                                                         0x46000000
#define SOC_VCP1_BASE                                                           0x46400000
#define SOC_VCP2_BASE                                                           0x46800000
#define SOC_MPU_CS_STM_BASE                                                     0x47000000
#define SOC_L4_PER_AP_BASE                                                      0x48000000
#define SOC_L4_PER_LA_BASE                                                      0x48000800
#define SOC_L4_PER_IA_IP0_BASE                                                  0x48001000
#define SOC_L4_PER_IA_IP1_BASE                                                  0x48001400
#define SOC_L4_PER_IA_IP2_BASE                                                  0x48001800
#define SOC_L4_PER_IA_IP3_BASE                                                  0x48001c00
#define SOC_UART3_BASE                                                          0x48020000
#define SOC_L4_PER_TA_UART3_TARG_BASE                                           0x48021000
#define SOC_TIMER2_BASE                                                         0x48032000
#define SOC_L4_PER_TA_TIMER2_TARG_BASE                                          0x48033000
#define SOC_TIMER3_BASE                                                         0x48034000
#define SOC_L4_PER_TA_TIMER3_TARG_BASE                                          0x48035000
#define SOC_TIMER4_BASE                                                         0x48036000
#define SOC_L4_PER_TA_TIMER4_TARG_BASE                                          0x48037000
#define SOC_TIMER9_BASE                                                         0x4803e000
#define SOC_L4_PER_TA_TIMER9_TARG_BASE                                          0x4803f000
#define SOC_GPIO7_BASE                                                          0x48051000
#define SOC_L4_PER_TA_GPIO7_TARG_BASE                                           0x48052000
#define SOC_GPIO8_BASE                                                          0x48053000
#define SOC_L4_PER_TA_GPIO8_TARG_BASE                                           0x48054000
#define SOC_GPIO2_BASE                                                          0x48055000
#define SOC_L4_PER_TA_GPIO2_TARG_BASE                                           0x48056000
#define SOC_GPIO3_BASE                                                          0x48057000
#define SOC_L4_PER_TA_GPIO3_TARG_BASE                                           0x48058000
#define SOC_GPIO4_BASE                                                          0x48059000
#define SOC_L4_PER_TA_GPIO4_TARG_BASE                                           0x4805a000
#define SOC_GPIO5_BASE                                                          0x4805b000
#define SOC_L4_PER_TA_GPIO5_TARG_BASE                                           0x4805c000
#define SOC_GPIO6_BASE                                                          0x4805d000
#define SOC_L4_PER_TA_GPIO6_TARG_BASE                                           0x4805e000
#define SOC_I2C3_BASE                                                           0x48060000
#define SOC_L4_PER_TA_I2C3_TARG_BASE                                            0x48061000
#define SOC_UART5_BASE                                                          0x48066000
#define SOC_L4_PER_TA_UART5_TARG_BASE                                           0x48067000
#define SOC_UART6_BASE                                                          0x48068000
#define SOC_L4_PER_TA_UART6_TARG_BASE                                           0x48069000
#define SOC_UART1_BASE                                                          0x4806a000
#define SOC_L4_PER_TA_UART1_TARG_BASE                                           0x4806b000
#define SOC_UART2_BASE                                                          0x4806c000
#define SOC_L4_PER_TA_UART2_TARG_BASE                                           0x4806d000
#define SOC_UART4_BASE                                                          0x4806e000
#define SOC_L4_PER_TA_UART4_TARG_BASE                                           0x4806f000
#define SOC_I2C1_BASE                                                           0x48070000
#define SOC_L4_PER_TA_I2C1_TARG_BASE                                            0x48071000
#define SOC_I2C2_BASE                                                           0x48072000
#define SOC_L4_PER_TA_I2C2_TARG_BASE                                            0x48073000
#define SOC_ELM_BASE                                                            0x48078000
#define SOC_L4_PER_TA_ELM_TARG_BASE                                             0x48079000
#define SOC_I2C4_BASE                                                           0x4807a000
#define SOC_L4_PER_TA_I2C4_TARG_BASE                                            0x4807b000
#define SOC_I2C5_BASE                                                           0x4807c000
#define SOC_L4_PER_TA_I2C5_TARG_BASE                                            0x4807d000
#define SOC_TIMER10_BASE                                                        0x48086000
#define SOC_L4_PER_TA_TIMER10_TARG_BASE                                         0x48087000
#define SOC_TIMER11_BASE                                                        0x48088000
#define SOC_L4_PER_TA_TIMER11_TARG_BASE                                         0x48089000
#define SOC_RNG_BASE                                                            0x48090000
#define SOC_L4_PER_TA_RNG_TARG_BASE                                             0x48092000
#define SOC_MCSPI1_BASE                                                         0x48098000
#define SOC_L4_PER_TA_MCSPI1_TARG_BASE                                          0x48099000
#define SOC_MCSPI2_BASE                                                         0x4809a000
#define SOC_L4_PER_TA_MCSPI2_TARG_BASE                                          0x4809b000
#define SOC_MMC1_BASE                                                           0x4809c000
#define SOC_L4_PER_TA_MMC1_TARG_BASE                                            0x4809d000
#define SOC_DMA_CRYPTO_BASE                                                     0x480a2000
#define SOC_L4_PER_TA_DMA_CRYPTO_TARG_BASE                                      0x480a3000
#define SOC_DES3DES_ADDRSP0_BASE                                                0x480a4000
#define SOC_DES3DES_ADDRSP1_BASE                                                0x480a5000
#define SOC_L4_PER_TA_DES3DES_TARG_BASE                                         0x480a6000
#define SOC_FPKA_BASE                                                           0x480a8080
#define SOC_L4_PER_TA_FPKA_TARG_BASE                                            0x480ac000
#define SOC_MMC3_BASE                                                           0x480ad000
#define SOC_L4_PER_TA_MMC3_TARG_BASE                                            0x480ae000
#define SOC_HDQ1W_BASE                                                          0x480b2000
#define SOC_L4_PER_TA_HDQ1W_TARG_BASE                                           0x480b3000
#define SOC_MMC2_BASE                                                           0x480b4000
#define SOC_L4_PER_TA_MMC2_TARG_BASE                                            0x480b5000
#define SOC_MCSPI3_BASE                                                         0x480b8000
#define SOC_L4_PER_TA_MCSPI3_TARG_BASE                                          0x480b9000
#define SOC_MCSPI4_BASE                                                         0x480ba000
#define SOC_L4_PER_TA_MCSPI4_TARG_BASE                                          0x480bb000
#define SOC_MMC4_BASE                                                           0x480d1000
#define SOC_L4_PER_TA_MMC4_TARG_BASE                                            0x480d2000
#define SOC_INTC_MPU_DISTRIBUTOR_BASE                                           0x48211000
#define SOC_INTC_MPU_PHYS_CPU_IF_BASE                                           0x48212000
#define SOC_INTC_MPU_VIRT_CPU_IF_HYP_BASE                                       0x48214000
#define SOC_INTC_MPU_VIRT_CPU_IF_VM_BASE                                        0x48216000
#define SOC_MPU_PRCM_BASE                                                       0x48243000
#define SOC_PRCM_MPU_OCP_SOCKET_BASE                                            0x48243000
#define SOC_PRCM_MPU_DEVICE_BASE                                                0x48243200
#define SOC_PRCM_MPU_PRM_C0_BASE                                                0x48243400
#define SOC_PRCM_MPU_CM_C0_BASE                                                 0x48243600
#define SOC_PRCM_MPU_PRM_C1_BASE                                                0x48243800
#define SOC_PRCM_MPU_CM_C1_BASE                                                 0x48243a00
#define SOC_MPU_SCM_BASE                                                        0x48280004
#define SOC_MPU_WUGEN_BASE                                                      0x48281000
#define SOC_MPU_CMU_BASE                                                        0x48290000
#define SOC_WATCHDOGTIMER_BASE                                                  0x482a0000
#define SOC_AXI2OCP_RPT_BASE                                                    0x482a1000
#define SOC_AXI2OCP_MISC_BASE                                                   0x482a2000
#define SOC_MA_MPU_LSM_BASE                                                     0x482af010
#define SOC_MA_MPU_WP_BASE                                                      0x482af200
#define SOC_L4_PER2_AP_BASE                                                     0x48400000
#define SOC_L4_PER2_LA_BASE                                                     0x48400800
#define SOC_L4_PER2_IA_IP0_BASE                                                 0x48401000
#define SOC_L4_PER2_IA_IP1_BASE                                                 0x48401400
#define SOC_L4_PER2_IA_IP2_BASE                                                 0x48401800
#define SOC_UART7_BASE                                                          0x48420000
#define SOC_L4_PER2_TA_UART7_TARG_BASE                                          0x48421000
#define SOC_UART8_BASE                                                          0x48422000
#define SOC_L4_PER2_TA_UART8_TARG_BASE                                          0x48423000
#define SOC_UART9_BASE                                                          0x48424000
#define SOC_L4_PER2_TA_UART9_TARG_BASE                                          0x48425000
#define SOC_MLB_BASE                                                            0x4842c000
#define SOC_L4_PER2_TA_MLB_TARG_BASE                                            0x4842d000
#define SOC_MCASP4_DAT_BASE                                                     0x48436000
#define SOC_L4_PER2_TA_MCASP4_DAT_TARG_BASE                                     0x48437000
#define SOC_MCASP5_DAT_BASE                                                     0x4843a000
#define SOC_L4_PER2_TA_MCASP5_DAT_TARG_BASE                                     0x4843b000
#define SOC_ATL_BASE                                                            0x4843c000
#define SOC_L4_PER2_TA_ALT_TARG_BASE                                            0x4843d000
#define SOC_PWMSS1_IPWMSS_BASE                                                  0x4843e000
#define SOC_PWMSS1_IECAP_BASE                                                   0x4843e100
#define SOC_PWMSS1_IEQEP_BASE                                                   0x4843e180
#define SOC_PWMSS1_IEPWM_BASE                                                   0x4843e200
#define SOC_L4_PER2_TA_PWMSS1_TARG_BASE                                         0x4843f000
#define SOC_PWMSS2_IPWMSS_BASE                                                  0x48440000
#define SOC_PWMSS2_IECAP_BASE                                                   0x48440100
#define SOC_PWMSS2_IEQEP_BASE                                                   0x48440180
#define SOC_PWMSS2_IEPWM_BASE                                                   0x48440200
#define SOC_L4_PER2_TA_PWMSS2_TARG_BASE                                         0x48441000
#define SOC_PWMSS3_IPWMSS_BASE                                                  0x48442000
#define SOC_PWMSS3_IECAP_BASE                                                   0x48442100
#define SOC_PWMSS3_IEQEP_BASE                                                   0x48442180
#define SOC_PWMSS3_IEPWM_BASE                                                   0x48442200
#define SOC_L4_PER2_TA_PWMSS3_TARG_BASE                                         0x48443000
#define SOC_VCP1_CFG_BASE                                                       0x48446000
#define SOC_L4_PER2_TA_VCP1_CFG_TARG_BASE                                       0x48447000
#define SOC_VCP2_CFG_BASE                                                       0x48448000
#define SOC_L4_PER2_TA_VCP2_CFG_TARG_BASE                                       0x48449000
#define SOC_DELAYLINE_BASE                                                      0x4844a000
#define SOC_L4_PER2_TA_DELAYLINE_TARG_BASE                                      0x4844b000
#define SOC_MCASP6_DAT_BASE                                                     0x4844c000
#define SOC_L4_PER2_TA_MCASP6_DAT_TARG_BASE                                     0x4844d000
#define SOC_MCASP7_DAT_BASE                                                     0x48450000
#define SOC_L4_PER2_TA_MCASP7_DAT_TARG_BASE                                     0x48451000
#define SOC_MCASP8_DAT_BASE                                                     0x48454000
#define SOC_L4_PER2_TA_MCASP8_DAT_TARG_BASE                                     0x48455000
#define SOC_SPARE_UNKNOWN4_BASE                                                 0x48458000
#define SOC_L4_PER2_TA_SPARE_UNKNOWN4_TARG_BASE                                 0x4845a000
#define SOC_SPARE_UNKNOWN5_BASE                                                 0x4845b000
#define SOC_L4_PER2_TA_SPARE_UNKNOWN5_TARG_BASE                                 0x4845c000
#define SOC_SPARE_UNKNOWN6_BASE                                                 0x4845d000
#define SOC_L4_PER2_TA_SPARE_UNKNOWN6_TARG_BASE                                 0x4845e000
#define SOC_MCASP1_CFG_BASE                                                     0x48460000
#define SOC_L4_PER2_TA_MCASP1_CFG_TARG_BASE                                     0x48462000
#define SOC_MCASP2_CFG_BASE                                                     0x48464000
#define SOC_L4_PER2_TA_MCASP2_CFG_TARG_BASE                                     0x48466000
#define SOC_MCASP3_CFG_BASE                                                     0x48468000
#define SOC_L4_PER2_TA_MCASP3_CFG_TARG_BASE                                     0x4846a000
#define SOC_MCASP4_CFG_BASE                                                     0x4846c000
#define SOC_L4_PER2_TA_MCASP4_CFG_TARG_BASE                                     0x4846e000
#define SOC_MCASP5_CFG_BASE                                                     0x48470000
#define SOC_L4_PER2_TA_MCASP5_CFG_TARG_BASE                                     0x48472000
#define SOC_MCASP6_CFG_BASE                                                     0x48474000
#define SOC_L4_PER2_TA_MCASP6_CFG_TARG_BASE                                     0x48476000
#define SOC_MCASP7_CFG_BASE                                                     0x48478000
#define SOC_L4_PER2_TA_MCASP7_CFG_TARG_BASE                                     0x4847a000
#define SOC_MCASP8_CFG_BASE                                                     0x4847c000
#define SOC_L4_PER2_TA_MCASP8_CFG_TARG_BASE                                     0x4847e000
#define SOC_DCAN2_BASE                                                          0x48480000
#define SOC_L4_PER2_TA_DCAN2_TARG_BASE                                          0x48482000
#define SOC_GMAC_SW_SS_BASE                                                     0x48484000
#define SOC_GMAC_SW_PORT_BASE                                                   0x48484100
#define SOC_GMAC_SW_CPDMA_BASE                                                  0x48484800
#define SOC_GMAC_SW_STATERAM_BASE                                               0x48484a00
#define SOC_GMAC_SW_CPTS_BASE                                                   0x48484c00
#define SOC_GMAC_SW_ALE_BASE                                                    0x48484d00
#define SOC_GMAC_SW_SL1_BASE                                                    0x48484d80
#define SOC_GMAC_SW_SL2_BASE                                                    0x48484dc0
#define SOC_GMAC_SW_MDIO_BASE                                                   0x48485000
#define SOC_GMAC_SW_WR_BASE                                                     0x48485200
#define SOC_GMAC_SW_CPPI_RAM_BASE                                               0x48486000
#define SOC_L4_PER2_TA_GMAC_TARG_BASE                                           0x48488000
#define SOC_L4_PER3_AP_BASE                                                     0x48800000
#define SOC_L4_PER3_LA_BASE                                                     0x48800800
#define SOC_L4_PER3_IA_IP0_BASE                                                 0x48801000
#define SOC_L4_PER3_IA_IP1_BASE                                                 0x48801400
#define SOC_L4_PER3_IA_IP2_BASE                                                 0x48801800
#define SOC_MAILBOX13_BASE                                                      0x48802000
#define SOC_L4_PER3_TA_MAILBOX13_TARG_BASE                                      0x48803000
#define SOC_OCMC_RAM1_CFG_BASE                                                  0x48804000
#define SOC_L4_PER3_TA_OCMC_RAM1_CFG_TARG_BASE                                  0x48805000
#define SOC_OCMC_RAM2_CFG_BASE                                                  0x4880a000
#define SOC_L4_PER3_TA_OCMC_RAM2_CFG_TARG_BASE                                  0x4880b000
#define SOC_OCMC_RAM3_CFG_BASE                                                  0x48810000
#define SOC_L4_PER3_TA_OCMC_RAM3_CFG_TARG_BASE                                  0x48811000
#define SOC_SPARE_SATA2_BASE                                                    0x48816000
#define SOC_L4_PER3_TA_SPARE_SATA2_TARG_BASE                                    0x48817000
#define SOC_L4_PER3_MMU1_BASE                                                   0x4881c000
#define SOC_L4_PER3_TA_MMU1_TARG_BASE                                           0x4881d000
#define SOC_MMU2_BASE                                                           0x4881e000
#define SOC_L4_PER3_TA_MMU2_TARG_BASE                                           0x4881f000
#define SOC_TIMER5_BASE                                                         0x48820000
#define SOC_L4_PER3_TA_TIMER5_TARG_BASE                                         0x48821000
#define SOC_TIMER6_BASE                                                         0x48822000
#define SOC_L4_PER3_TA_TIMER6_TARG_BASE                                         0x48823000
#define SOC_TIMER7_BASE                                                         0x48824000
#define SOC_L4_PER3_TA_TIMER7_TARG_BASE                                         0x48825000
#define SOC_TIMER8_BASE                                                         0x48826000
#define SOC_L4_PER3_TA_TIMER8_TARG_BASE                                         0x48827000
#define SOC_TIMER13_BASE                                                        0x48828000
#define SOC_L4_PER3_TA_TIMER13_TARG_BASE                                        0x48829000
#define SOC_TIMER14_BASE                                                        0x4882a000
#define SOC_L4_PER3_TA_TIMER14_TARG_BASE                                        0x4882b000
#define SOC_TIMER15_BASE                                                        0x4882c000
#define SOC_L4_PER3_TA_TIMER15_TARG_BASE                                        0x4882d000
#define SOC_TIMER16_BASE                                                        0x4882e000
#define SOC_L4_PER3_TA_TIMER16_TARG_BASE                                        0x4882f000
#define SOC_RTC_SS_BASE                                                         0x48838000
#define SOC_L4_PER3_TA_RTC_SS_TARG_BASE                                         0x48839000
#define SOC_MAILBOX2_BASE                                                       0x4883a000
#define SOC_L4_PER3_TA_MAILBOX2_TARG_BASE                                       0x4883b000
#define SOC_MAILBOX3_BASE                                                       0x4883c000
#define SOC_L4_PER3_TA_MAILBOX3_TARG_BASE                                       0x4883d000
#define SOC_MAILBOX4_BASE                                                       0x4883e000
#define SOC_L4_PER3_TA_MAILBOX4_TARG_BASE                                       0x4883f000
#define SOC_MAILBOX5_BASE                                                       0x48840000
#define SOC_L4_PER3_TA_MAILBOX5_TARG_BASE                                       0x48841000
#define SOC_MAILBOX6_BASE                                                       0x48842000
#define SOC_L4_PER3_TA_MAILBOX6_TARG_BASE                                       0x48843000
#define SOC_MAILBOX7_BASE                                                       0x48844000
#define SOC_L4_PER3_TA_MAILBOX7_TARG_BASE                                       0x48845000
#define SOC_MAILBOX8_BASE                                                       0x48846000
#define SOC_L4_PER3_TA_MAILBOX8_TARG_BASE                                       0x48847000
#define SOC_SPARE_ICM_BASE                                                      0x48848000
#define SOC_L4_PER3_TA_SPARE_ICM_TARG_BASE                                      0x48849000
#define SOC_SPARE_HDMI_RX_BASE                                                  0x4884a000
#define SOC_L4_PER3_TA_SPARE_HDMI_RX_TARG_BASE                                  0x4884b000
#define SOC_SPARE_LVDS_TX1_BASE                                                 0x4884c000
#define SOC_L4_PER3_TA_SPARE_LVDS_TX1_TARG_BASE                                 0x4884d000
#define SOC_CSI2_2_BASE                                                         0x4884e000
#define SOC_L4_PER3_TA_CSI2_2_TARG_BASE                                         0x4884f000
#define SOC_SPARE_VENC_BASE                                                     0x48850000
#define SOC_L4_PER3_TA_SPARE_VENC_TARG_BASE                                     0x48851000
#define SOC_LVDS_RX_BASE                                                        0x48852000
#define SOC_L4_PER3_TA_LVDS_RX_TARG_BASE                                        0x48853000
#define SOC_CSI2_1_BASE                                                         0x48854000
#define SOC_L4_PER3_TA_CSI2_1_TARG_BASE                                         0x48855000
#define SOC_SPARE_VIDEOPLL1_BASE                                                0x48856000
#define SOC_L4_PER3_TA_SPARE_VIDEOPLL1_TARG_BASE                                0x48857000
#define SOC_SPARE_VIDEOPLL2_BASE                                                0x48858000
#define SOC_L4_PER3_TA_SPARE_VIDEOPLL2_TARG_BASE                                0x48859000
#define SOC_SPARE_VIDEOPLL3_BASE                                                0x4885a000
#define SOC_L4_PER3_TA_SPARE_VIDEOPLL3_TARG_BASE                                0x4885b000
#define SOC_SPARE_CME_BASE                                                      0x4885c000
#define SOC_L4_PER3_TA_SPARE_CME_TARG_BASE                                      0x4885d000
#define SOC_MAILBOX9_BASE                                                       0x4885e000
#define SOC_L4_PER3_TA_MAILBOX9_TARG_BASE                                       0x4885f000
#define SOC_MAILBOX10_BASE                                                      0x48860000
#define SOC_L4_PER3_TA_MAILBOX10_TARG_BASE                                      0x48861000
#define SOC_MAILBOX11_BASE                                                      0x48862000
#define SOC_L4_PER3_TA_MAILBOX11_TARG_BASE                                      0x48863000
#define SOC_MAILBOX12_BASE                                                      0x48864000
#define SOC_L4_PER3_TA_MAILBOX12_TARG_BASE                                      0x48865000
#define SOC_USB1_CFG_USBOTGSS_WRAPPER_BASE                                      0x48880000
#define SOC_USB1_CFG_DWC_USB3_BASE                                              0x48890000
#define SOC_L4_PER3_TA_USB1_CFG_TARG_BASE                                       0x488a0000
#define SOC_USB2_CFG_USBOTGSS_WRAPPER_BASE                                      0x488c0000
#define SOC_USB2_CFG_DWC_USB3_BASE                                              0x488d0000
#define SOC_L4_PER3_TA_USB2_CFG_TARG_BASE                                       0x488e0000
#define SOC_USB3_CFG_USBOTGSS_WRAPPER_BASE                                      0x48900000
#define SOC_USB3_CFG_DWC_USB3_BASE                                              0x48910000
#define SOC_L4_PER3_TA_USB3_CFG_TARG_BASE                                       0x48920000
#define SOC_USB4_CFG_USBOTGSS_WRAPPER_BASE                                      0x48940000
#define SOC_USB4_CFG_DWC_USB3_BASE                                              0x48950000
#define SOC_L4_PER3_TA_USB4_CFG_TARG_BASE                                       0x48960000
#define SOC_VIP1_VIP_REGS_BASE                                                  0x48970000
#define SOC_VIP1_VIP_PARSER_SLICE0_REGS_BASE                                    0x48975500
#define SOC_VIP1_VIP_CSC_SLICE0_REGS_BASE                                       0x48975700
#define SOC_VIP1_VIP_SC_SLICE0_REGS_BASE                                        0x48975800
#define SOC_VIP1_VIP_PARSER_SLICE1_REGS_BASE                                    0x48975a00
#define SOC_VIP1_VIP_CSC_SLICE1_REGS_BASE                                       0x48975c00
#define SOC_VIP1_VIP_SC_SLICE1_REGS_BASE                                        0x48975d00
#define SOC_VIP1_VIP_VPDMA_REGS_BASE                                            0x4897d000
#define SOC_L4_PER3_TA_VIP1_TARG_BASE                                           0x48980000
#define SOC_VIP2_VIP_REGS_BASE                                                  0x48990000
#define SOC_VIP2_VIP_PARSER_SLICE0_REGS_BASE                                    0x48995500
#define SOC_VIP2_VIP_CSC_SLICE0_REGS_BASE                                       0x48995700
#define SOC_VIP2_VIP_SC_SLICE0_REGS_BASE                                        0x48995800
#define SOC_VIP2_VIP_PARSER_SLICE1_REGS_BASE                                    0x48995a00
#define SOC_VIP2_VIP_CSC_SLICE1_REGS_BASE                                       0x48995c00
#define SOC_VIP2_VIP_SC_SLICE1_REGS_BASE                                        0x48995d00
#define SOC_VIP2_VIP_VPDMA_REGS_BASE                                            0x4899d000
#define SOC_L4_PER3_TA_VIP2_TARG_BASE                                           0x489a0000
#define SOC_VIP3_VIP_REGS_BASE                                                  0x489b0000
#define SOC_VIP3_VIP_PARSER_SLICE0_REGS_BASE                                    0x489b5500
#define SOC_VIP3_VIP_CSC_SLICE0_REGS_BASE                                       0x489b5700
#define SOC_VIP3_VIP_SC_SLICE0_REGS_BASE                                        0x489b5800
#define SOC_VIP3_VIP_PARSER_SLICE1_REGS_BASE                                    0x489b5a00
#define SOC_VIP3_VIP_CSC_SLICE1_REGS_BASE                                       0x489b5c00
#define SOC_VIP3_VIP_SC_SLICE1_REGS_BASE                                        0x489b5d00
#define SOC_VIP3_VIP_VPDMA_REGS_BASE                                            0x489bd000
#define SOC_L4_PER3_TA_VIP3_TARG_BASE                                           0x489c0000
#define SOC_VPE_REGS_BASE                                                       0x489d0000
#define SOC_CHR_US_INST0_REGS_BASE                                              0x489d0300
#define SOC_CHR_US_INST1_REGS_BASE                                              0x489d0400
#define SOC_CHR_US_INST2_REGS_BASE                                              0x489d0500
#define SOC_DEI_REGS_BASE                                                       0x489d0600
#define SOC_SC_REGS_BASE                                                        0x489d0700
#define SOC_CSC_REGS_BASE                                                       0x489d5700
#define SOC_VPDMA_REGS_BASE                                                     0x489dd000
#define SOC_L4_PER3_TA_VPE_TARG_BASE                                            0x489e0000
#define SOC_OCMC_RAM2_CBUF_BASE                                                 0x49000000
#define SOC_OCMC_RAM3_CBUF_BASE                                                 0x49800000
#define SOC_L4_CFG_AP_BASE                                                      0x4a000000
#define SOC_L4_CFG_LA_BASE                                                      0x4a000800
#define SOC_IA_IP0_BASE                                                         0x4a001000
#define SOC_CTRL_MODULE_CORE_BASE                                               0x4a002000
#define SOC_CTRL_MODULE_CORE_CORE_REGISTERS_BASE                                0x4a002100
#define SOC_IRQ_DMARQ_CROSSBAR_REGISTERS_BASE                                   0x4a0027a0
#define SOC_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_BASE                            0x4a002da0
#define SOC_CORE_PAD_IO_REGISTERS_BASE                                          0x4a003400
#define SOC_SEC_EFUSE_REGISTERS_BASE                                            0x4a003a00
#define SOC_TA_CTRL_MODULE_CORE_TARG_BASE                                       0x4a004000
#define SOC_OCP_SOCKET_CM_CORE_AON_BASE                                         0x4a005000
#define SOC_CKGEN_CM_CORE_AON_BASE                                              0x4a005100
#define SOC_MPU_CM_CORE_AON_BASE                                                0x4a005300
#define SOC_DSP1_CM_CORE_AON_BASE                                               0x4a005400
#define SOC_IPU_CM_CORE_AON_BASE                                                0x4a005500
#define SOC_DSP2_CM_CORE_AON_BASE                                               0x4a005600
#define SOC_EVE1_CM_CORE_AON_BASE                                               0x4a005640
#define SOC_EVE2_CM_CORE_AON_BASE                                               0x4a005680
#define SOC_EVE3_CM_CORE_AON_BASE                                               0x4a0056c0
#define SOC_EVE4_CM_CORE_AON_BASE                                               0x4a005700
#define SOC_RTC_CM_CORE_AON_BASE                                                0x4a005740
#define SOC_VPE_CM_CORE_AON_BASE                                                0x4a005760
#define SOC_RESTORE_CM_CORE_AON_BASE                                            0x4a005e00
#define SOC_INSTR_CM_CORE_AON_BASE                                              0x4a005f00
#define SOC_TA_CM_CORE_AON_TARG_BASE                                            0x4a006000
#define SOC_OCP_SOCKET_CM_CORE_BASE                                             0x4a008000
#define SOC_CKGEN_CM_CORE_BASE                                                  0x4a008104
#define SOC_COREAON_CM_CORE_BASE                                                0x4a008600
#define SOC_CORE_CM_CORE_BASE                                                   0x4a008700
#define SOC_IVA_CM_CORE_BASE                                                    0x4a008f00
#define SOC_CAM_CM_CORE_BASE                                                    0x4a009000
#define SOC_DSS_CM_CORE_BASE                                                    0x4a009100
#define SOC_GPU_CM_CORE_BASE                                                    0x4a009200
#define SOC_L3INIT_CM_CORE_BASE                                                 0x4a009300
#define SOC_CUSTEFUSE_CM_CORE_BASE                                              0x4a009600
#define SOC_L4PER_CM_CORE_BASE                                                  0x4a009700
#define SOC_RESTORE_CM_CORE_BASE                                                0x4a009e18
#define SOC_TA_CM_CORE_TARG_BASE                                                0x4a00a000
#define SOC_DMA_SYSTEM_BASE                                                     0x4a056000
#define SOC_TA_DMA_SYSTEM_TARG_BASE                                             0x4a057000
#define SOC_SAR_ROM_BASE                                                        0x4a05e000
#define SOC_TA_SAR_ROM_TARG_BASE                                                0x4a060000
#define SOC_OCP2SCP1_BASE                                                       0x4a080000
#define SOC_OCP2SCP1_USB_PHY1_CORE_BASE                                         0x4a084000
#define SOC_OCP2SCP1_USB3RX_PHY_USB_BASE                                        0x4a084400
#define SOC_OCP2SCP1_USB3TX_PHY_USB_BASE                                        0x4a084800
#define SOC_OCP2SCP1_DPLLCTRL_USB_OTG_SS_BASE                                   0x4a084c00
#define SOC_OCP2SCP1_USB_PHY2_CORE_BASE                                         0x4a085000
#define SOC_TA_OCP2SCP1_TARG_BASE                                               0x4a088000
#define SOC_OCP2SCP3_BASE                                                       0x4a090000
#define SOC_OCP2SCP3_USB3RX_PHY_PCIE1_BASE                                      0x4a094000
#define SOC_OCP2SCP3_USB3TX_PHY_PCIE1_BASE                                      0x4a094400
#define SOC_OCP2SCP3_DPLLCTRL_PCIE1_BASE                                        0x4a094800
#define SOC_OCP2SCP3_USB3RX_PHY_PCIE2_BASE                                      0x4a095000
#define SOC_OCP2SCP3_USB3TX_PHY_PCIE2_BASE                                      0x4a095400
#define SOC_OCP2SCP3_USB3RX_PHY_SATA_BASE                                       0x4a096000
#define SOC_OCP2SCP3_USB3TX_PHY_SATA_BASE                                       0x4a096400
#define SOC_OCP2SCP3_DPLLCTRL_SATA_BASE                                         0x4a096800
#define SOC_TA_OCP2SCP3_TARG_BASE                                               0x4a098000
#define SOC_OCP2SCP2_BASE                                                       0x4a0a0000
#define SOC_OCP2SCP2_DPLLCTRL_VIDEO1_BASE                                       0x4a0a4000
#define SOC_OCP2SCP2_DPLLCTRL_VIDEO2_BASE                                       0x4a0a5000
#define SOC_OCP2SCP2_DPLLCTRL_HDMI_BASE                                         0x4a0a6000
#define SOC_TA_OCP2SCP2_TARG_BASE                                               0x4a0a8000
#define SOC_SMARTREFLEX_MPU_BASE                                                0x4a0d9000
#define SOC_TA_SMARTREFLEX_MPU_TARG_BASE                                        0x4a0da000
#define SOC_SMARTREFLEX_CORE_BASE                                               0x4a0dd000
#define SOC_TA_SMARTREFLEX_CORE_TARG_BASE                                       0x4a0de000
#define SOC_EFUSE_CTRL_CUST_BASE                                                0x4a0e0000
#define SOC_TA_EFUSE_CTRL_CUST_TARG_BASE                                        0x4a0e1000
#define SOC_MAILBOX1_BASE                                                       0x4a0f4000
#define SOC_TA_MAILBOX1_TARG_BASE                                               0x4a0f5000
#define SOC_SPINLOCK_BASE                                                       0x4a0f6000
#define SOC_TA_SPINLOCK_TARG_BASE                                               0x4a0f7000
#define SOC_OCP_WP_NOC_BASE                                                     0x4a102000
#define SOC_TA_OCP_WP_NOC_TARG_BASE                                             0x4a103000
#define SOC_IEEE1500_2_OCP_BASE                                                 0x4a108000
#define SOC_TA_IEEE1500_2_OCP_TARG_BASE                                         0x4a109000
#define SOC_DWC_AHSATA_BASE                                                     0x4a140000
#define SOC_SATAMAC_WRAPPER_BASE                                                0x4a141100
#define SOC_TA_SATA_TARG_BASE                                                   0x4a150000
#define SOC_SECURITYCORE_EVE1_BASE                                              0x4a151000
#define SOC_TA_EVE1_FW_CFG_TARG_BASE                                            0x4a152000
#define SOC_SECURITYCORE_EVE2_BASE                                              0x4a153000
#define SOC_TA_EVE2_FW_CFG_TARG_BASE                                            0x4a154000
#define SOC_SECURITYCORE_EVE3_BASE                                              0x4a155000
#define SOC_TA_EVE3_FW_CFG_TARG_BASE                                            0x4a156000
#define SOC_SECURITYCORE_EVE4_BASE                                              0x4a157000
#define SOC_TA_EVE4_FW_CFG_TARG_BASE                                            0x4a158000
#define SOC_SECURITYCORE_PCIE2_BASE                                             0x4a159000
#define SOC_TA_PCIE_SS2_FW_CFG_TARG_BASE                                        0x4a15a000
#define SOC_SECURITYCORE_IPU1_BASE                                              0x4a15b000
#define SOC_TA_IPU1_FW_CFG_TARG_BASE                                            0x4a15c000
#define SOC_SECURITYCORE_VCP1_BASE                                              0x4a15d000
#define SOC_TA_VCP1_FW_CFG_TARG_BASE                                            0x4a15e000
#define SOC_SECURITYCORE_VCP2_BASE                                              0x4a15f000
#define SOC_TA_VCP2_FW_CFG_TARG_BASE                                            0x4a160000
#define SOC_SECURITYCORE_TPCC_BASE                                              0x4a161000
#define SOC_TA_EDMA_TPCC_FW_CFG_TARG_BASE                                       0x4a162000
#define SOC_SECURITYCORE_TPTC_BASE                                              0x4a163000
#define SOC_TA_EDMA_TC0_FW_CFG_TARG_BASE                                        0x4a164000
#define SOC_SECURITYCORE_PCIE1_BASE                                             0x4a165000
#define SOC_TA_PCIE_SS1_FW_CFG_TARG_BASE                                        0x4a166000
#define SOC_SECURITYCORE_MCASP1_BASE                                            0x4a167000
#define SOC_TA_MCASP1_FW_CFG_TARG_BASE                                          0x4a168000
#define SOC_SECURITYCORE_MCASP2_BASE                                            0x4a169000
#define SOC_TA_MCASP2_FW_CFG_TARG_BASE                                          0x4a16a000
#define SOC_SECURITYCORE_MCASP3_BASE                                            0x4a16b000
#define SOC_TA_MCASP3_FW_CFG_TARG_BASE                                          0x4a16c000
#define SOC_SECURITYCORE_TSC_ADC_BASE                                           0x4a16d000
#define SOC_TA_SPARE_TSC_ADC_FW_CFG_TARG_BASE                                   0x4a16e000
#define SOC_SECURITYCORE_DSP1_SDMA_BASE                                         0x4a171000
#define SOC_TA_DSP1_FW_CFG_TARG_BASE                                            0x4a172000
#define SOC_SECURITYCORE_DSP2_SDMA_BASE                                         0x4a173000
#define SOC_TA_DSP2_FW_CFG_TARG_BASE                                            0x4a174000
#define SOC_SECURITYCORE_PRUSS1_BASE                                            0x4a175000
#define SOC_TA_PRUSS1_FW_CFG_TARG_BASE                                          0x4a176000
#define SOC_SECURITYCORE_PRUSS2_BASE                                            0x4a177000
#define SOC_TA_PRUSS2_FW_CFG_TARG_BASE                                          0x4a178000
#define SOC_SECURITYCORE_QSPI_BASE                                              0x4a179000
#define SOC_TA_QSPI_FW_CFG_TARG_BASE                                            0x4a17a000
#define SOC_SPARE_SMARTREFLEX_RTC_BASE                                          0x4a17b000
#define SOC_TA_SPARE_SMARTREFLEX_RTC_TARG_BASE                                  0x4a17c000
#define SOC_SPARE_SMARTREFLEX_WKUP_BASE                                         0x4a17d000
#define SOC_TA_SPARE_SMARTREFLEX_WKUP_TARG_BASE                                 0x4a17e000
#define SOC_SPARE_SMARTREFLEX_SDRAM_BASE                                        0x4a181000
#define SOC_TA_SPARE_SMARTREFLEX_SDRAM_TARG_BASE                                0x4a182000
#define SOC_SMARTREFLEX_DSPEVE_BASE                                             0x4a183000
#define SOC_TA_SMARTREFLEX_DSPEVE_TARG_BASE                                     0x4a184000
#define SOC_SMARTREFLEX_GPU_BASE                                                0x4a185000
#define SOC_TA_SMARTREFLEX_GPU_TARG_BASE                                        0x4a186000
#define SOC_SMARTREFLEX_IVA_BASE                                                0x4a187000
#define SOC_TA_SMARTREFLEX_IVA_TARG_BASE                                        0x4a188000
#define SOC_SECURITYCORE_OCMC_ROM_BASE                                          0x4a200000
#define SOC_TA_OCMC_ROM_FW_CFG_TARG_BASE                                        0x4a201000
#define SOC_MA_MPU_NTTP_FW_CFG_BASE                                             0x4a20a000
#define SOC_TA_MA_MPU_NTTP_FW_CFG_TARG_BASE                                     0x4a20b000
#define SOC_SECURITYCORE_OCP_FW_EMIF_5430_BASE                                  0x4a20c000
#define SOC_TA_EMIF_OCP_FW_CFG_TARG_BASE                                        0x4a20d000
#define SOC_SECURITYCORE_OCMC_RAM2_BASE                                         0x4a20e000
#define SOC_TA_OCMC_RAM2_FW_CFG_TARG_BASE                                       0x4a20f000
#define SOC_SECURITYCORE_GPMC_BASE                                              0x4a210000
#define SOC_TA_GPMC_FW_CFG_TARG_BASE                                            0x4a211000
#define SOC_SECURITYCORE_OCMC_RAM1_BASE                                         0x4a212000
#define SOC_TA_OCMC_RAM1_FW_CFG_TARG_BASE                                       0x4a213000
#define SOC_SECURITYCORE_GPU_BASE                                               0x4a214000
#define SOC_TA_GPU_FW_CFG_TARG_BASE                                             0x4a215000
#define SOC_SECURITYCORE_IPU2_BASE                                              0x4a218000
#define SOC_TA_IPU2_FW_CFG_TARG_BASE                                            0x4a219000
#define SOC_SECURITYCORE_GRPX2D_BASE                                            0x4a21a000
#define SOC_TA_BB2D_FW_CFG_TARG_BASE                                            0x4a21b000
#define SOC_SECURITYCORE_DSS_BASE                                               0x4a21c000
#define SOC_TA_DSS_FW_CFG_TARG_BASE                                             0x4a21d000
#define SOC_SECURITYCORE_IVA1_SL2IF_BASE                                        0x4a21e000
#define SOC_TA_IVA_SL2IF_FW_CFG_TARG_BASE                                       0x4a21f000
#define SOC_SECURITYCORE_IVA1_CONFIG_BASE                                       0x4a220000
#define SOC_TA_IVA_CONFIG_FW_CFG_TARG_BASE                                      0x4a221000
#define SOC_SECURITYCORE_DEBUGSS_CT_TBR_BASE                                    0x4a224000
#define SOC_TA_DEBUGSS_CT_TBR_FW_CFG_TARG_BASE                                  0x4a225000
#define SOC_SECURITYCORE_L3_INSTR_BASE                                          0x4a226000
#define SOC_TA_L3_INSTR_FW_CFG_TARG_BASE                                        0x4a227000
#define SOC_SECURITYCORE_OCMC_RAM3_BASE                                         0x4a22a000
#define SOC_TA_OCMC_RAM3_FW_CFG_TARG_BASE                                       0x4a22b000
#define SOC_SECURITYCORE_AES1_BASE                                              0x4a22c000
#define SOC_TA_AES1_FW_CFG_TARG_BASE                                            0x4a22d000
#define SOC_SECURITYCORE_AES2_BASE                                              0x4a22e000
#define SOC_TA_AES2_FW_CFG_TARG_BASE                                            0x4a22f000
#define SOC_SECURITYCORE_SHA2MD5_P1_BASE                                        0x4a230000
#define SOC_TA_SHA2MD5_1_FW_CFG_TARG_BASE                                       0x4a231000
#define SOC_SECURITYCORE_SHA2MD5_P2_BASE                                        0x4a232000
#define SOC_TA_SHA2MD5_2_FW_CFG_TARG_BASE                                       0x4a233000
#define SOC_SECURITYCORE_IVA2_SL2IF_BASE                                        0x4a234000
#define SOC_TA_SPARE_IVA2_SL2IF_FW_CFG_TARG_BASE                                0x4a235000
#define SOC_SECURITYCORE_IVA2_CONFIG_BASE                                       0x4a236000
#define SOC_TA_SPARE_IVA2_CONFIG_FW_CFG_TARG_BASE                               0x4a237000
#define SOC_L4_WKUP_AP_BASE                                                     0x4ae00000
#define SOC_L4_WKUP_LA_BASE                                                     0x4ae00800
#define SOC_L4_WKUP_IA_IP0_BASE                                                 0x4ae01000
#define SOC_COUNTER_32K_BASE                                                    0x4ae04000
#define SOC_L4_WKUP_TA_COUNTER_32K_TARG_BASE                                    0x4ae05000
#define SOC_OCP_SOCKET_PRM_BASE                                                 0x4ae06000
#define SOC_CKGEN_PRM_BASE                                                      0x4ae06100
#define SOC_MPU_PRM_BASE                                                        0x4ae06300
#define SOC_DSP1_PRM_BASE                                                       0x4ae06400
#define SOC_IPU_PRM_BASE                                                        0x4ae06500
#define SOC_COREAON_PRM_BASE                                                    0x4ae06628
#define SOC_CORE_PRM_BASE                                                       0x4ae06700
#define SOC_IVA_PRM_BASE                                                        0x4ae06f00
#define SOC_CAM_PRM_BASE                                                        0x4ae07000
#define SOC_DSS_PRM_BASE                                                        0x4ae07100
#define SOC_GPU_PRM_BASE                                                        0x4ae07200
#define SOC_L3INIT_PRM_BASE                                                     0x4ae07300
#define SOC_L4PER_PRM_BASE                                                      0x4ae07400
#define SOC_CUSTEFUSE_PRM_BASE                                                  0x4ae07600
#define SOC_WKUPAON_PRM_BASE                                                    0x4ae07724
#define SOC_WKUPAON_CM_BASE                                                     0x4ae07800
#define SOC_EMU_PRM_BASE                                                        0x4ae07900
#define SOC_EMU_CM_BASE                                                         0x4ae07a00
#define SOC_DSP2_PRM_BASE                                                       0x4ae07b00
#define SOC_EVE1_PRM_BASE                                                       0x4ae07b40
#define SOC_EVE2_PRM_BASE                                                       0x4ae07b80
#define SOC_EVE3_PRM_BASE                                                       0x4ae07bc0
#define SOC_EVE4_PRM_BASE                                                       0x4ae07c00
#define SOC_RTC_PRM_BASE                                                        0x4ae07c60
#define SOC_VPE_PRM_BASE                                                        0x4ae07c80
#define SOC_DEVICE_PRM_BASE                                                     0x4ae07d00
#define SOC_INSTR_PRM_BASE                                                      0x4ae07f00
#define SOC_L4_WKUP_TA_PRM_TARG_BASE                                            0x4ae08000
#define SOC_CTRL_MODULE_WKUP_BASE                                               0x4ae0c000
#define SOC_CTRL_MODULE_WKUP_CORE_REGISTERS_BASE                                0x4ae0c100
#define SOC_CTRL_MODULE_WKUP_CORE_PAD_REGISTERS_BASE                            0x4ae0c5a8
#define SOC_L4_WKUP_TA_CTRL_MODULE_WKUP_TARG_BASE                               0x4ae0d000
#define SOC_GPIO1_BASE                                                          0x4ae10000
#define SOC_L4_WKUP_TA_GPIO1_TARG_BASE                                          0x4ae11000
#define SOC_WD_TIMER2_BASE                                                      0x4ae14000
#define SOC_L4_WKUP_TA_WD_TIMER2_TARG_BASE                                      0x4ae15000
#define SOC_TIMER1_BASE                                                         0x4ae18000
#define SOC_L4_WKUP_TA_TIMER1_TARG_BASE                                         0x4ae19000
#define SOC_KBD_BASE                                                            0x4ae1c000
#define SOC_L4_WKUP_TA_KBD_TARG_BASE                                            0x4ae1d000
#define SOC_TIMER12_BASE                                                        0x4ae20000
#define SOC_L4_WKUP_TA_TIMER12_TARG_BASE                                        0x4ae21000
#define SOC_WD_TIMER1_BASE                                                      0x4ae22000
#define SOC_L4_WKUP_TA_WD_TIMER1_TARG_BASE                                      0x4ae23000
#define SOC_SAR_RAM_SPACE1_BASE                                                 0x4ae26000
#define SOC_SAR_RAM_SPACE2_BASE                                                 0x4ae27000
#define SOC_SAR_RAM_SPACE3_BASE                                                 0x4ae28000
#define SOC_SAR_RAM_SPACE4_BASE                                                 0x4ae29000
#define SOC_L4_WKUP_TA_SAR_RAM_TARG_BASE                                        0x4ae2a000
#define SOC_UART10_BASE                                                         0x4ae2b000
#define SOC_L4_WKUP_TA_UART10_TARG_BASE                                         0x4ae2c000
#define SOC_SPARE_SAFETY1_BASE                                                  0x4ae2f000
#define SOC_L4_WKUP_TA_SPARE_SAFETY1_TARG_BASE                                  0x4ae30000
#define SOC_SPARE_SAFETY2_BASE                                                  0x4ae31000
#define SOC_L4_WKUP_TA_SPARE_SAFETY2_TARG_BASE                                  0x4ae32000
#define SOC_SPARE_SAFETY3_BASE                                                  0x4ae33000
#define SOC_L4_WKUP_TA_SPARE_SAFETY3_TARG_BASE                                  0x4ae34000
#define SOC_SPARE_SAFETY4_BASE                                                  0x4ae35000
#define SOC_L4_WKUP_TA_SPARE_SAFETY4_TARG_BASE                                  0x4ae36000
#define SOC_SPARE_UNKNOWN2_BASE                                                 0x4ae37000
#define SOC_L4_WKUP_TA_SPARE_UNKNOWN2_TARG_BASE                                 0x4ae38000
#define SOC_SPARE_UNKNOWN3_BASE                                                 0x4ae39000
#define SOC_L4_WKUP_TA_SPARE_UNKNOWN3_TARG_BASE                                 0x4ae3a000
#define SOC_DCAN1_BASE                                                          0x4ae3c000
#define SOC_L4_WKUP_TA_DCAN1_TARG_BASE                                          0x4ae3e000
#define SOC_SHA2MD5_1_ADDRSP0_BASE                                              0x4b000000
#define SOC_SHA2MD5_1_ADDRSP1_BASE                                              0x4b100000
#define SOC_PRUSS1_U_INTC_BASE                                                  0x4b220000
#define SOC_PRUSS1_U_PRU0_CTRL_BASE                                             0x4b222000
#define SOC_PRUSS1_U_PRU0_DEBUG_BASE                                            0x4b222400
#define SOC_PRUSS1_U_PRU1_CTRL_BASE                                             0x4b224000
#define SOC_PRUSS1_U_PRU1_DEBUG_BASE                                            0x4b224400
#define SOC_PRUSS1_U_CFG_BASE                                                   0x4b226000
#define SOC_PRUSS1_U_UART_BASE                                                  0x4b228000
#define SOC_PRUSS1_U_IEP_BASE                                                   0x4b22e000
#define SOC_PRUSS1_U_ECAP_BASE                                                  0x4b230000
#define SOC_PRUSS1_U_MII_RT_CFG_BASE                                            0x4b232000
#define SOC_PRUSS1_U_MII_MDIO_BASE                                              0x4b232400
#define SOC_PRUSS2_U_INTC_BASE                                                  0x4b2a0000
#define SOC_PRUSS2_U_PRU0_CTRL_BASE                                             0x4b2a2000
#define SOC_PRUSS2_U_PRU0_DEBUG_BASE                                            0x4b2a2400
#define SOC_PRUSS2_U_PRU1_CTRL_BASE                                             0x4b2a4000
#define SOC_PRUSS2_U_PRU1_DEBUG_BASE                                            0x4b2a4400
#define SOC_PRUSS2_U_CFG_BASE                                                   0x4b2a6000
#define SOC_PRUSS2_U_UART_BASE                                                  0x4b2a8000
#define SOC_PRUSS2_U_IEP_BASE                                                   0x4b2ae000
#define SOC_PRUSS2_U_ECAP_BASE                                                  0x4b2b0000
#define SOC_PRUSS2_U_MII_RT_CFG_BASE                                            0x4b2b2000
#define SOC_PRUSS2_U_MII_MDIO_BASE                                              0x4b2b2400
#define SOC_QSPI_ADDRSP0_BASE                                                   0x4b300000
#define SOC_AES1_ADDRSP0_BASE                                                   0x4b400000
#define SOC_AES1_ADDRSP1_BASE                                                   0x4b500000
#define SOC_AES2_ADDRSP0_BASE                                                   0x4b600000
#define SOC_AES2_ADDRSP1_BASE                                                   0x4b700000
#define SOC_EMIF1_CONF_REGS_BASE                                                0x4c000000
#define SOC_EMIF2_CONF_REGS_BASE                                                0x4d000000
#define SOC_DMM_CONF_REGS_BASE                                                  0x4e000000
#define SOC_GPMC_CONF_REGS_BASE                                                 0x50000000
#define SOC_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS_BASE                              0x51000000
#define SOC_PCIE_SS1_CONF_REGS_I_PL_CONF_BASE                                   0x51000700
#define SOC_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS2_BASE                             0x51001000
#define SOC_PCIE_SS1_CONF_REGS_I_TI_CONF_BASE                                   0x51002000
#define SOC_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS_BASE                              0x51800000
#define SOC_PCIE_SS2_CONF_REGS_I_PL_CONF_BASE                                   0x51800700
#define SOC_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS2_BASE                             0x51801000
#define SOC_PCIE_SS2_CONF_REGS_I_TI_CONF_BASE                                   0x51802000
#define SOC_I_CSCTI_MPU_C0_BASE                                                 0x54148000
#define SOC_I_CSCTI_MPU_C1_BASE                                                 0x54149000
#define SOC_I_CSTF_BASE                                                         0x54158000
#define SOC_I_DAP_PC_BASE                                                       0x54159000
#define SOC_I_CSSTM_BASE                                                        0x5415ac04
#define SOC_I_SGU_BASE                                                          0x5415b000
#define SOC_I_CSCTI_BASE                                                        0x5415c000
#define SOC_I_DRM_BASE                                                          0x54160000
#define SOC_I_MIPI_STM_BASE                                                     0x54161000
#define SOC_I_CSTPIU_BASE                                                       0x54163000
#define SOC_I_CSTF1_BASE                                                        0x54164000
#define SOC_I_DEBUGSS_OMAP5430_CFGBUS_CT_TBR_BASE                               0x54167004
#define SOC_CT_UART_BASE                                                        0x54168000
#define SOC_CSCTI_BASE                                                          0x54169000
#define SOC_OCP2SCP_BASE                                                        0x54171000
#define SOC_I_DEBUGSS_OMAP5430_CFGBUS_PLLCTRL_BASE                              0x54171800
#define SOC_CT_TBR_BASE                                                         0x54800000
#define SOC_IPU2_TARGET_BASE                                                    0x55000000
#define SOC_IPU2_TARGET_UNICACHE_MMU_BASE                                       0x55080800
#define SOC_IPU2_TARGET_L2_MMU_BASE                                             0x55082000
#define SOC_KLIO_BASE                                                           0x56000000
#define SOC_HYDRA2_BASE                                                         0x56004000
#define SOC_KLIO_0_BASE                                                         0x56008000
#define SOC_KLIO_1_BASE                                                         0x5600c000
#define SOC_KLIO_HL_BASE                                                        0x5600fe00
#define SOC_DSS_FAMILY_BASE                                                     0x58000000
#define SOC_DISPC_BASE                                                          0x58001000
#define SOC_RFBI_BASE                                                           0x58002000
#define SOC_DSI_PROTOCOL_ENGINE1_BASE                                           0x58004000
#define SOC_DSI_PHY1_BASE                                                       0x58004200
#define SOC_PLLCTRL1_BASE                                                       0x58004300
#define SOC_DSI_PROTOCOL_ENGINE2_BASE                                           0x58005000
#define SOC_DSI_PHY2_BASE                                                       0x58005200
#define SOC_PLLCTRL2_BASE                                                       0x58005300
#define SOC_DESHDCP_BASE                                                        0x58007000
#define SOC_DSI_PROTOCOL_ENGINE3_BASE                                           0x58009000
#define SOC_DSI_PHY3_BASE                                                       0x58009200
#define SOC_PLLCTRL3_BASE                                                       0x58009300
#define SOC_HDMI_WP_BASE                                                        0x58040000
#define SOC_HDMI_PLLCTRL_BASE                                                   0x58040200
#define SOC_HDMI_PHY_BASE                                                       0x58040300
#define SOC_DWC_HDMI_TX_BASE                                                    0x58060000
#define SOC_IPU1_TARGET_BASE                                                    0x58800000
#define SOC_IPU1_TARGET_UNICACHE_MMU_BASE                                       0x58880800
#define SOC_IPU1_TARGET_L2_MMU_BASE                                             0x58882000
#define SOC_BB2DIP_GC320_BASE                                                   0x59000000
#define SOC_IVA_CONFIG_BASE                                                     0x5a000000
#define SOC_ICONT1_DMEM_BASE                                                    0x5a000000
#define SOC_ICONT1_IMEM_BASE                                                    0x5a008000
#define SOC_ICONT2_DMEM_BASE                                                    0x5a010000
#define SOC_ICONT2_IMEM_BASE                                                    0x5a018000
#define SOC_ECD3_MEM_BASE                                                       0x5a020000
#define SOC_CALC3_MEM_BASE                                                      0x5a028000
#define SOC_MC3_MEM_BASE                                                        0x5a030000
#define SOC_IPE3_MEM_BASE                                                       0x5a038000
#define SOC_ICECRUSHER1_CFG_IC968_BASE                                          0x5a040000
#define SOC_CONF_BASE                                                           0x5a041000
#define SOC_VDMA_CFG_BASE                                                       0x5a050000
#define SOC_ILF3_CFG_BASE                                                       0x5a052000
#define SOC_IME3_CFG_BASE                                                       0x5a054000
#define SOC_CALC3_CFG_MMR_BASE                                                  0x5a058000
#define SOC_CALC3_CFG_BFSW_BASE                                                 0x5a058200
#define SOC_CALC3_CFG_LSE_BASE                                                  0x5a058300
#define SOC_CALC3_CFG_IPGW_BASE                                                 0x5a058408
#define SOC_IPE3_CFG_MMR_BASE                                                   0x5a058800
#define SOC_IPE3_CFG_BFSW_BASE                                                  0x5a058a00
#define SOC_IPE3_CFG_LSE_BASE                                                   0x5a058b00
#define SOC_IPE3_CFG_IPGW_BASE                                                  0x5a058c08
#define SOC_MC3_CFG_MMR_BASE                                                    0x5a059000
#define SOC_MC3_CFG_BFSW_BASE                                                   0x5a059200
#define SOC_MC3_CFG_LSE_BASE                                                    0x5a059300
#define SOC_MC3_CFG_IPGW_BASE                                                   0x5a059408
#define SOC_ECD3_CFG_MMR_BASE                                                   0x5a059800
#define SOC_ECD3_CFG_BFSW_BASE                                                  0x5a059a00
#define SOC_ECD3_CFG_LSE_BASE                                                   0x5a059b00
#define SOC_ECD3_CFG_IPGW_BASE                                                  0x5a059c08
#define SOC_SYSCTRL_BASE                                                        0x5a05a400
#define SOC_MAILBOX_BASE                                                        0x5a05a800
#define SOC_ICONT1_SB_SYNCBOX_BASE                                              0x5a060000
#define SOC_ICONT1_MMR_CFG_BASE                                                 0x5a070000
#define SOC_ICONT1_MMR_IRQ_BASE                                                 0x5a070420
#define SOC_ICONT1_MMR_DM_BASE                                                  0x5a070820
#define SOC_ICONT1_MMR_SBH_BASE                                                 0x5a070c00
#define SOC_ICONT2_MMR_CFG_BASE                                                 0x5a071000
#define SOC_ICONT2_MMR_IRQ_BASE                                                 0x5a071420
#define SOC_ICONT2_MMR_DM_BASE                                                  0x5a071820
#define SOC_ICONT2_MMR_SBH_BASE                                                 0x5a071c00
#define SOC_SPARE_IVA2_CONFIG_BASE                                              0x5a400000
#define SOC_IVA_SL2IF_BASE                                                      0x5b000000
#define SOC_SL2_MEM_BASE                                                        0x5b000000
#define SOC_SPARE_IVA2_SL2IF_BASE                                               0x5b400000
#define SOC_QSPI_ADDRSP1_BASE                                                   0x5c000000
#define SOC_TILER_BASE                                                          0x60000000
#define SOC_EMIF2_SDRAM_CS0_BASE                                                0x80000000
#define SOC_EMIF1_SDRAM_CS0_BASE                                                0x80000000
#define SOC_EMIF1_SDRAM_CS1_BASE                                                0xc0000000
#define SOC_EMIF2_SDRAM_CS1_BASE                                                0xc0000000

#ifdef __cplusplus
}
#endif
#endif /* _SOC_H_ */
