
6. Printing statistics.

=== addsub_32 ===

   Number of wires:                 36
   Number of wire bits:            160
   Number of public wires:           8
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     LUT2                           32
     LUT4                            2
     LUT6                           16
     MUXF7                           8
     MUXF8                           4
     cla_32                          1

=== alu32_2x2 ===

   Number of wires:                107
   Number of wire bits:            599
   Number of public wires:          30
   Number of public wire bits:     393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                349
     $_DLATCH_P_                   139
     LUT2                           36
     LUT3                           33
     LUT4                           38
     LUT5                           34
     LUT6                           53
     MUXF7                           8
     MUXF8                           4
     addsub_32                       1
     bitwise_32                      1
     bshift_32                       1
     mul_32                          1

=== bitwise_32 ===

   Number of wires:                 33
   Number of wire bits:            128
   Number of public wires:           5
   Number of public wire bits:     100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     LUT4                            1
     LUT5                           32
     LUT6                           16
     MUXF7                           8
     MUXF8                           4

=== bshift_32 ===

   Number of wires:                 78
   Number of wire bits:            330
   Number of public wires:          16
   Number of public wire bits:     268
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                104
     LUT2                           32
     LUT3                            2
     LUT6                           36
     MUXF7                          18
     MUXF8                           9
     drev_32                         2
     fmask_32                        1
     ovf_32                          1
     right_rot_32                    1
     tblock_32                       1
     zmask_32                        1

=== cla_16 ===

   Number of wires:                 13
   Number of wire bits:             66
   Number of public wires:           9
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     LUT3                            1
     LUT4                            1
     LUT5                            1
     LUT6                            4
     MUXF7                           2
     cla_4                           4

=== cla_32 ===

   Number of wires:                  8
   Number of wire bits:            103
   Number of public wires:           8
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     LUT3                            1
     LUT5                            1
     cla_16                          2

=== cla_4 ===

   Number of wires:                 13
   Number of wire bits:             30
   Number of public wires:           9
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     LUT3                            1
     LUT4                            1
     LUT5                            1
     LUT6                            4
     MUXF7                           2
     fa_pg                           4

=== cond_calc ===

   Number of wires:                 12
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     LUT6                            4
     MUXF7                           2
     MUXF8                           1

=== drev_32 ===

   Number of wires:                  3
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     LUT3                           32

=== emb_ram ===

   Number of wires:              13519
   Number of wire bits:          45418
   Number of public wires:        1032
   Number of public wire bits:   32900
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              45319
     FDRE                        32801
     LUT2                         1129
     LUT3                           56
     LUT4                            4
     LUT6                        11118
     MUXF7                         171
     MUXF8                          40

=== execute ===

   Number of wires:                 32
   Number of wire bits:            324
   Number of public wires:          31
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     FDCE                           65
     LUT2                            1
     LUT3                           68
     LUT6                            1
     alu32_2x2                       1
     cond_calc                       1

=== execute_stage_passthrough ===

   Number of wires:                 16
   Number of wire bits:            174
   Number of public wires:          16
   Number of public wire bits:     174
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     FDCE                           86

=== fa ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     LUT3                            2

=== fa_pg ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     LUT2                            2
     LUT3                            1

=== fmask_32 ===

   Number of wires:                  2
   Number of wire bits:             37
   Number of public wires:           2
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     LUT1                            1
     LUT2                            2
     LUT3                            4
     LUT4                            8
     LUT5                           16

=== gpio ===

   Number of wires:                 74
   Number of wire bits:            477
   Number of public wires:          14
   Number of public wire bits:     324
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                249
     FDCE                           96
     LUT3                           32
     LUT5                           64
     LUT6                           33
     MUXF7                          16
     MUXF8                           8

=== gpio_mux ===

   Number of wires:                146
   Number of wire bits:            893
   Number of public wires:          87
   Number of public wire bits:     740
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                281
     FDCE                           64
     FDRE                           32
     LUT3                           32
     LUT5                           64
     LUT6                           65
     MUXF7                          16
     MUXF8                           8

=== ha ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     LUT2                            2

=== insn_decoder ===

   Number of wires:                 25
   Number of wire bits:            281
   Number of public wires:          25
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== memory_op ===

   Number of wires:               1787
   Number of wire bits:           2483
   Number of public wires:          27
   Number of public wire bits:     537
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2280
     FDCE                          268
     FDPE                            2
     LUT2                            4
     LUT3                            2
     LUT4                           64
     LUT5                          109
     LUT6                         1191
     MUXF7                         480
     MUXF8                         160

=== memory_op_stage_passthrough ===

   Number of wires:                 10
   Number of wire bits:             32
   Number of public wires:          10
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     FDCE                           15

=== mul_32 ===

   Number of wires:                 69
   Number of wire bits:            256
   Number of public wires:           7
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     LUT4                            1
     LUT6                           36
     MUXF7                          18
     MUXF8                           9
     mult_32                         1

=== mult_32 ===

   Number of wires:               3011
   Number of wire bits:           3136
   Number of public wires:        3011
   Number of public wire bits:    3136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2016
     LUT2                         1024
     fa                            960
     ha                             32

=== ovf_32 ===

   Number of wires:                 29
   Number of wire bits:            121
   Number of public wires:           5
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     LUT3                           11
     LUT5                            9
     LUT6                            5

=== pipeline_interface ===

   Number of wires:                 47
   Number of wire bits:            509
   Number of public wires:          33
   Number of public wire bits:     341
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                337
     FDCE                          168
     FDPE                            1
     LUT2                          168

=== reg32_2x2_pc ===

   Number of wires:               2715
   Number of wire bits:           4996
   Number of public wires:          51
   Number of public wire bits:    1340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4744
     FDCE                          160
     FDRE                          864
     LUT2                           60
     LUT3                           40
     LUT4                           11
     LUT5                          919
     LUT6                         2172
     MUXF7                         500
     MUXF8                          18

=== reg_hazard_checker ===

   Number of wires:                 65
   Number of wire bits:            105
   Number of public wires:          21
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     LUT4                            5
     LUT5                            8
     LUT6                           32
     MUXF7                           2

=== register_wb ===

   Number of wires:                150
   Number of wire bits:            365
   Number of public wires:          13
   Number of public wire bits:     157
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                284
     FDCE                           76
     LUT3                           69
     LUT5                            3
     LUT6                           94
     MUXF7                          42

=== right_rot_32 ===

   Number of wires:                 67
   Number of wire bits:            133
   Number of public wires:           3
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 96
     LUT3                           32
     LUT6                           64

=== status_register_adaptor ===

   Number of wires:                  7
   Number of wire bits:             38
   Number of public wires:           7
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== tblock_32 ===

   Number of wires:                  6
   Number of wire bits:             99
   Number of public wires:           6
   Number of public wire bits:      99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     LUT3                            1
     LUT4                           31

=== test_periph_assembly ===

   Number of wires:                 45
   Number of wire bits:           1412
   Number of public wires:          45
   Number of public wire bits:    1412
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     gpio                            4
     gpio_mux                        4

=== test_pipeline_assembly ===

   Number of wires:                143
   Number of wire bits:           2126
   Number of public wires:         143
   Number of public wire bits:    2126
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     LUT3                            1
     execute                         1
     execute_stage_passthrough       1
     insn_decoder                    1
     memory_op                       1
     memory_op_stage_passthrough      1
     pipeline_interface              1
     reg32_2x2_pc                    1
     reg_hazard_checker              1
     register_wb                     1
     status_register_adaptor         1

=== test_processor_assembly ===

   Number of wires:                 32
   Number of wire bits:            841
   Number of public wires:          32
   Number of public wire bits:     841
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     emb_ram                         1
     test_periph_assembly            1
     test_pipeline_assembly          1

=== zmask_32 ===

   Number of wires:                  3
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     LUT2                            1
     LUT3                           31

=== design hierarchy ===

   test_processor_assembly           1
     emb_ram                         1
     test_periph_assembly            1
       gpio                          4
       gpio_mux                      4
     test_pipeline_assembly          1
       execute                       1
         alu32_2x2                   1
           addsub_32                 1
             cla_32                  1
               cla_16                2
                 cla_4               4
                   fa_pg             4
           bitwise_32                1
           bshift_32                 1
             drev_32                 2
             fmask_32                1
             ovf_32                  1
             right_rot_32            1
             tblock_32               1
             zmask_32                1
           mul_32                    1
             mult_32                 1
               fa                  960
               ha                   32
         cond_calc                   1
       execute_stage_passthrough      1
       insn_decoder                  1
       memory_op                     1
       memory_op_stage_passthrough      1
       pipeline_interface            1
       reg32_2x2_pc                  1
       reg_hazard_checker            1
       register_wb                   1
       status_register_adaptor       1

   Number of wires:              28190
   Number of wire bits:          75388
   Number of public wires:       10216
   Number of public wire bits:   55103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              59480
     $_DLATCH_P_                   139
     FDCE                         1478
     FDPE                            3
     FDRE                        33793
     LUT1                            1
     LUT2                         2617
     LUT3                         2633
     LUT4                          175
     LUT5                         1653
     LUT6                        15270
     MUXF7                        1405
     MUXF8                         313

