<p>This page contains information regarding FPGA emulation.</p><h1 id="HW-SYMFPGAEmulation-Introduction">Introduction</h1><p>We are investigating using FPGA emulation in the verification/validation of Arteris IP. This page contains information about the investigation.</p><h2 id="HW-SYMFPGAEmulation-ActionItems">Action Items</h2><p>This link is used to track the action items associated with investigating FPGA emulation.</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169294/HW-SYM+FPGA+Action+Items" data-linked-resource-id="16169294" data-linked-resource-version="3" data-linked-resource-type="page">HW-SYM FPGA Action Items</a></p><h1 id="HW-SYMFPGAEmulation-SupportingDocsandPresentations">Supporting Docs and Presentations</h1><p>Arteris FPGA Emulation Presentation</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169670/HW-SYM+Arteris+FPGA+Emulation+Presentation+3+22+2017" data-linked-resource-id="16169670" data-linked-resource-version="3" data-linked-resource-type="page">HW-SYM Arteris FPGA Emulation Presentation 3/22/2017</a></p><p><br/></p><p>To see notes from various meetings regarding FPGA emulation:</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169629/HW-SYM+FPGA+Meeting+Notes" data-linked-resource-id="16169629" data-linked-resource-version="4" data-linked-resource-type="page">HW-SYM FPGA Meeting Notes</a></p>