Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc7a100tl-2L-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/Digital-Systems/Ahmes/ipcore_dir/memoria.vhd" into library work
Parsing entity <memoria>.
Parsing architecture <memoria_a> of entity <memoria>.
Parsing VHDL file "/home/ise/Digital-Systems/Ahmes/datapath.vhd" into library work
Parsing entity <datapath>.
Parsing architecture <Behavioral> of entity <datapath>.
Parsing VHDL file "/home/ise/Digital-Systems/Ahmes/Controle.vhd" into library work
Parsing entity <Controle>.
Parsing architecture <Behavioral> of entity <controle>.
Parsing VHDL file "/home/ise/Digital-Systems/Ahmes/main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <datapath> (architecture <Behavioral>) from library <work>.

Elaborating entity <memoria> (architecture <memoria_a>) from library <work>.

Elaborating entity <Controle> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Digital-Systems/Ahmes/Controle.vhd" Line 245. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "/home/ise/Digital-Systems/Ahmes/main.vhd".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "/home/ise/Digital-Systems/Ahmes/datapath.vhd".
    Found 1-bit register for signal <regN>.
    Found 1-bit register for signal <regZ>.
    Found 1-bit register for signal <regV>.
    Found 1-bit register for signal <regC>.
    Found 1-bit register for signal <regB>.
    Found 8-bit register for signal <regAC>.
    Found 8-bit register for signal <regRDM>.
    Found 8-bit register for signal <regREM>.
    Found 8-bit register for signal <regRI>.
    Found 8-bit register for signal <regPC>.
    Found 8-bit adder for signal <regPC[7]_GND_7_o_add_0_OUT> created at line 97.
    Found 9-bit adder for signal <GND_7_o_GND_7_o_add_43_OUT> created at line 270.
    Found 8-bit adder for signal <YULA[7]_GND_7_o_add_48_OUT> created at line 288.
    Found 9-bit adder for signal <GND_7_o_PWR_7_o_add_49_OUT> created at line 288.
    Found 9-bit 10-to-1 multiplexer for signal <opULA> created at line 265.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <datapath> synthesized.

Synthesizing Unit <Controle>.
    Related source file is "/home/ise/Digital-Systems/Ahmes/Controle.vhd".
WARNING:Xst:647 - Input <regriDECOD<8:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <estado>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 29                                             |
    | Inputs             | 15                                             |
    | Outputs            | 7                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | t0                                             |
    | Power Up State     | t0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  61 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Controle> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 5
 8-bit register                                        : 5
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 52
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 13
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Reading core <ipcore_dir/memoria.ngc>.
Loading core <memoria> for timing and area information for instance <mem>.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.

Synthesizing (advanced) Unit <datapath>.
The following registers are absorbed into counter <regPC>: 1 register on signal <regPC>.
Unit <datapath> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 37
 Flip-Flops                                            : 37
# Multiplexers                                         : 81
 1-bit 2-to-1 multiplexer                              : 52
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 13
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PC/FSM_0> on signal <estado[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 t0    | 0000
 t1    | 0001
 t2    | 0010
 t3    | 0011
 t4    | 0100
 t5    | 0101
 t6    | 0110
 t7    | 0111
 t8    | 1000
 t9    | 1001
 skip0 | 1010
 skip1 | 1011
 skip2 | 1100
 halt  | 1101
-------------------

Optimizing unit <main> ...

Optimizing unit <datapath> ...

Optimizing unit <Controle> ...
INFO:Xst:2261 - The FF/Latch <PO/regN> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <PO/regAC_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.
FlipFlop PC/estado_FSM_FFd2 has been replicated 1 time(s)
FlipFlop PC/estado_FSM_FFd3 has been replicated 1 time(s)
FlipFlop PC/estado_FSM_FFd4 has been replicated 1 time(s)
FlipFlop PO/regRI_4 has been replicated 1 time(s)
FlipFlop PO/regRI_5 has been replicated 1 time(s)
FlipFlop PO/regRI_6 has been replicated 2 time(s)
FlipFlop PO/regRI_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 204
#      GND                         : 2
#      LUT2                        : 7
#      LUT3                        : 16
#      LUT4                        : 12
#      LUT5                        : 53
#      LUT6                        : 80
#      MUXCY                       : 15
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 56
#      FDC                         : 7
#      FDCE                        : 49
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tlcsg324-2l 


Slice Logic Utilization: 
 Number of Slice Registers:              56  out of  126800     0%  
 Number of Slice LUTs:                  168  out of  63400     0%  
    Number used as Logic:               168  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    183
   Number with an unused Flip Flop:     127  out of    183    69%  
   Number with an unused LUT:            15  out of    183     8%  
   Number of fully used LUT-FF pairs:    41  out of    183    22%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    210     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 57    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.870ns (Maximum Frequency: 170.346MHz)
   Minimum input arrival time before clock: 5.584ns
   Maximum output required time after clock: 3.214ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.870ns (frequency: 170.346MHz)
  Total number of paths / destination ports: 86308 / 133
-------------------------------------------------------------------------
Delay:               5.870ns (Levels of Logic = 10)
  Source:            PO/regZ (FF)
  Destination:       PO/regZ (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: PO/regZ to PO/regZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.398   0.785  PO/regZ (PO/regZ)
     LUT5:I0->O            1   0.105   0.357  PC/regriDECOD[9]_regriDECOD[18]_OR_71_o5_SW0 (N34)
     LUT6:I5->O            2   0.105   0.604  PC/regriDECOD[9]_regriDECOD[18]_OR_71_o15_SW1 (N65)
     LUT6:I3->O            4   0.105   0.374  PC/regriDECOD[9]_regriDECOD[18]_OR_71_o15_1 (PC/regriDECOD[9]_regriDECOD[18]_OR_71_o15)
     LUT6:I5->O            3   0.105   0.369  PC/Mmux_selULA2_1 (PC/Mmux_selULA2)
     LUT6:I5->O            1   0.105   0.599  PO/Mmux_opULA7_rs_lut<2>_SW0 (N42)
     LUT4:I1->O            1   0.105   0.000  PO/Mmux_opULA7_rs_lut<2> (PO/Mmux_opULA7_rs_lut<2>)
     MUXCY:S->O            1   0.392   0.000  PO/Mmux_opULA7_rs_cy<2> (PO/Mmux_opULA7_rs_cy<2>)
     XORCY:CI->O           2   0.417   0.362  PO/Mmux_opULA7_rs_xor<3> (PO/Mmux_opULA7_split<3>)
     LUT5:I4->O            1   0.105   0.357  PO/flagZ<7>4 (PO/flagZ<7>3)
     LUT6:I5->O            1   0.105   0.000  PO/flagZ<7>5 (PO/flagZ)
     FDCE:D                    0.015          PO/regZ
    ----------------------------------------
    Total                      5.870ns (2.062ns logic, 3.808ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 8384 / 131
-------------------------------------------------------------------------
Offset:              5.584ns (Levels of Logic = 11)
  Source:            RESET (PAD)
  Destination:       PO/regZ (FF)
  Destination Clock: CLK rising

  Data Path: RESET to PO/regZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            63   0.001   0.916  RESET_IBUF (RESET_IBUF)
     LUT5:I0->O           18   0.105   0.452  PO/Mmux_regriDECOD1101 (PO/Mmux_regriDECOD110)
     LUT5:I4->O            4   0.105   0.468  PO/Mmux_regriDECOD12 (regriDECOD<0>)
     LUT6:I4->O            2   0.105   0.456  PC/Mmux_selULA12_1 (PC/Mmux_selULA12)
     LUT3:I1->O            2   0.105   0.456  PC/Mmux_selULA13_1 (PC/Mmux_selULA131)
     LUT5:I3->O            1   0.105   0.451  PO/Mmux_opULA7_rs_lut<2>_SW1 (N43)
     LUT4:I2->O            1   0.105   0.000  PO/Mmux_opULA7_rs_lut<2> (PO/Mmux_opULA7_rs_lut<2>)
     MUXCY:S->O            1   0.392   0.000  PO/Mmux_opULA7_rs_cy<2> (PO/Mmux_opULA7_rs_cy<2>)
     XORCY:CI->O           2   0.417   0.362  PO/Mmux_opULA7_rs_xor<3> (PO/Mmux_opULA7_split<3>)
     LUT5:I4->O            1   0.105   0.357  PO/flagZ<7>4 (PO/flagZ<7>3)
     LUT6:I5->O            1   0.105   0.000  PO/flagZ<7>5 (PO/flagZ)
     FDCE:D                    0.015          PO/regZ
    ----------------------------------------
    Total                      5.584ns (1.665ns logic, 3.919ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.214ns (Levels of Logic = 2)
  Source:            PO/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       mainOUT<7> (PAD)
  Source Clock:      CLK rising

  Data Path: PO/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to mainOUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO7    2   2.870   0.344  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<7>)
     end scope: 'PO/mem:douta<7>'
     OBUF:I->O                 0.000          mainOUT_7_OBUF (mainOUT<7>)
    ----------------------------------------
    Total                      3.214ns (2.870ns logic, 0.344ns route)
                                       (89.3% logic, 10.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.870|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 50.00 secs
 
--> 


Total memory usage is 857396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

