###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       231932   # Number of WRITE/WRITEP commands
num_reads_done                 =       596029   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       459480   # Number of read row buffer hits
num_read_cmds                  =       596025   # Number of READ/READP commands
num_writes_done                =       231944   # Number of read requests issued
num_write_row_hits             =       177596   # Number of write row buffer hits
num_act_cmds                   =       191617   # Number of ACT commands
num_pre_cmds                   =       191589   # Number of PRE commands
num_ondemand_pres              =       168468   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9498296   # Cyles of rank active rank.0
rank_active_cycles.1           =      9173203   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       501704   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       826797   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       775459   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6579   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3439   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1659   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1119   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1632   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2462   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3097   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4823   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         8799   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18905   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           39   # Write cmd latency (cycles)
write_latency[20-39]           =          646   # Write cmd latency (cycles)
write_latency[40-59]           =         1138   # Write cmd latency (cycles)
write_latency[60-79]           =         2468   # Write cmd latency (cycles)
write_latency[80-99]           =         5337   # Write cmd latency (cycles)
write_latency[100-119]         =         7407   # Write cmd latency (cycles)
write_latency[120-139]         =        10496   # Write cmd latency (cycles)
write_latency[140-159]         =        11948   # Write cmd latency (cycles)
write_latency[160-179]         =        13293   # Write cmd latency (cycles)
write_latency[180-199]         =        14177   # Write cmd latency (cycles)
write_latency[200-]            =       164983   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       247888   # Read request latency (cycles)
read_latency[40-59]            =        76990   # Read request latency (cycles)
read_latency[60-79]            =        89532   # Read request latency (cycles)
read_latency[80-99]            =        31089   # Read request latency (cycles)
read_latency[100-119]          =        22743   # Read request latency (cycles)
read_latency[120-139]          =        18745   # Read request latency (cycles)
read_latency[140-159]          =        11672   # Read request latency (cycles)
read_latency[160-179]          =         9086   # Read request latency (cycles)
read_latency[180-199]          =         7505   # Read request latency (cycles)
read_latency[200-]             =        80776   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.1578e+09   # Write energy
read_energy                    =  2.40317e+09   # Read energy
act_energy                     =  5.24264e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.40818e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.96863e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92694e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72408e+09   # Active standby energy rank.1
average_read_latency           =      113.538   # Average read request latency (cycles)
average_interarrival           =      12.0775   # Average request interarrival latency (cycles)
total_energy                   =  1.70786e+10   # Total energy (pJ)
average_power                  =      1707.86   # Average power (mW)
average_bandwidth              =      7.06537   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       226798   # Number of WRITE/WRITEP commands
num_reads_done                 =       579413   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       445603   # Number of read row buffer hits
num_read_cmds                  =       579411   # Number of READ/READP commands
num_writes_done                =       226828   # Number of read requests issued
num_write_row_hits             =       173453   # Number of write row buffer hits
num_act_cmds                   =       187873   # Number of ACT commands
num_pre_cmds                   =       187845   # Number of PRE commands
num_ondemand_pres              =       165320   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9344181   # Cyles of rank active rank.0
rank_active_cycles.1           =      9293016   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       655819   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       706984   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       752052   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8384   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3388   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1665   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1105   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1623   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2521   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2978   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4811   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         8770   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18945   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           25   # Write cmd latency (cycles)
write_latency[20-39]           =          739   # Write cmd latency (cycles)
write_latency[40-59]           =         1365   # Write cmd latency (cycles)
write_latency[60-79]           =         2974   # Write cmd latency (cycles)
write_latency[80-99]           =         6310   # Write cmd latency (cycles)
write_latency[100-119]         =         8769   # Write cmd latency (cycles)
write_latency[120-139]         =        11707   # Write cmd latency (cycles)
write_latency[140-159]         =        12835   # Write cmd latency (cycles)
write_latency[160-179]         =        14541   # Write cmd latency (cycles)
write_latency[180-199]         =        15152   # Write cmd latency (cycles)
write_latency[200-]            =       152381   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       243559   # Read request latency (cycles)
read_latency[40-59]            =        76367   # Read request latency (cycles)
read_latency[60-79]            =        93555   # Read request latency (cycles)
read_latency[80-99]            =        30429   # Read request latency (cycles)
read_latency[100-119]          =        22136   # Read request latency (cycles)
read_latency[120-139]          =        18269   # Read request latency (cycles)
read_latency[140-159]          =        10573   # Read request latency (cycles)
read_latency[160-179]          =         8392   # Read request latency (cycles)
read_latency[180-199]          =         6688   # Read request latency (cycles)
read_latency[200-]             =        69444   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.13218e+09   # Write energy
read_energy                    =  2.33619e+09   # Read energy
act_energy                     =  5.14021e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.14793e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.39352e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83077e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79884e+09   # Active standby energy rank.1
average_read_latency           =      102.974   # Average read request latency (cycles)
average_interarrival           =       12.403   # Average request interarrival latency (cycles)
total_energy                   =  1.69708e+10   # Total energy (pJ)
average_power                  =      1697.08   # Average power (mW)
average_bandwidth              =      6.87992   # Average bandwidth
