$date
	Thu Mar 27 00:48:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Program_counter_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module Program_counter_tb $end
$var reg 1 " reset $end
$upscope $end
$scope module Program_counter_tb $end
$var reg 1 # jump $end
$upscope $end
$scope module Program_counter_tb $end
$var reg 8 $ jump_adr [7:0] $end
$upscope $end
$scope module Program_counter_tb $end
$var reg 1 % branch $end
$upscope $end
$scope module Program_counter_tb $end
$var reg 8 & branch_adr [7:0] $end
$upscope $end
$scope module Program_counter_tb $end
$var wire 8 ' address [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
0%
b0 $
0#
1"
0!
$end
#5
b0 '
1!
#10
0!
0"
#15
b1 '
1!
#20
0!
#25
b10 '
1!
#30
0!
#35
b11 '
1!
#40
0!
#45
b100 '
1!
#50
0!
#55
b101 '
1!
#60
0!
#65
b110 '
1!
#70
0!
b1 $
1#
#75
b1 '
1!
#80
0!
0#
#85
b10 '
1!
#90
0!
#95
b11 '
1!
#100
0!
#105
b100 '
1!
#110
0!
#115
b101 '
1!
#120
0!
b10000000 &
1%
#125
b10000000 '
1!
#130
0!
0%
#135
b10000001 '
1!
#140
0!
#145
b10000010 '
1!
#150
0!
#155
b10000011 '
1!
#160
0!
#165
b10000100 '
1!
#170
0!
