#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun 16 16:15:48 2025
# Process ID: 1416523
# Current directory: /usr/scratch/badile38/sem25f15/tspi_croc/zybo/scripts
# Command line: vivado
# Log file: /usr/scratch/badile38/sem25f15/tspi_croc/zybo/scripts/vivado.log
# Journal file: /usr/scratch/badile38/sem25f15/tspi_croc/zybo/scripts/vivado.jou
# Running On: badile39.ee.ethz.ch, OS: Linux, CPU Frequency: 600.000 MHz, CPU Physical cores: 24, Host memory: 64780 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
source flow.tcl
# source ../scripts/common.tcl
## set root_dir    /usr/scratch/badile38/sem25f15/tspi_croc/zybo
## set vivado_dir  ${root_dir}/vivado
## set constr_dir  ${vivado_dir}/constraints
## set scripts_dir ${root_dir}/scripts
## set sources_dir ${root_dir}/sourcecode
## set top croc_xilinx
## set board  digilentinc.com:zybo-z7-20:part0:1.1
## set device xc7z020clg400-1
# source ${scripts_dir}/init.tcl
## source ../scripts/common.tcl
### set root_dir    /usr/scratch/badile38/sem25f15/tspi_croc/zybo
### set vivado_dir  ${root_dir}/vivado
### set constr_dir  ${vivado_dir}/constraints
### set scripts_dir ${root_dir}/scripts
### set sources_dir ${root_dir}/sourcecode
### set top croc_xilinx
### set board  digilentinc.com:zybo-z7-20:part0:1.1
### set device xc7z020clg400-1
## create_project test ${vivado_dir} -force -part ${device}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/ip'.
## add_files -fileset constrs_1 -norecurse ${constr_dir}/zybo-z7.xdc
## source ${scripts_dir}/add_sources.tcl
### set ROOT "/usr/scratch/badile38/sem25f15/tspi_croc"
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/tech_cells_generic/fpga/pad_functional_xilinx.sv \
###     $ROOT/rtl/tech_cells_generic/fpga/tc_clk_xilinx.sv \
###     $ROOT/rtl/tech_cells_generic/fpga/tc_sram_xilinx.sv \
###     $ROOT/rtl/tech_cells_generic/tc_sram_impl.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/common_cells/binary_to_gray.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/common_cells/cb_filter_pkg.sv \
###     $ROOT/rtl/common_cells/cc_onehot.sv \
###     $ROOT/rtl/common_cells/cdc_reset_ctrlr_pkg.sv \
###     $ROOT/rtl/common_cells/cf_math_pkg.sv \
###     $ROOT/rtl/common_cells/clk_int_div.sv \
###     $ROOT/rtl/common_cells/credit_counter.sv \
###     $ROOT/rtl/common_cells/delta_counter.sv \
###     $ROOT/rtl/common_cells/ecc_pkg.sv \
###     $ROOT/rtl/common_cells/edge_propagator_tx.sv \
###     $ROOT/rtl/common_cells/exp_backoff.sv \
###     $ROOT/rtl/common_cells/fifo_v3.sv \
###     $ROOT/rtl/common_cells/gray_to_binary.sv \
###     $ROOT/rtl/common_cells/isochronous_4phase_handshake.sv \
###     $ROOT/rtl/common_cells/isochronous_spill_register.sv \
###     $ROOT/rtl/common_cells/lfsr.sv \
###     $ROOT/rtl/common_cells/lfsr_16bit.sv \
###     $ROOT/rtl/common_cells/lfsr_8bit.sv \
###     $ROOT/rtl/common_cells/lossy_valid_to_stream.sv \
###     $ROOT/rtl/common_cells/mv_filter.sv \
###     $ROOT/rtl/common_cells/onehot_to_bin.sv \
###     $ROOT/rtl/common_cells/plru_tree.sv \
###     $ROOT/rtl/common_cells/passthrough_stream_fifo.sv \
###     $ROOT/rtl/common_cells/popcount.sv \
###     $ROOT/rtl/common_cells/rr_arb_tree.sv \
###     $ROOT/rtl/common_cells/rstgen_bypass.sv \
###     $ROOT/rtl/common_cells/serial_deglitch.sv \
###     $ROOT/rtl/common_cells/shift_reg.sv \
###     $ROOT/rtl/common_cells/shift_reg_gated.sv \
###     $ROOT/rtl/common_cells/spill_register_flushable.sv \
###     $ROOT/rtl/common_cells/stream_demux.sv \
###     $ROOT/rtl/common_cells/stream_filter.sv \
###     $ROOT/rtl/common_cells/stream_fork.sv \
###     $ROOT/rtl/common_cells/stream_intf.sv \
###     $ROOT/rtl/common_cells/stream_join_dynamic.sv \
###     $ROOT/rtl/common_cells/stream_mux.sv \
###     $ROOT/rtl/common_cells/stream_throttle.sv \
###     $ROOT/rtl/common_cells/sub_per_hash.sv \
###     $ROOT/rtl/common_cells/sync.sv \
###     $ROOT/rtl/common_cells/sync_wedge.sv \
###     $ROOT/rtl/common_cells/unread.sv \
###     $ROOT/rtl/common_cells/read.sv \
###     $ROOT/rtl/common_cells/addr_decode_dync.sv \
###     $ROOT/rtl/common_cells/cdc_2phase.sv \
###     $ROOT/rtl/common_cells/cdc_4phase.sv \
###     $ROOT/rtl/common_cells/clk_int_div_static.sv \
###     $ROOT/rtl/common_cells/addr_decode.sv \
###     $ROOT/rtl/common_cells/addr_decode_napot.sv \
###     $ROOT/rtl/common_cells/multiaddr_decode.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/common_cells/cb_filter.sv \
###     $ROOT/rtl/common_cells/cdc_fifo_2phase.sv \
###     $ROOT/rtl/common_cells/clk_mux_glitch_free.sv \
###     $ROOT/rtl/common_cells/counter.sv \
###     $ROOT/rtl/common_cells/ecc_decode.sv \
###     $ROOT/rtl/common_cells/ecc_encode.sv \
###     $ROOT/rtl/common_cells/edge_detect.sv \
###     $ROOT/rtl/common_cells/lzc.sv \
###     $ROOT/rtl/common_cells/max_counter.sv \
###     $ROOT/rtl/common_cells/rstgen.sv \
###     $ROOT/rtl/common_cells/spill_register.sv \
###     $ROOT/rtl/common_cells/stream_delay.sv \
###     $ROOT/rtl/common_cells/stream_fifo.sv \
###     $ROOT/rtl/common_cells/stream_fork_dynamic.sv \
###     $ROOT/rtl/common_cells/stream_join.sv \
###     $ROOT/rtl/common_cells/cdc_reset_ctrlr.sv \
###     $ROOT/rtl/common_cells/cdc_fifo_gray.sv \
###     $ROOT/rtl/common_cells/fall_through_register.sv \
###     $ROOT/rtl/common_cells/id_queue.sv \
###     $ROOT/rtl/common_cells/stream_to_mem.sv \
###     $ROOT/rtl/common_cells/stream_arbiter_flushable.sv \
###     $ROOT/rtl/common_cells/stream_fifo_optimal_wrap.sv \
###     $ROOT/rtl/common_cells/stream_register.sv \
###     $ROOT/rtl/common_cells/stream_xbar.sv \
###     $ROOT/rtl/common_cells/cdc_fifo_gray_clearable.sv \
###     $ROOT/rtl/common_cells/cdc_2phase_clearable.sv \
###     $ROOT/rtl/common_cells/mem_to_banks_detailed.sv \
###     $ROOT/rtl/common_cells/stream_arbiter.sv \
###     $ROOT/rtl/common_cells/stream_omega_net.sv \
###     $ROOT/rtl/common_cells/mem_to_banks.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/apb/apb_pkg.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/register_interface/reg_intf.sv \
###     $ROOT/rtl/register_interface/lowrisc_opentitan/prim_subreg_arb.sv \
###     $ROOT/rtl/register_interface/lowrisc_opentitan/prim_subreg_ext.sv \
###     $ROOT/rtl/register_interface/periph_to_reg.sv \
###     $ROOT/rtl/register_interface/reg_to_apb.sv \
###     $ROOT/rtl/register_interface/lowrisc_opentitan/prim_subreg_shadow.sv \
###     $ROOT/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/apb_uart/slib_clock_div.sv \
###     $ROOT/rtl/apb_uart/slib_counter.sv \
###     $ROOT/rtl/apb_uart/slib_edge_detect.sv \
###     $ROOT/rtl/apb_uart/slib_fifo.sv \
###     $ROOT/rtl/apb_uart/slib_input_filter.sv \
###     $ROOT/rtl/apb_uart/slib_input_sync.sv \
###     $ROOT/rtl/apb_uart/slib_mv_filter.sv \
###     $ROOT/rtl/apb_uart/uart_baudgen.sv \
###     $ROOT/rtl/apb_uart/uart_interrupt.sv \
###     $ROOT/rtl/apb_uart/uart_receiver.sv \
###     $ROOT/rtl/apb_uart/uart_transmitter.sv \
###     $ROOT/rtl/apb_uart/apb_uart.sv \
###     $ROOT/rtl/apb_uart/apb_uart_wrap.sv \
###     $ROOT/rtl/apb_uart/reg_uart_wrap.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/cve2/cve2_pkg.sv \
###     $ROOT/rtl/cve2/cve2_alu.sv \
###     $ROOT/rtl/cve2/cve2_compressed_decoder.sv \
###     $ROOT/rtl/cve2/cve2_controller.sv \
###     $ROOT/rtl/cve2/cve2_counter.sv \
###     $ROOT/rtl/cve2/cve2_csr.sv \
###     $ROOT/rtl/cve2/cve2_decoder.sv \
###     $ROOT/rtl/cve2/cve2_fetch_fifo.sv \
###     $ROOT/rtl/cve2/cve2_load_store_unit.sv \
###     $ROOT/rtl/cve2/cve2_multdiv_fast.sv \
###     $ROOT/rtl/cve2/cve2_multdiv_slow.sv \
###     $ROOT/rtl/cve2/cve2_pmp.sv \
###     $ROOT/rtl/cve2/cve2_register_file_ff.sv \
###     $ROOT/rtl/cve2/cve2_wb.sv \
###     $ROOT/rtl/cve2/cve2_cs_registers.sv \
###     $ROOT/rtl/cve2/cve2_ex_block.sv \
###     $ROOT/rtl/cve2/cve2_id_stage.sv \
###     $ROOT/rtl/cve2/cve2_prefetch_buffer.sv \
###     $ROOT/rtl/cve2/cve2_if_stage.sv \
###     $ROOT/rtl/cve2/cve2_core.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/obi/obi_pkg.sv \
###     $ROOT/rtl/obi/obi_intf.sv \
###     $ROOT/rtl/obi/obi_rready_converter.sv \
###     $ROOT/rtl/obi/obi_atop_resolver.sv \
###     $ROOT/rtl/obi/obi_demux.sv \
###     $ROOT/rtl/obi/obi_err_sbr.sv \
###     $ROOT/rtl/obi/obi_mux.sv \
###     $ROOT/rtl/obi/obi_sram_shim.sv \
###     $ROOT/rtl/obi/obi_xbar.sv \
###     $ROOT/rtl/obi/obi_cut.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/riscv-dbg/dm_pkg.sv \
###     $ROOT/rtl/riscv-dbg/debug_rom/debug_rom.sv \
###     $ROOT/rtl/riscv-dbg/debug_rom/debug_rom_one_scratch.sv \
###     $ROOT/rtl/riscv-dbg/dm_csrs.sv \
###     $ROOT/rtl/riscv-dbg/dm_mem.sv \
###     $ROOT/rtl/riscv-dbg/dmi_cdc.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/riscv-dbg/dmi_jtag_tap.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/riscv-dbg/dm_sba.sv \
###     $ROOT/rtl/riscv-dbg/dm_top.sv \
###     $ROOT/rtl/riscv-dbg/dmi_jtag.sv \
###     $ROOT/rtl/riscv-dbg/dm_obi_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/timer_unit/timer_unit_counter.sv \
###     $ROOT/rtl/timer_unit/timer_unit_counter_presc.sv \
###     $ROOT/rtl/timer_unit/apb_timer_unit.sv \
###     $ROOT/rtl/timer_unit/timer_unit.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/user_domain/tspi/tspi_baudgeneration.sv \
###     $ROOT/rtl/user_domain/tspi/tspi_cmd_ctrl.sv \
###     $ROOT/rtl/user_domain/tspi/tspi_counter.sv \
###     $ROOT/rtl/user_domain/tspi/tspi_host.sv \
###     $ROOT/rtl/user_domain/tspi/tspi_port_ctrl.sv \
###     $ROOT/rtl/user_domain/tspi/tspi_resp_checker.sv \
###     $ROOT/rtl/user_domain/tspi/tspi_shift_reg.sv \
###     $ROOT/rtl/user_domain/block_swap/block_swap_config.sv \
###     $ROOT/rtl/user_domain/block_swap/block_swap_ctrl.sv \
###     $ROOT/rtl/user_domain/block_swap/req_blocker_ctrl.sv \
###     $ROOT/rtl/user_domain/block_swap/req_blocker.sv \
###     $ROOT/rtl/user_domain/user_rom.sv \
###     $ROOT/rtl/bootrom/bootrom.sv \
### 
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/croc_pkg.sv \
###     $ROOT/rtl/user_pkg.sv \
###     $ROOT/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv \
###     $ROOT/rtl/gpio/gpio_reg_pkg.sv \
###     $ROOT/rtl/user_domain/tspi/tspi_pkg.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/core_wrap.sv \
###     $ROOT/rtl/soc_ctrl/soc_ctrl_reg_top.sv \
###     $ROOT/rtl/gpio/gpio_reg_top.sv \
###     $ROOT/rtl/gpio/gpio.sv \
###     $ROOT/rtl/croc_domain.sv \
###     $ROOT/rtl/user_domain.sv \
###     $ROOT/rtl/croc_soc.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/croc_xilinx.sv
### ]
ERROR: [Vivado 12-172] File or Directory '/usr/scratch/badile38/sem25f15/tspi_croc/rtl/croc_xilinx.sv' does not exist

    while executing
"source ${scripts_dir}/add_sources.tcl"
    (file "/usr/scratch/badile38/sem25f15/tspi_croc/zybo/scripts/init.tcl" line 18)

    while executing
"source ${scripts_dir}/init.tcl"
    (file "flow.tcl" line 5)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source flow.tcl
# source ../scripts/common.tcl
## set root_dir    /usr/scratch/badile38/sem25f15/tspi_croc/zybo
## set vivado_dir  ${root_dir}/vivado
## set constr_dir  ${vivado_dir}/constraints
## set scripts_dir ${root_dir}/scripts
## set sources_dir ${root_dir}/sourcecode
## set top croc_xilinx
## set board  digilentinc.com:zybo-z7-20:part0:1.1
## set device xc7z020clg400-1
# source ${scripts_dir}/init.tcl
## source ../scripts/common.tcl
### set root_dir    /usr/scratch/badile38/sem25f15/tspi_croc/zybo
### set vivado_dir  ${root_dir}/vivado
### set constr_dir  ${vivado_dir}/constraints
### set scripts_dir ${root_dir}/scripts
### set sources_dir ${root_dir}/sourcecode
### set top croc_xilinx
### set board  digilentinc.com:zybo-z7-20:part0:1.1
### set device xc7z020clg400-1
## create_project test ${vivado_dir} -force -part ${device}
ERROR: [Coretcl 2-99] Project test is currently open. Please close the project before executing this command

    while executing
"source ${scripts_dir}/init.tcl"
    (file "flow.tcl" line 5)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 16 16:21:26 2025...
