
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061119/synopsys/final_ver2/Adder_demo/|sr0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


To see more or fewer paths in this report, use option '-report_timing_paths <count>'

Start points with multiple hops: 3
End points with multiple hops: 3
Printing up to 10 paths

Path #1 through net sum[1]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         a[0]                       
      Net(DP)                     1      a[0]                       
0              FB1.uB                                               
      Net(D)                      1      a_aptn_ft[0]               
1              FB1.uA                                               
      Net                         1      carry1                     
2              FB1.uB                                               
      Net(DP)                     1      sum[1]                     
2     Port     TOP_IO_HT3_FB1_B5         sum[1]                     
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #2 through net sum_aptn_ft[0]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         a[0]                       
      Net(DP)                     1      a[0]                       
0              FB1.uB                                               
      Net(D)                      1      a_aptn_ft[0]               
1              FB1.uA                                               
      Net(D)                      1      sum[0]                     
2              FB1.uB                                               
      Net(DP)                     1      sum_aptn_ft[0]             
2     Port     TOP_IO_HT3_FB1_B5         sum[0]                     
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #3 through net carry_in_aptn_ft
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net    Cell_Type  
--------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         carry_in                     
      Net(DP)                     1      carry_in                     
0              FB1.uB                                                 
      Net(D)                      1      carry_in_aptn_ft             
1              FB1.uA                                                 
      Net                         1      carry1                       
2              FB1.uB                                                 
      Net(DP)                     1      sum[1]                       
2     Port     TOP_IO_HT3_FB1_B5         sum[1]                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #4 through net carry_out
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         a[0]                       
      Net(DP)                     1      a[0]                       
0              FB1.uB                                               
      Net(D)                      1      a_aptn_ft[0]               
1              FB1.uA                                               
      Net                         1      carry1                     
2              FB1.uB                                               
      Net(DP)                     1      carry_out                  
2     Port     TOP_IO_HT3_FB1_B5         carry_out                  
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #5 through net b_aptn_ft[0]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         b[0]                       
      Net(DP)                     1      b[0]                       
0              FB1.uB                                               
      Net(D)                      1      b_aptn_ft[0]               
1              FB1.uA                                               
      Net                         1      carry1                     
2              FB1.uB                                               
      Net(DP)                     1      sum[1]                     
2     Port     TOP_IO_HT3_FB1_B5         sum[1]                     
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #6 through net b[1]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         b[1]                       
      Net(DP)                     1      b[1]                       
0              FB1.uB                                               
      Net(DP)                     1      sum[1]                     
0     Port     TOP_IO_HT3_FB1_B5         sum[1]                     
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #7 through net a[1]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     TOP_IO_HT3_FB1_B5         a[1]                       
      Net(DP)                     1      a[1]                       
0              FB1.uB                                               
      Net(DP)                     1      sum[1]                     
0     Port     TOP_IO_HT3_FB1_B5         sum[1]                     
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 
