// Seed: 3676989789
module module_0 (
    input wor id_0,
    input wor id_1
    , id_18, id_19,
    output wire id_2,
    output tri0 id_3,
    input tri id_4,
    output wand id_5,
    output wand id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wand id_11,
    output tri1 id_12,
    input tri id_13,
    input uwire id_14,
    output wand id_15,
    output uwire id_16
);
  assign id_2 = id_18;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri id_3,
    output tri1 id_4
);
  integer id_6;
  and primCall (id_4, id_9, id_12, id_7, id_2, id_10, id_14, id_0);
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13 = id_7, id_14;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_3,
      id_2,
      id_4,
      id_3,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4,
      id_3,
      id_2,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_8 = 0;
  supply0 id_15 = 1'b0;
endmodule
