# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
# Date created = 16:37:31  May 13, 2012
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		sdram_ov7670_vga_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:28:10  MARCH 19, 2012"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name MISC_FILE "D:/fpga_project/de2_project/camera_design/sdram_ov7670_vga/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name ENABLE_CLOCK_LATENCY ON
set_global_assignment -name MISC_FILE "D:/fpga_project/vip_deveop_design/sdram_ov7670_vga/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVCMOS"
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name FMAX_REQUIREMENT "26 MHz" -section_id cmos_pclk
set_instance_assignment -name CLOCK_SETTINGS cmos_pclk -to cmos_pclk
set_global_assignment -name MISC_FILE "D:/fpga_project/VIP_design/sdram_ov7670_vga/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name NUMBER_OF_PATHS_TO_REPORT 200
set_global_assignment -name MISC_FILE "D:/fpga_project/VIP_design/sdram_ov7670_vga_v1/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name MISC_FILE "D:/fpga_project/VIP_design/sdram_ov7670_rgb/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name MISC_FILE "D:/Altera_Project/VIP_design/sdram_ov7670_rgb/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name MISC_FILE "C:/Documents and Settings/Administrator/桌面/VIP_Board_Information_Rev1.3/vip_example/06_sdram_ov7670_rgb_640480/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name STRATIX_CONFIGURATION_DEVICE EPCS16
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name MISC_FILE "F:/图像处理电路板/图像开发板程序/vip_example/06_sdram_ov7670_rgb_640480/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name MISC_FILE "C:/06_sdram_ov7670_rgb_640480/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name PROJECT_SHOW_ENTITY_NAME ON
set_global_assignment -name PROJECT_USE_SIMPLIFIED_NAMES OFF
set_global_assignment -name ENABLE_REDUCED_MEMORY_MODE OFF
set_global_assignment -name VER_COMPATIBLE_DB_DIR export_db
set_global_assignment -name AUTO_EXPORT_VER_COMPATIBLE_DB OFF
set_global_assignment -name SMART_RECOMPILE OFF
set_global_assignment -name FLOW_DISABLE_ASSEMBLER OFF
set_global_assignment -name FLOW_ENABLE_HC_COMPARE OFF
set_global_assignment -name HC_OUTPUT_DIR hc_output
set_global_assignment -name SAVE_MIGRATION_INFO_DURING_COMPILATION OFF
set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS OFF
set_global_assignment -name RUN_FULL_COMPILE_ON_DEVICE_CHANGE ON
set_global_assignment -name FLOW_ENABLE_RTL_VIEWER OFF
set_global_assignment -name READ_OR_WRITE_IN_BYTE_ADDRESS "USE GLOBAL SETTINGS"
set_global_assignment -name FLOW_HARDCOPY_DESIGN_READINESS_CHECK ON
set_global_assignment -name FLOW_ENABLE_PARALLEL_MODULES ON
set_global_assignment -name ENABLE_COMPACT_REPORT_TABLE OFF
set_global_assignment -name DEFAULT_HOLD_MULTICYCLE "SAME AS MULTICYCLE"
set_global_assignment -name CUT_OFF_PATHS_BETWEEN_CLOCK_DOMAINS ON
set_global_assignment -name CUT_OFF_READ_DURING_WRITE_PATHS ON
set_global_assignment -name CUT_OFF_CLEAR_AND_PRESET_PATHS ON
set_global_assignment -name CUT_OFF_IO_PIN_FEEDBACK ON
set_global_assignment -name DO_COMBINED_ANALYSIS OFF
set_global_assignment -name IGNORE_CLOCK_SETTINGS OFF
set_global_assignment -name ANALYZE_LATCHES_AS_SYNCHRONOUS_ELEMENTS ON
set_global_assignment -name DO_MINMAX_ANALYSIS_USING_RISEFALL_DELAYS OFF
set_global_assignment -name ENABLE_RECOVERY_REMOVAL_ANALYSIS OFF
set_global_assignment -name NUMBER_OF_SOURCES_PER_DESTINATION_TO_REPORT 10
set_global_assignment -name NUMBER_OF_DESTINATION_TO_REPORT 10
set_global_assignment -name DO_MIN_ANALYSIS OFF
set_global_assignment -name DO_MIN_TIMING OFF
set_global_assignment -name REPORT_IO_PATHS_SEPARATELY OFF
set_global_assignment -name CLOCK_ANALYSIS_ONLY OFF
set_global_assignment -name FLOW_ENABLE_TIMING_CONSTRAINT_CHECK OFF
set_global_assignment -name TIMEQUEST_REPORT_NUM_WORST_CASE_TIMING_PATHS 100
set_global_assignment -name MUX_RESTRUCTURE AUTO
set_global_assignment -name ENABLE_IP_DEBUG OFF
set_global_assignment -name SAVE_DISK_SPACE ON
set_global_assignment -name DISABLE_OCP_HW_EVAL OFF
set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "<None>"
set_global_assignment -name VERILOG_INPUT_VERSION VERILOG_2001
set_global_assignment -name VHDL_INPUT_VERSION VHDL_1993
set_global_assignment -name COMPILATION_LEVEL FULL
set_global_assignment -name TRUE_WYSIWYG_FLOW OFF
set_global_assignment -name SMART_COMPILE_IGNORES_TDC_FOR_STRATIX_PLL_CHANGES OFF
set_global_assignment -name STATE_MACHINE_PROCESSING AUTO
set_global_assignment -name SAFE_STATE_MACHINE OFF
set_global_assignment -name EXTRACT_VERILOG_STATE_MACHINES ON
set_global_assignment -name EXTRACT_VHDL_STATE_MACHINES ON
set_global_assignment -name IGNORE_VERILOG_INITIAL_CONSTRUCTS OFF
set_global_assignment -name VERILOG_CONSTANT_LOOP_LIMIT 5000
set_global_assignment -name VERILOG_NON_CONSTANT_LOOP_LIMIT 250
set_global_assignment -name ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS ON
set_global_assignment -name PARALLEL_SYNTHESIS ON
set_global_assignment -name DSP_BLOCK_BALANCING AUTO
set_global_assignment -name NOT_GATE_PUSH_BACK ON
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE ON
set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS OFF
set_global_assignment -name REMOVE_DUPLICATE_REGISTERS ON
set_global_assignment -name IGNORE_CARRY_BUFFERS OFF
set_global_assignment -name IGNORE_CASCADE_BUFFERS OFF
set_global_assignment -name IGNORE_GLOBAL_BUFFERS OFF
set_global_assignment -name IGNORE_ROW_GLOBAL_BUFFERS OFF
set_global_assignment -name IGNORE_LCELL_BUFFERS OFF
set_global_assignment -name MAX7000_IGNORE_LCELL_BUFFERS AUTO
set_global_assignment -name IGNORE_SOFT_BUFFERS ON
set_global_assignment -name MAX7000_IGNORE_SOFT_BUFFERS OFF
set_global_assignment -name LIMIT_AHDL_INTEGERS_TO_32_BITS OFF
set_global_assignment -name AUTO_GLOBAL_CLOCK_MAX ON
set_global_assignment -name AUTO_GLOBAL_OE_MAX ON
set_global_assignment -name MAX_AUTO_GLOBAL_REGISTER_CONTROLS ON
set_global_assignment -name AUTO_IMPLEMENT_IN_ROM OFF
set_global_assignment -name STRATIX_TECHNOLOGY_MAPPER LUT
set_global_assignment -name MAX7000_TECHNOLOGY_MAPPER "PRODUCT TERM"
set_global_assignment -name APEX20K_TECHNOLOGY_MAPPER LUT
set_global_assignment -name MERCURY_TECHNOLOGY_MAPPER LUT
set_global_assignment -name FLEX6K_TECHNOLOGY_MAPPER LUT
set_global_assignment -name FLEX10K_TECHNOLOGY_MAPPER LUT
set_global_assignment -name OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name STRATIXII_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name CYCLONE_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name STRATIX_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name MAXII_OPTIMIZATION_TECHNIQUE BALANCED

set_global_assignment -name VERILOG_FILE ../src/sdram_ov7670_vga.v
set_global_assignment -name VERILOG_FILE ../src/system_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/key_down_scan.v
set_global_assignment -name VERILOG_FILE ../src/alpha_control.v
set_global_assignment -name VERILOG_FILE ../src/seg7_lut.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_vga_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/rdfifo.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdbank_switch.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_cmd.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_para.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/wrfifo.v
set_global_assignment -name VERILOG_FILE ../core/vip_rom.v
set_global_assignment -name VERILOG_FILE ../core/osd_rom.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/lcd_ip/lcd_display.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/lcd_ip/lcd_driver.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/lcd_ip/lcd_para.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/lcd_ip/lcd_top.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ov7670/CMOS_Capture.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ov7670/I2C_AV_Config.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ov7670/I2C_Controller.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v
set_global_assignment -name VERILOG_FILE ../core/sdram_pll.v
set_global_assignment -name VERILOG_FILE ../src/data_generate.v
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name VERILOG_FILE ../src/SEG7_LUT.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ip/CMOS_Capture.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ip/I2C_AV_Config.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ip/I2C_Controller.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ip/I2C_OV7670_Config.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/dcfifo_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/rdfifo.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_2fifo_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_cmd.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_para.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_wr_data.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/wrfifo.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdbank_switch.v
set_global_assignment -name VERILOG_FILE ../src/lcd_ip/lcd_driver.v
set_global_assignment -name VERILOG_FILE ../src/lcd_ip/lcd_para.v
set_global_assignment -name VERILOG_FILE ../src/lcd_ip/lcd_top.v
set_global_assignment -name TOP_LEVEL_ENTITY sdram_ov7670_vga
set_global_assignment -name MISC_FILE "F:/图像处理电路板/图像开发板程序/已测试例程/9VGA_OV7670摄像头采集显示/09_sdram_ov7670_rgb_640480/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name NUM_PARALLEL_PROCESSORS 2
set_global_assignment -name MAX_CONSECUTIVE_OUTPUTS_FOR_ELECTROMIGRATION 12
set_global_assignment -name MAX_CURRENT_FOR_ELECTROMIGRATION 240
set_global_assignment -name MAX_CONSECUTIVE_VIO_OUTPUTS_FOR_ELECTROMIGRATION 8
set_global_assignment -name MAX_CURRENT_FOR_VIO_ELECTROMIGRATION 240
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name ENABLE_INIT_DONE_OUTPUT OFF
set_location_assignment PIN_25 -to RESET
set_location_assignment PIN_23 -to CLOCK
set_location_assignment PIN_13 -to DATA0
set_location_assignment PIN_12 -to DCLK
set_location_assignment PIN_8 -to SCE
set_location_assignment PIN_6 -to SDO
set_location_assignment PIN_28 -to S_DB[0]
set_location_assignment PIN_30 -to S_DB[1]
set_location_assignment PIN_31 -to S_DB[2]
set_location_assignment PIN_32 -to S_DB[3]
set_location_assignment PIN_33 -to S_DB[4]
set_location_assignment PIN_34 -to S_DB[5]
set_location_assignment PIN_38 -to S_DB[6]
set_location_assignment PIN_39 -to S_DB[7]
set_location_assignment PIN_54 -to S_DB[8]
set_location_assignment PIN_53 -to S_DB[9]
set_location_assignment PIN_52 -to S_DB[10]
set_location_assignment PIN_51 -to S_DB[11]
set_location_assignment PIN_50 -to S_DB[12]
set_location_assignment PIN_49 -to S_DB[13]
set_location_assignment PIN_46 -to S_DB[14]
set_location_assignment PIN_44 -to S_DB[15]
set_location_assignment PIN_76 -to S_A[0]
set_location_assignment PIN_77 -to S_A[1]
set_location_assignment PIN_80 -to S_A[2]
set_location_assignment PIN_83 -to S_A[3]
set_location_assignment PIN_68 -to S_A[4]
set_location_assignment PIN_67 -to S_A[5]
set_location_assignment PIN_66 -to S_A[6]
set_location_assignment PIN_65 -to S_A[7]
set_location_assignment PIN_64 -to S_A[8]
set_location_assignment PIN_60 -to S_A[9]
set_location_assignment PIN_75 -to S_A[10]
set_location_assignment PIN_59 -to S_A[11]
set_location_assignment PIN_43 -to S_CLK
set_location_assignment PIN_73 -to S_BA[0]
set_location_assignment PIN_74 -to S_BA[1]
set_location_assignment PIN_70 -to S_NCAS
set_location_assignment PIN_58 -to S_CKE
set_location_assignment PIN_71 -to S_NRAS
set_location_assignment PIN_69 -to S_NWE
set_location_assignment PIN_72 -to S_NCS
set_location_assignment PIN_55 -to S_DQM[1]
set_location_assignment PIN_42 -to S_DQM[0]
set_location_assignment PIN_10 -to VGAD[0]
set_location_assignment PIN_3 -to VGAD[1]
set_location_assignment PIN_2 -to VGAD[2]
set_location_assignment PIN_1 -to VGAD[3]
set_location_assignment PIN_144 -to VGAD[4]
set_location_assignment PIN_143 -to VGAD[5]
set_location_assignment PIN_142 -to VGAD[6]
set_location_assignment PIN_141 -to VGAD[7]
set_location_assignment PIN_138 -to VGAD[8]
set_location_assignment PIN_137 -to VGAD[9]
set_location_assignment PIN_136 -to VGAD[10]
set_location_assignment PIN_135 -to VGAD[11]
set_location_assignment PIN_133 -to VGAD[12]
set_location_assignment PIN_132 -to VGAD[13]
set_location_assignment PIN_129 -to VGAD[14]
set_location_assignment PIN_128 -to VGAD[15]
set_location_assignment PIN_11 -to VGA_HSYNC
set_location_assignment PIN_7 -to VGA_VSYNC
set_location_assignment PIN_106 -to CMOS_DB[0]
set_location_assignment PIN_105 -to CMOS_DB[1]
set_location_assignment PIN_104 -to CMOS_DB[2]
set_location_assignment PIN_103 -to CMOS_DB[3]
set_location_assignment PIN_101 -to CMOS_DB[4]
set_location_assignment PIN_100 -to CMOS_DB[5]
set_location_assignment PIN_99 -to CMOS_DB[6]
set_location_assignment PIN_98 -to CMOS_DB[7]
set_location_assignment PIN_87 -to CMOS_XCLK
set_location_assignment PIN_90 -to CMOS_PCLK
set_location_assignment PIN_88 -to CMOS_VSYNC
set_location_assignment PIN_84 -to CMOS_SCLK
set_location_assignment PIN_85 -to CMOS_SDAT
set_location_assignment PIN_89 -to CMOS_HREF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS PROGRAMMING PIN"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name CYCLONEIII_CONFIGURATION_DEVICE AUTO
set_global_assignment -name MAX7000_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name APEX20K_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name MERCURY_OPTIMIZATION_TECHNIQUE AREA
set_global_assignment -name FLEX6K_OPTIMIZATION_TECHNIQUE AREA
set_global_assignment -name FLEX10K_OPTIMIZATION_TECHNIQUE AREA
set_global_assignment -name ALLOW_XOR_GATE_USAGE ON
set_global_assignment -name AUTO_LCELL_INSERTION ON
set_global_assignment -name CARRY_CHAIN_LENGTH 48
set_global_assignment -name FLEX6K_CARRY_CHAIN_LENGTH 32
set_global_assignment -name FLEX10K_CARRY_CHAIN_LENGTH 32
set_global_assignment -name MERCURY_CARRY_CHAIN_LENGTH 48
set_global_assignment -name STRATIX_CARRY_CHAIN_LENGTH 70
set_global_assignment -name STRATIXII_CARRY_CHAIN_LENGTH 70
set_global_assignment -name CASCADE_CHAIN_LENGTH 2
set_global_assignment -name PARALLEL_EXPANDER_CHAIN_LENGTH 16
set_global_assignment -name MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH 4
set_global_assignment -name AUTO_CARRY_CHAINS ON
set_global_assignment -name AUTO_CASCADE_CHAINS ON
set_global_assignment -name AUTO_PARALLEL_EXPANDERS ON
set_global_assignment -name AUTO_OPEN_DRAIN_PINS ON
set_global_assignment -name REMOVE_DUPLICATE_LOGIC ON
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP OFF
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_GATE_RETIME OFF
set_global_assignment -name ADV_NETLIST_OPT_RETIME_CORE_AND_IO ON
set_global_assignment -name AUTO_ROM_RECOGNITION ON
set_global_assignment -name AUTO_RAM_RECOGNITION ON
set_global_assignment -name AUTO_DSP_RECOGNITION ON
set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION AUTO
set_global_assignment -name AUTO_CLOCK_ENABLE_RECOGNITION ON
set_global_assignment -name STRICT_RAM_RECOGNITION OFF
set_global_assignment -name ALLOW_SYNCH_CTRL_USAGE ON
set_global_assignment -name FORCE_SYNCH_CLEAR OFF
set_global_assignment -name DONT_TOUCH_USER_CELL OFF
set_global_assignment -name AUTO_RAM_BLOCK_BALANCING ON
set_global_assignment -name AUTO_RAM_TO_LCELL_CONVERSION OFF
set_global_assignment -name IP_SHOW_ANALYSIS_MESSAGES OFF
set_global_assignment -name AUTO_RESOURCE_SHARING OFF
set_global_assignment -name USE_NEW_TEXT_REPORT_TABLE_FORMAT OFF
set_global_assignment -name ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION OFF
set_global_assignment -name ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION OFF
set_global_assignment -name ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION OFF
set_global_assignment -name MAX7000_FANIN_PER_CELL 100
set_global_assignment -name USE_LOGICLOCK_CONSTRAINTS_IN_BALANCING ON
set_global_assignment -name IGNORE_TRANSLATE_OFF_AND_SYNTHESIS_OFF OFF
set_global_assignment -name STRATIXGX_BYPASS_REMAPPING_OF_FORCE_SIGNAL_DETECT_SIGNAL_THRESHOLD_SELECT OFF
set_global_assignment -name SYNTH_TIMING_DRIVEN_REGISTER_DUPLICATION OFF
set_global_assignment -name SYNTH_TIMING_DRIVEN_BALANCED_MAPPING OFF
set_global_assignment -name REPORT_PARAMETER_SETTINGS ON
set_global_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS OFF
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS "NORMAL COMPILATION"
set_global_assignment -name HDL_MESSAGE_LEVEL LEVEL2
set_global_assignment -name HDL_INTERFACE_OUTPUT_PATH ./
set_global_assignment -name SUPPRESS_REG_MINIMIZATION_MSG OFF
set_global_assignment -name USE_HIGH_SPEED_ADDER AUTO
set_global_assignment -name NUMBER_OF_REMOVED_REGISTERS_REPORTED 100
set_global_assignment -name NUMBER_OF_INVERTED_REGISTERS_REPORTED 100
set_global_assignment -name ENCRYPTED_LUTMASK OFF
set_global_assignment -name SYNTH_CLOCK_MUX_PROTECTION ON
set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION OFF
set_global_assignment -name BLOCK_DESIGN_NAMING AUTO
set_global_assignment -name SYNTH_PROTECT_SDC_CONSTRAINT OFF
set_global_assignment -name SYNTHESIS_EFFORT AUTO
set_global_assignment -name SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL ON
set_global_assignment -name PRE_MAPPING_RESYNTHESIS OFF
set_global_assignment -name SYNTH_MESSAGE_LEVEL MEDIUM
set_global_assignment -name DISABLE_MLAB_RAM_USE OFF
set_global_assignment -name DISABLE_REGISTER_MERGING_ACROSS_HIERARCHIES AUTO
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL NORMAL
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 1.0
set_global_assignment -name ROUTER_EFFORT_MULTIPLIER 1.0
set_global_assignment -name FIT_ATTEMPTS_TO_SKIP 0
set_global_assignment -name ECO_ALLOW_ROUTING_CHANGES OFF
set_global_assignment -name BASE_PIN_OUT_FILE_ON_SAMEFRAME_DEVICE OFF
set_global_assignment -name ENABLE_JTAG_BST_SUPPORT OFF
set_global_assignment -name MAX7000_ENABLE_JTAG_BST_SUPPORT ON
set_global_assignment -name RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name STRATIXIII_UPDATE_MODE STANDARD
set_global_assignment -name STRATIX_UPDATE_MODE STANDARD
set_global_assignment -name STRATIXIII_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name STRATIXII_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name CYCLONEII_CONFIGURATION_SCHEME "ACTIVE SERIAL"
set_global_assignment -name APEX20K_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name STRATIX_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name CYCLONE_CONFIGURATION_SCHEME "ACTIVE SERIAL"
set_global_assignment -name MERCURY_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name FLEX6K_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name FLEX10K_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name APEXII_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USER_START_UP_CLOCK OFF
set_global_assignment -name ENABLE_VREFA_PIN OFF
set_global_assignment -name ENABLE_VREFB_PIN OFF
set_global_assignment -name ALWAYS_ENABLE_INPUT_BUFFERS OFF
set_global_assignment -name ENABLE_ASMI_FOR_FLASH_LOADER OFF
set_global_assignment -name ENABLE_DEVICE_WIDE_RESET OFF
set_global_assignment -name ENABLE_DEVICE_WIDE_OE OFF
set_global_assignment -name FLEX10K_ENABLE_LOCK_OUTPUT OFF
set_global_assignment -name RESERVE_NWS_NRS_NCS_CS_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_RDYNBUSY_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA7_THROUGH_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA7_THROUGH_DATA2_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_OTHER_AP_PINS_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name CRC_ERROR_CHECKING OFF
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING OFF
set_global_assignment -name BLOCK_RAM_TO_MLAB_CELL_CONVERSION ON
set_global_assignment -name BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS AUTO
set_global_assignment -name BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES CARE
set_global_assignment -name PROGRAMMABLE_POWER_TECHNOLOGY_SETTING "FORCE ALL TILES WITH FAILING TIMING PATHS TO HIGH SPEED"
set_global_assignment -name PROGRAMMABLE_POWER_MAXIMUM_HIGH_SPEED_FRACTION_OF_USED_LAB_TILES 1.0
set_global_assignment -name GUARANTEE_MIN_DELAY_CORNER_IO_ZERO_HOLD_TIME ON
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING "NORMAL COMPILATION"
set_global_assignment -name OPTIMIZE_TIMING "NORMAL COMPILATION"
set_global_assignment -name ECO_OPTIMIZE_TIMING OFF
set_global_assignment -name ECO_REGENERATE_REPORT OFF
set_global_assignment -name OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING NORMAL
set_global_assignment -name DISABLE_PLL_COMPENSATION_DELAY_CHANGE_WARNING OFF
set_global_assignment -name FIT_ONLY_ONE_ATTEMPT OFF
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION AUTOMATICALLY
set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION AUTOMATICALLY
set_global_assignment -name SEED 1
set_global_assignment -name SLOW_SLEW_RATE OFF
set_global_assignment -name PCI_IO OFF
set_global_assignment -name TURBO_BIT ON
#set_global_assignment -name WEAK_PULL_UP_RESISTOR OFF
set_global_assignment -name ENABLE_BUS_HOLD_CIRCUITRY OFF
set_global_assignment -name AUTO_GLOBAL_MEMORY_CONTROLS OFF
set_global_assignment -name AUTO_PACKED_REGISTERS_STRATIXII AUTO
set_global_assignment -name AUTO_PACKED_REGISTERS_MAXII AUTO
set_global_assignment -name NORMAL_LCELL_INSERT ON
set_global_assignment -name CARRY_OUT_PINS_LCELL_INSERT ON
set_global_assignment -name AUTO_DELAY_CHAINS ON
set_global_assignment -name AUTO_FAST_INPUT_REGISTERS OFF
set_global_assignment -name AUTO_FAST_OUTPUT_REGISTERS OFF
set_global_assignment -name AUTO_FAST_OUTPUT_ENABLE_REGISTERS OFF
set_global_assignment -name XSTL_INPUT_ALLOW_SE_BUFFER OFF
set_global_assignment -name TREAT_BIDIR_AS_OUTPUT OFF
set_global_assignment -name AUTO_MERGE_PLLS ON
set_global_assignment -name IGNORE_MODE_FOR_MERGE OFF
set_global_assignment -name AUTO_TURBO_BIT ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_LOG_FILE OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING OFF
set_global_assignment -name IO_PLACEMENT_OPTIMIZATION ON
set_global_assignment -name ALLOW_LVTTL_LVCMOS_INPUT_LEVELS_TO_OVERDRIVE_INPUT_BUFFER OFF
set_global_assignment -name OVERRIDE_DEFAULT_ELECTROMIGRATION_PARAMETERS OFF
set_global_assignment -name FITTER_EFFORT "AUTO FIT"
set_global_assignment -name FITTER_AUTO_EFFORT_DESIRED_SLACK_MARGIN "0 ns"
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT NORMAL
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION AUTO
set_global_assignment -name ROUTER_REGISTER_DUPLICATION AUTO
set_global_assignment -name ALLOW_SERIES_TERMINATION OFF
set_global_assignment -name ALLOW_SERIES_WITH_CALIBRATION_TERMINATION OFF
set_global_assignment -name ALLOW_PARALLEL_TERMINATION OFF
set_global_assignment -name STRATIXGX_ALLOW_CLOCK_FANOUT_WITH_ANALOG_RESET OFF
set_global_assignment -name AUTO_GLOBAL_CLOCK ON
set_global_assignment -name AUTO_GLOBAL_OE ON
set_global_assignment -name AUTO_GLOBAL_REGISTER_CONTROLS ON
set_global_assignment -name FITTER_EARLY_TIMING_ESTIMATE_MODE REALISTIC
set_global_assignment -name STRATIXGX_ALLOW_GIGE_UNDER_FULL_DATARATE_RANGE OFF
set_global_assignment -name STRATIXGX_ALLOW_RX_CORECLK_FROM_NON_RX_CLKOUT_SOURCE_IN_DOUBLE_DATA_WIDTH_MODE OFF
set_global_assignment -name STRATIXGX_ALLOW_GIGE_IN_DOUBLE_DATA_WIDTH_MODE OFF
set_global_assignment -name STRATIXGX_ALLOW_PARALLEL_LOOPBACK_IN_DOUBLE_DATA_WIDTH_MODE OFF
set_global_assignment -name STRATIXGX_ALLOW_XAUI_IN_SINGLE_DATA_WIDTH_MODE OFF
set_global_assignment -name STRATIXGX_ALLOW_XAUI_WITH_CORECLK_SELECTED_AT_RATE_MATCHER OFF
set_global_assignment -name STRATIXGX_ALLOW_XAUI_WITH_RX_CORECLK_FROM_NON_TXPLL_SOURCE OFF
set_global_assignment -name STRATIXGX_ALLOW_GIGE_WITH_CORECLK_SELECTED_AT_RATE_MATCHER OFF
set_global_assignment -name STRATIXGX_ALLOW_GIGE_WITHOUT_8B10B OFF
set_global_assignment -name STRATIXGX_ALLOW_GIGE_WITH_RX_CORECLK_FROM_NON_TXPLL_SOURCE OFF
set_global_assignment -name STRATIXGX_ALLOW_POST8B10B_LOOPBACK OFF
set_global_assignment -name STRATIXGX_ALLOW_REVERSE_PARALLEL_LOOPBACK OFF
set_global_assignment -name STRATIXGX_ALLOW_USE_OF_GXB_COUPLED_IOS OFF
set_global_assignment -name IO_SSO_CHECKING ON
set_global_assignment -name GENERATE_GXB_RECONFIG_MIF OFF
set_global_assignment -name GENERATE_GXB_RECONFIG_MIF_WITH_PLL OFF
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top