INFO-FLOW: Workspace /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1 opened at Fri Apr 11 17:55:50 CEST 2025
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.47 sec.
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.54 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute     config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute     config_schedule -enable_dsp_full_reg=0 
Command   open_solution done; 0.59 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute   config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=0 
Execute   set_clock_uncertainty 12.5% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% 
Execute   source ./myproject_prj/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./myproject_prj/solution1/directives.tcl
Execute     set_directive_top -name myproject myproject 
INFO: [HLS 200-1510] Running: set_directive_top -name myproject myproject 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 227.113 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top myproject -name=myproject 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.99 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.95 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.33 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: exec /tools/Xilinx/XilinxUnified_2022/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ro/kaleido/repo/training-ML-FPGA-MarDelPlata-Argentina2025/labs/lab05/hlsPrj/student_qap_final/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
