Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mul_ref
Version: T-2022.03-SP2
Date   : Mon May 12 03:07:58 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          1.32
  Critical Path Slack:          -1.25
  Critical Path Clk Period:      0.10
  Total Negative Slack:         -9.62
  No. of Violating Paths:        8.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.08
  Critical Path Slack:           0.02
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                267
  Buf/Inv Cell Count:              47
  Buf Cell Count:                  11
  Inv Cell Count:                  36
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       259
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      390.221999
  Noncombinational Area:    36.175999
  Buf/Inv Area:             28.994000
  Total Buffer Area:             9.04
  Total Inverter Area:          19.95
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               426.397998
  Design Area:             426.397998


  Design Rules
  -----------------------------------
  Total Number of Nets:           323
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.47
  Logic Optimization:                  0.64
  Mapping Optimization:                0.94
  -----------------------------------------
  Overall Compile Time:                2.46
  Overall Compile Wall Clock Time:     2.70

  --------------------------------------------------------------------

  Design  WNS: 1.25  TNS: 9.62  Number of Violating Paths: 8


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
