##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for EMITE_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. EMITE_IntClock:R)
		5.2::Critical Path Report for (EMITE_IntClock:R vs. EMITE_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK       | Frequency: 58.92 MHz  | Target: 24.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL          | N/A                   | Target: 24.00 MHz  | 
Clock: EMITE_IntClock  | Frequency: 57.01 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       EMITE_IntClock  41666.7          24693       N/A              N/A         N/A              N/A         N/A              N/A         
EMITE_IntClock  EMITE_IntClock  1.30417e+007     13024126    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  28441         EMITE_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.92 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13503
-------------------------------------   ----- 
End-of-path arrival time (ps)           13503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         2188   2188  24693  RISE       1
\EMITE:BUART:rx_postpoll\/main_1         macrocell6      5056   7244  24693  RISE       1
\EMITE:BUART:rx_postpoll\/q              macrocell6      3350  10594  24693  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  13503  24693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for EMITE_IntClock
********************************************
Clock: EMITE_IntClock
Frequency: 57.01 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \EMITE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024126p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -5360
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12181
-------------------------------------   ----- 
End-of-path arrival time (ps)           12181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q            macrocell18   1250   1250  13024126  RISE       1
\EMITE:BUART:rx_counter_load\/main_3  macrocell5    5265   6515  13024126  RISE       1
\EMITE:BUART:rx_counter_load\/q       macrocell5    3350   9865  13024126  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/load   count7cell    2316  12181  13024126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. EMITE_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13503
-------------------------------------   ----- 
End-of-path arrival time (ps)           13503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         2188   2188  24693  RISE       1
\EMITE:BUART:rx_postpoll\/main_1         macrocell6      5056   7244  24693  RISE       1
\EMITE:BUART:rx_postpoll\/q              macrocell6      3350  10594  24693  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  13503  24693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (EMITE_IntClock:R vs. EMITE_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \EMITE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024126p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -5360
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12181
-------------------------------------   ----- 
End-of-path arrival time (ps)           12181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q            macrocell18   1250   1250  13024126  RISE       1
\EMITE:BUART:rx_counter_load\/main_3  macrocell5    5265   6515  13024126  RISE       1
\EMITE:BUART:rx_counter_load\/q       macrocell5    3350   9865  13024126  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/load   count7cell    2316  12181  13024126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13503
-------------------------------------   ----- 
End-of-path arrival time (ps)           13503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         2188   2188  24693  RISE       1
\EMITE:BUART:rx_postpoll\/main_1         macrocell6      5056   7244  24693  RISE       1
\EMITE:BUART:rx_postpoll\/q              macrocell6      3350  10594  24693  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  13503  24693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_state_2\/main_8
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 29999p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2188   2188  24693  RISE       1
\EMITE:BUART:rx_state_2\/main_8  macrocell18   5969   8157  29999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_status_3\/main_6
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 29999p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2188   2188  24693  RISE       1
\EMITE:BUART:rx_status_3\/main_6  macrocell23   5969   8157  29999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_state_0\/main_9
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 30141p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2188   2188  24693  RISE       1
\EMITE:BUART:rx_state_0\/main_9  macrocell15   5827   8015  30141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_last\/main_0
Capture Clock  : \EMITE:BUART:rx_last\/clock_0
Path slack     : 30141p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell1       2188   2188  24693  RISE       1
\EMITE:BUART:rx_last\/main_0  macrocell24   5827   8015  30141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_last\/clock_0                              macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:pollcount_1\/main_3
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 30913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2188   2188  24693  RISE       1
\EMITE:BUART:pollcount_1\/main_3  macrocell21   5056   7244  30913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:pollcount_0\/main_2
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 30913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2188   2188  24693  RISE       1
\EMITE:BUART:pollcount_0\/main_2  macrocell22   5056   7244  30913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \EMITE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024126p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -5360
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12181
-------------------------------------   ----- 
End-of-path arrival time (ps)           12181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q            macrocell18   1250   1250  13024126  RISE       1
\EMITE:BUART:rx_counter_load\/main_3  macrocell5    5265   6515  13024126  RISE       1
\EMITE:BUART:rx_counter_load\/q       macrocell5    3350   9865  13024126  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/load   count7cell    2316  12181  13024126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_0\/q
Path End       : \EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024226p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_0\/q                      macrocell11     1250   1250  13024226  RISE       1
\EMITE:BUART:counter_load_not\/main_1           macrocell2      4338   5588  13024226  RISE       1
\EMITE:BUART:counter_load_not\/q                macrocell2      3350   8938  13024226  RISE       1
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  11251  13024226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \EMITE:BUART:sRX:RxSts\/status_4
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13027123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14044
-------------------------------------   ----- 
End-of-path arrival time (ps)           14044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13027123  RISE       1
\EMITE:BUART:rx_status_4\/main_1                 macrocell7      2927   6507  13027123  RISE       1
\EMITE:BUART:rx_status_4\/q                      macrocell7      3350   9857  13027123  RISE       1
\EMITE:BUART:sRX:RxSts\/status_4                 statusicell2    4187  14044  13027123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_4
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13028188p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9968
-------------------------------------   ---- 
End-of-path arrival time (ps)           9968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q         macrocell18   1250   1250  13024126  RISE       1
\EMITE:BUART:rx_load_fifo\/main_4  macrocell16   8718   9968  13028188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_2\/main_4
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13028188p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9968
-------------------------------------   ---- 
End-of-path arrival time (ps)           9968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell18   1250   1250  13024126  RISE       1
\EMITE:BUART:rx_state_2\/main_4  macrocell18   8718   9968  13028188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_status_3\/main_4
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13028188p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9968
-------------------------------------   ---- 
End-of-path arrival time (ps)           9968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q        macrocell18   1250   1250  13024126  RISE       1
\EMITE:BUART:rx_status_3\/main_4  macrocell23   8718   9968  13028188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_0\/q
Path End       : \EMITE:BUART:sTX:TxSts\/status_0
Capture Clock  : \EMITE:BUART:sTX:TxSts\/clock
Path slack     : 13028590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12577
-------------------------------------   ----- 
End-of-path arrival time (ps)           12577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_0\/q        macrocell11    1250   1250  13024226  RISE       1
\EMITE:BUART:tx_status_0\/main_1  macrocell3     5040   6290  13028590  RISE       1
\EMITE:BUART:tx_status_0\/q       macrocell3     3350   9640  13028590  RISE       1
\EMITE:BUART:sTX:TxSts\/status_0  statusicell1   2937  12577  13028590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_0\/main_4
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13028757p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9400
-------------------------------------   ---- 
End-of-path arrival time (ps)           9400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell18   1250   1250  13024126  RISE       1
\EMITE:BUART:rx_state_0\/main_4  macrocell15   8150   9400  13028757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_3\/main_4
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13028757p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9400
-------------------------------------   ---- 
End-of-path arrival time (ps)           9400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell18   1250   1250  13024126  RISE       1
\EMITE:BUART:rx_state_3\/main_4  macrocell17   8150   9400  13028757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_1\/q
Path End       : \EMITE:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \EMITE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029346p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_1\/q                macrocell10     1250   1250  13024791  RISE       1
\EMITE:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5060   6310  13029346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_0\/q
Path End       : \EMITE:BUART:rx_status_3\/main_7
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13030122p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_0\/q       macrocell22   1250   1250  13025733  RISE       1
\EMITE:BUART:rx_status_3\/main_7  macrocell23   6784   8034  13030122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk_enable\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030376p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13030376  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4031   5281  13030376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_0\/q
Path End       : \EMITE:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \EMITE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030614p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_0\/q                macrocell11     1250   1250  13024226  RISE       1
\EMITE:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3793   5043  13030614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_0\/q
Path End       : \EMITE:BUART:rx_state_0\/main_10
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13030637p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_0\/q       macrocell22   1250   1250  13025733  RISE       1
\EMITE:BUART:rx_state_0\/main_10  macrocell15   6270   7520  13030637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q                macrocell15     1250   1250  13025801  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3454   4704  13030953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_ctrl_mark_last\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030960p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13025800  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3446   4696  13030960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \EMITE:BUART:txn\/main_3
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13031475p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031475  RISE       1
\EMITE:BUART:txn\/main_3                macrocell9      2312   6682  13031475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031641p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q               macrocell18   1250   1250  13024126  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_3  macrocell20   5265   6515  13031641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_load_fifo\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031670p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3130
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13027272  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5617   6867  13031670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_1\/q
Path End       : \EMITE:BUART:txn\/main_1
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13031839p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_1\/q  macrocell10   1250   1250  13024791  RISE       1
\EMITE:BUART:txn\/main_1    macrocell9    5068   6318  13031839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_1\/q
Path End       : \EMITE:BUART:tx_state_1\/main_0
Capture Clock  : \EMITE:BUART:tx_state_1\/clock_0
Path slack     : 13031839p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_1\/q       macrocell10   1250   1250  13024791  RISE       1
\EMITE:BUART:tx_state_1\/main_0  macrocell10   5068   6318  13031839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_0\/q
Path End       : \EMITE:BUART:tx_state_0\/main_1
Capture Clock  : \EMITE:BUART:tx_state_0\/clock_0
Path slack     : 13031867p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_0\/q       macrocell11   1250   1250  13024226  RISE       1
\EMITE:BUART:tx_state_0\/main_1  macrocell11   5040   6290  13031867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_0\/q
Path End       : \EMITE:BUART:tx_bitclk\/main_1
Capture Clock  : \EMITE:BUART:tx_bitclk\/clock_0
Path slack     : 13031867p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_0\/q      macrocell11   1250   1250  13024226  RISE       1
\EMITE:BUART:tx_bitclk\/main_1  macrocell13   5040   6290  13031867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_0\/q
Path End       : \EMITE:BUART:txn\/main_2
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13031879p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_0\/q  macrocell11   1250   1250  13024226  RISE       1
\EMITE:BUART:txn\/main_2    macrocell9    5028   6278  13031879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_0\/q
Path End       : \EMITE:BUART:tx_state_1\/main_1
Capture Clock  : \EMITE:BUART:tx_state_1\/clock_0
Path slack     : 13031879p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_0\/q       macrocell11   1250   1250  13024226  RISE       1
\EMITE:BUART:tx_state_1\/main_1  macrocell10   5028   6278  13031879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_0\/q
Path End       : \EMITE:BUART:pollcount_1\/main_4
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13031952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6204
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_0\/q       macrocell22   1250   1250  13025733  RISE       1
\EMITE:BUART:pollcount_1\/main_4  macrocell21   4954   6204  13031952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_0\/q
Path End       : \EMITE:BUART:pollcount_0\/main_3
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13031952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6204
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_0\/q       macrocell22   1250   1250  13025733  RISE       1
\EMITE:BUART:pollcount_0\/main_3  macrocell22   4954   6204  13031952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \EMITE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \EMITE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3613
-------------------------------------   ---- 
End-of-path arrival time (ps)           3613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026041  RISE       1
\EMITE:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3423   3613  13032044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_1\/q
Path End       : \EMITE:BUART:rx_status_3\/main_5
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13032066p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_1\/q       macrocell21   1250   1250  13027190  RISE       1
\EMITE:BUART:rx_status_3\/main_5  macrocell23   4841   6091  13032066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_3
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032157p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q         macrocell17   1250   1250  13025344  RISE       1
\EMITE:BUART:rx_load_fifo\/main_3  macrocell16   4750   6000  13032157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_2\/main_3
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13032157p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell17   1250   1250  13025344  RISE       1
\EMITE:BUART:rx_state_2\/main_3  macrocell18   4750   6000  13032157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_status_3\/main_3
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13032157p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q        macrocell17   1250   1250  13025344  RISE       1
\EMITE:BUART:rx_status_3\/main_3  macrocell23   4750   6000  13032157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_0\/main_3
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13032170p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell17   1250   1250  13025344  RISE       1
\EMITE:BUART:rx_state_0\/main_3  macrocell15   4736   5986  13032170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_3\/main_3
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13032170p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell17   1250   1250  13025344  RISE       1
\EMITE:BUART:rx_state_3\/main_3  macrocell17   4736   5986  13032170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \EMITE:BUART:tx_state_0\/main_3
Capture Clock  : \EMITE:BUART:tx_state_0\/clock_0
Path slack     : 13032278p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13029001  RISE       1
\EMITE:BUART:tx_state_0\/main_3                  macrocell11     2299   5879  13032278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk_enable\/q
Path End       : \EMITE:BUART:rx_state_0\/main_2
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13032313p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030376  RISE       1
\EMITE:BUART:rx_state_0\/main_2   macrocell15   4593   5843  13032313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk_enable\/q
Path End       : \EMITE:BUART:rx_state_3\/main_2
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13032313p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030376  RISE       1
\EMITE:BUART:rx_state_3\/main_2   macrocell17   4593   5843  13032313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_1\/q
Path End       : \EMITE:BUART:tx_state_0\/main_0
Capture Clock  : \EMITE:BUART:tx_state_0\/clock_0
Path slack     : 13032563p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_1\/q       macrocell10   1250   1250  13024791  RISE       1
\EMITE:BUART:tx_state_0\/main_0  macrocell11   4344   5594  13032563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_1\/q
Path End       : \EMITE:BUART:tx_bitclk\/main_0
Capture Clock  : \EMITE:BUART:tx_bitclk\/clock_0
Path slack     : 13032563p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_1\/q      macrocell10   1250   1250  13024791  RISE       1
\EMITE:BUART:tx_bitclk\/main_0  macrocell13   4344   5594  13032563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_0\/q
Path End       : \EMITE:BUART:tx_state_2\/main_1
Capture Clock  : \EMITE:BUART:tx_state_2\/clock_0
Path slack     : 13032569p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_0\/q       macrocell11   1250   1250  13024226  RISE       1
\EMITE:BUART:tx_state_2\/main_1  macrocell12   4338   5588  13032569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032860p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q               macrocell17   1250   1250  13025344  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_2  macrocell20   4047   5297  13032860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_1\/q
Path End       : \EMITE:BUART:tx_state_2\/main_0
Capture Clock  : \EMITE:BUART:tx_state_2\/clock_0
Path slack     : 13033134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_1\/q       macrocell10   1250   1250  13024791  RISE       1
\EMITE:BUART:tx_state_2\/main_0  macrocell12   3772   5022  13033134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_1\/q
Path End       : \EMITE:BUART:rx_state_0\/main_8
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033196p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_1\/q      macrocell21   1250   1250  13027190  RISE       1
\EMITE:BUART:rx_state_0\/main_8  macrocell15   3711   4961  13033196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_1
Path End       : \EMITE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \EMITE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033286  RISE       1
\EMITE:BUART:rx_bitclk_enable\/main_1   macrocell19   2930   4870  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_1
Path End       : \EMITE:BUART:pollcount_1\/main_1
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033286  RISE       1
\EMITE:BUART:pollcount_1\/main_1        macrocell21   2930   4870  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_1
Path End       : \EMITE:BUART:pollcount_0\/main_1
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033286  RISE       1
\EMITE:BUART:pollcount_0\/main_1        macrocell22   2930   4870  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_2
Path End       : \EMITE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \EMITE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033291p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033291  RISE       1
\EMITE:BUART:rx_bitclk_enable\/main_0   macrocell19   2926   4866  13033291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_2
Path End       : \EMITE:BUART:pollcount_1\/main_0
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13033291p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033291  RISE       1
\EMITE:BUART:pollcount_1\/main_0        macrocell21   2926   4866  13033291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_2
Path End       : \EMITE:BUART:pollcount_0\/main_0
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13033291p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033291  RISE       1
\EMITE:BUART:pollcount_0\/main_0        macrocell22   2926   4866  13033291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_0
Path End       : \EMITE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \EMITE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033294  RISE       1
\EMITE:BUART:rx_bitclk_enable\/main_2   macrocell19   2923   4863  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk_enable\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_2
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033311p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13030376  RISE       1
\EMITE:BUART:rx_load_fifo\/main_2  macrocell16   3596   4846  13033311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk_enable\/q
Path End       : \EMITE:BUART:rx_state_2\/main_2
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13033311p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030376  RISE       1
\EMITE:BUART:rx_state_2\/main_2   macrocell18   3596   4846  13033311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk_enable\/q
Path End       : \EMITE:BUART:rx_status_3\/main_2
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13033311p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030376  RISE       1
\EMITE:BUART:rx_status_3\/main_2  macrocell23   3596   4846  13033311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_ctrl_mark_last\/q
Path End       : \EMITE:BUART:rx_state_0\/main_0
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033312p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025800  RISE       1
\EMITE:BUART:rx_state_0\/main_0    macrocell15   3594   4844  13033312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_ctrl_mark_last\/q
Path End       : \EMITE:BUART:rx_state_3\/main_0
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13033312p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025800  RISE       1
\EMITE:BUART:rx_state_3\/main_0    macrocell17   3594   4844  13033312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_0\/main_1
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033313p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell15   1250   1250  13025801  RISE       1
\EMITE:BUART:rx_state_0\/main_1  macrocell15   3593   4843  13033313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_3\/main_1
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13033313p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell15   1250   1250  13025801  RISE       1
\EMITE:BUART:rx_state_3\/main_1  macrocell17   3593   4843  13033313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_ctrl_mark_last\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13025800  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_0  macrocell20   3591   4841  13033316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033317p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q               macrocell15   1250   1250  13025801  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_1  macrocell20   3590   4840  13033317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_1\/q
Path End       : \EMITE:BUART:pollcount_1\/main_2
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13033410p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_1\/q       macrocell21   1250   1250  13027190  RISE       1
\EMITE:BUART:pollcount_1\/main_2  macrocell21   3497   4747  13033410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_state_0\/main_7
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033416  RISE       1
\EMITE:BUART:rx_state_0\/main_7         macrocell15   2801   4741  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_state_3\/main_7
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033416  RISE       1
\EMITE:BUART:rx_state_3\/main_7         macrocell17   2801   4741  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_state_0\/main_6
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\EMITE:BUART:rx_state_0\/main_6         macrocell15   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_state_3\/main_6
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\EMITE:BUART:rx_state_3\/main_6         macrocell17   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_load_fifo\/main_7
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033416  RISE       1
\EMITE:BUART:rx_load_fifo\/main_7       macrocell16   2796   4736  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_state_2\/main_7
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033416  RISE       1
\EMITE:BUART:rx_state_2\/main_7         macrocell18   2796   4736  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_load_fifo\/main_6
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\EMITE:BUART:rx_load_fifo\/main_6       macrocell16   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_state_2\/main_6
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\EMITE:BUART:rx_state_2\/main_6         macrocell18   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_1
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q         macrocell15   1250   1250  13025801  RISE       1
\EMITE:BUART:rx_load_fifo\/main_1  macrocell16   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_2\/main_1
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell15   1250   1250  13025801  RISE       1
\EMITE:BUART:rx_state_2\/main_1  macrocell18   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_status_3\/main_1
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q        macrocell15   1250   1250  13025801  RISE       1
\EMITE:BUART:rx_status_3\/main_1  macrocell23   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_ctrl_mark_last\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_0
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025800  RISE       1
\EMITE:BUART:rx_load_fifo\/main_0  macrocell16   3402   4652  13033504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_ctrl_mark_last\/q
Path End       : \EMITE:BUART:rx_state_2\/main_0
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13033504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025800  RISE       1
\EMITE:BUART:rx_state_2\/main_0    macrocell18   3402   4652  13033504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_ctrl_mark_last\/q
Path End       : \EMITE:BUART:rx_status_3\/main_0
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13033504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025800  RISE       1
\EMITE:BUART:rx_status_3\/main_0   macrocell23   3402   4652  13033504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_state_0\/main_5
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\EMITE:BUART:rx_state_0\/main_5         macrocell15   2620   4560  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_state_3\/main_5
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\EMITE:BUART:rx_state_3\/main_5         macrocell17   2620   4560  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_load_fifo\/main_5
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\EMITE:BUART:rx_load_fifo\/main_5       macrocell16   2612   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_state_2\/main_5
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\EMITE:BUART:rx_state_2\/main_5         macrocell18   2612   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_2\/q
Path End       : \EMITE:BUART:tx_state_2\/main_3
Capture Clock  : \EMITE:BUART:tx_state_2\/clock_0
Path slack     : 13033787p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_2\/q       macrocell12   1250   1250  13025444  RISE       1
\EMITE:BUART:tx_state_2\/main_3  macrocell12   3119   4369  13033787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_2\/q
Path End       : \EMITE:BUART:txn\/main_4
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13033792p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_2\/q  macrocell12   1250   1250  13025444  RISE       1
\EMITE:BUART:txn\/main_4    macrocell9    3115   4365  13033792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_2\/q
Path End       : \EMITE:BUART:tx_state_1\/main_3
Capture Clock  : \EMITE:BUART:tx_state_1\/clock_0
Path slack     : 13033792p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_2\/q       macrocell12   1250   1250  13025444  RISE       1
\EMITE:BUART:tx_state_1\/main_3  macrocell10   3115   4365  13033792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_2\/q
Path End       : \EMITE:BUART:tx_state_0\/main_4
Capture Clock  : \EMITE:BUART:tx_state_0\/clock_0
Path slack     : 13033952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_2\/q       macrocell12   1250   1250  13025444  RISE       1
\EMITE:BUART:tx_state_0\/main_4  macrocell11   2955   4205  13033952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_state_2\/q
Path End       : \EMITE:BUART:tx_bitclk\/main_3
Capture Clock  : \EMITE:BUART:tx_bitclk\/clock_0
Path slack     : 13033952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_state_2\/q      macrocell12   1250   1250  13025444  RISE       1
\EMITE:BUART:tx_bitclk\/main_3  macrocell13   2955   4205  13033952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_bitclk\/q
Path End       : \EMITE:BUART:txn\/main_6
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13033986p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_bitclk\/q  macrocell13   1250   1250  13033986  RISE       1
\EMITE:BUART:txn\/main_6   macrocell9    2921   4171  13033986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_bitclk\/q
Path End       : \EMITE:BUART:tx_state_1\/main_5
Capture Clock  : \EMITE:BUART:tx_state_1\/clock_0
Path slack     : 13033986p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033986  RISE       1
\EMITE:BUART:tx_state_1\/main_5  macrocell10   2921   4171  13033986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_bitclk\/q
Path End       : \EMITE:BUART:tx_state_0\/main_5
Capture Clock  : \EMITE:BUART:tx_state_0\/clock_0
Path slack     : 13033988p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033986  RISE       1
\EMITE:BUART:tx_state_0\/main_5  macrocell11   2919   4169  13033988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:tx_bitclk\/q
Path End       : \EMITE:BUART:tx_state_2\/main_5
Capture Clock  : \EMITE:BUART:tx_state_2\/clock_0
Path slack     : 13033989p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033986  RISE       1
\EMITE:BUART:tx_state_2\/main_5  macrocell12   2917   4167  13033989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:txn\/q
Path End       : \EMITE:BUART:txn\/main_0
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13034308p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:txn\/q       macrocell9    1250   1250  13034308  RISE       1
\EMITE:BUART:txn\/main_0  macrocell9    2598   3848  13034308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \EMITE:BUART:tx_state_1\/main_2
Capture Clock  : \EMITE:BUART:tx_state_1\/clock_0
Path slack     : 13034382p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026041  RISE       1
\EMITE:BUART:tx_state_1\/main_2               macrocell10     3584   3774  13034382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \EMITE:BUART:tx_state_2\/main_2
Capture Clock  : \EMITE:BUART:tx_state_2\/clock_0
Path slack     : 13034384p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026041  RISE       1
\EMITE:BUART:tx_state_2\/main_2               macrocell12     3583   3773  13034384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \EMITE:BUART:tx_state_0\/main_2
Capture Clock  : \EMITE:BUART:tx_state_0\/clock_0
Path slack     : 13034551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3606
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026041  RISE       1
\EMITE:BUART:tx_state_0\/main_2               macrocell11     3416   3606  13034551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \EMITE:BUART:tx_bitclk\/main_2
Capture Clock  : \EMITE:BUART:tx_bitclk\/clock_0
Path slack     : 13034551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3606
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026041  RISE       1
\EMITE:BUART:tx_bitclk\/main_2                macrocell13     3416   3606  13034551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_last\/q
Path End       : \EMITE:BUART:rx_state_2\/main_9
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13034621p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_last\/clock_0                              macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_last\/q          macrocell24   1250   1250  13034621  RISE       1
\EMITE:BUART:rx_state_2\/main_9  macrocell18   2285   3535  13034621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \EMITE:BUART:txn\/main_5
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13035173p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2983
-------------------------------------   ---- 
End-of-path arrival time (ps)           2983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035173  RISE       1
\EMITE:BUART:txn\/main_5                      macrocell9      2793   2983  13035173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \EMITE:BUART:tx_state_1\/main_4
Capture Clock  : \EMITE:BUART:tx_state_1\/clock_0
Path slack     : 13035173p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2983
-------------------------------------   ---- 
End-of-path arrival time (ps)           2983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035173  RISE       1
\EMITE:BUART:tx_state_1\/main_4               macrocell10     2793   2983  13035173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \EMITE:BUART:tx_state_2\/main_4
Capture Clock  : \EMITE:BUART:tx_state_2\/clock_0
Path slack     : 13035188p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2969
-------------------------------------   ---- 
End-of-path arrival time (ps)           2969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035173  RISE       1
\EMITE:BUART:tx_state_2\/main_4               macrocell12     2779   2969  13035188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_status_3\/q
Path End       : \EMITE:BUART:sRX:RxSts\/status_3
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13037016p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_status_3\/q       macrocell23    1250   1250  13037016  RISE       1
\EMITE:BUART:sRX:RxSts\/status_3  statusicell2   2901   4151  13037016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

