<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synlog/Filterwheel_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>255.0 MHz</data>
<data>6.079</data>
</row>
<row>
<data>ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>255.0 MHz</data>
<data>6.079</data>
</row>
<row>
<data>ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>255.0 MHz</data>
<data>6.079</data>
</row>
<row>
<data>ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>255.0 MHz</data>
<data>6.079</data>
</row>
<row>
<data>ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>255.0 MHz</data>
<data>6.079</data>
</row>
<row>
<data>ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>255.0 MHz</data>
<data>6.079</data>
</row>
<row>
<data>ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>180.7 MHz</data>
<data>4.466</data>
</row>
<row>
<data>ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>180.7 MHz</data>
<data>4.466</data>
</row>
<row>
<data>Filterwheel_sb_0/CCC_0/GL0</data>
<data>102.0 MHz</data>
<data>116.9 MHz</data>
<data>1.248</data>
</row>
<row>
<data>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</data>
<data>50.0 MHz</data>
<data>816.1 MHz</data>
<data>18.775</data>
</row>
<row>
<data>MasterClk</data>
<data>102.0 MHz</data>
<data>121.4 MHz</data>
<data>1.564</data>
</row>
<row>
<data>VCXO</data>
<data>51.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>180.7 MHz</data>
<data>4.466</data>
</row>
<row>
<data>VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>180.7 MHz</data>
<data>4.466</data>
</row>
<row>
<data>VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>183.2 MHz</data>
<data>4.541</data>
</row>
<row>
<data>VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock</data>
<data>100.0 MHz</data>
<data>180.7 MHz</data>
<data>4.466</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>807.1 MHz</data>
<data>8.761</data>
</row>
</report_table>
