Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 02 19:55:50 2018
| Host         : DESKTOP-DCD94MV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_FSM_control_sets_placed.rpt
| Design       : traffic_FSM
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+-------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+---------------+-------------------------+------------------+----------------+
|  clk100Mhz_IBUF_BUFG |               |                         |                1 |              2 |
|  s1/CLK              |               | count_timing[4]_i_1_n_0 |                1 |              5 |
|  s1/CLK              |               |                         |                2 |              6 |
|  clk100Mhz_IBUF_BUFG |               | s1/check                |                6 |             23 |
+----------------------+---------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


