<html><body><samp><pre>
<!@TC:1488848813>
<a name=mapperReport7>Synopsys Lattice Technology Mapper, Version maplat, Build 1062R, Built Nov 13 2014 09:43:00</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1488848813> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1488848813> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1488848813> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@W:BN132:@XP_MSG">i2s_controller.v(47)</a><!@TM:1488848813> | Removing sequential instance port2.count[3:0],  because it is equivalent to instance port1.count[3:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:56:5:56:14:@W:BN132:@XP_MSG">i2s_controller.v(56)</a><!@TM:1488848813> | Removing user instance port2.count12,  because it is equivalent to instance port1.count12</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:56:2:56:4:@W:BN132:@XP_MSG">i2s_controller.v(56)</a><!@TM:1488848813> | Removing user instance port2.un1_count12,  because it is equivalent to instance port1.un1_count12</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@W:BN132:@XP_MSG">i2s_controller.v(47)</a><!@TM:1488848813> | Removing sequential instance port2.o_ws,  because it is equivalent to instance port1.o_ws</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:64:4:64:10:@W:BN132:@XP_MSG">i2s_rx.v(64)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.ws_i,  because it is equivalent to instance port1.i2s_rx_inst.ws_i</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:57:9:57:17:@W:BN132:@XP_MSG">i2s_controller.v(57)</a><!@TM:1488848813> | Removing user instance port2.un2_count[3:0],  because it is equivalent to instance port1.un2_count[3:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:64:4:64:10:@W:BN132:@XP_MSG">i2s_rx.v(64)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.ws_reg_i,  because it is equivalent to instance port1.i2s_rx_inst.ws_reg_i</font>
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@A:BN291:@XP_MSG">i2s_controller.v(47)</a><!@TM:1488848813> | Boundary register port2.o_ws packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:93:4:93:10:@W:BN132:@XP_MSG">i2s_rx.v(93)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_vld_i,  because it is equivalent to instance port1.i2s_rx_inst.left_vld_i</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:93:4:93:10:@W:BN132:@XP_MSG">i2s_rx.v(93)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_vld_i,  because it is equivalent to instance port1.i2s_rx_inst.right_vld_i</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:111:4:111:10:@W:BN132:@XP_MSG">i2s_rx.v(111)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_vld_reg_i,  because it is equivalent to instance port1.i2s_rx_inst.left_vld_reg_i</font>
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1488848813> | Applying initial value "0000000000000000" on instance subMean1.avg[15:0]  

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[15] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[14] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[13] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[12] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[11] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[10] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[9] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[8] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[7] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[6] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[5] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[4] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[3] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[2] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:145:4:145:10:@N:BN362:@XP_MSG">i2s_rx.v(145)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_twos_compl_i[1] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[15] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[14] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[13] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[12] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[11] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[10] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[9] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[8] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[7] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[6] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[5] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[4] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[3] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[2] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_twos_compl_i[1] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: : <a href="c:\users\sec29\desktop\i2s_iot\zcr.v:56:0:56:6:@N::@XP_MSG">zcr.v(56)</a><!@TM:1488848813> | Found counter in view:work.zcr(verilog) inst zcr_count[5:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="c:\users\sec29\desktop\i2s_iot\submean2.v:37:1:37:3:@N:FA113:@XP_MSG">submean2.v(37)</a><!@TM:1488848813> | Pipelining module un1_sum[19:0]
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\sec29\desktop\i2s_iot\submean2.v:35:0:35:6:@N:MF169:@XP_MSG">submean2.v(35)</a><!@TM:1488848813> | Register sum[19:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\sec29\desktop\i2s_iot\submean2.v:35:0:35:6:@N:MF169:@XP_MSG">submean2.v(35)</a><!@TM:1488848813> | Register avg[15:0] pushed in.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[1] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[2] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[1] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[3] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[2] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[4] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[1] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[3] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[5] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[2] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[4] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[6] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[1] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[3] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[5] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[7] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[2] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[4] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[6] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[8] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[3] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[5] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[7] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[9] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[4] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[6] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[8] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[10] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[5] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[7] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[9] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[11] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[6] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[8] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[10] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[12] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[7] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[9] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[11] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[13] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[8] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[10] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[12] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[14] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[9] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[11] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[13] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_reg_i[15] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[10] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[12] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[14] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[11] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[13] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:138:4:138:10:@N:BN362:@XP_MSG">i2s_rx.v(138)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.right_data_ones_compl_i[15] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[12] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[14] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[13] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_reg_i[15] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[14] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1488848813> | Removing sequential instance port2.i2s_rx_inst.left_data_ones_compl_i[15] in hierarchy view:work.top(verilog) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.04ns		 228 /       264
------------------------------------------------------------

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@N:FX271:@XP_MSG">i2s_controller.v(47)</a><!@TM:1488848813> | Instance "port1.o_ws" with 21 loads replicated 2 times to improve timing 
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.80ns		 230 /       266
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.80ns		 230 /       266
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1488848813> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 142MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 281 clock pin(s) of sequential element(s)
0 instances converted, 281 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance              Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:my_pll.PLLInst_0@|E:zcr2.current@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       my_pll.PLLInst_0     EHXPLLJ                160        zcr2.current                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:my_pll.PLLInst_0@|E:port1_i2s_rx_inst_sd_iio@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       my_pll.PLLInst_0     EHXPLLJ                121        port1_i2s_rx_inst_sd_iio     No gated clock conversion method for cell cell:LUCENT.IFS1P3DX                                                                
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\SEC29\Desktop\i2s_iot\impl1\impl1.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)

Writing Analyst data base C:\Users\SEC29\Desktop\i2s_iot\impl1\synwork\impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
J-2014.09L
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1488848813> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 146MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\sec29\desktop\i2s_iot\fifo_submean.v:46:12:46:28:@W:MT246:@XP_MSG">fifo_submean.v(46)</a><!@TM:1488848813> | Blackbox FIFO8KB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\sec29\desktop\i2s_iot\pll1.v:69:12:69:21:@W:MT246:@XP_MSG">pll1.v(69)</a><!@TM:1488848813> | Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1488848813> | Found inferred clock pll1|CLKOP_inferred_clock with period 4.46ns. Please declare a user-defined clock on object "n:my_pll.CLKOP"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1488848813> | Found inferred clock pll1|CLKOS_inferred_clock with period 5.71ns. Please declare a user-defined clock on object "n:my_pll.CLKOS"</font> 



<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Mar 06 19:06:53 2017
#


Top view:               top
Requested Frequency:    175.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1488848813> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1488848813> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -1.770

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
pll1|CLKOP_inferred_clock     224.4 MHz     190.7 MHz     4.456         5.242         -0.786     inferred     Autoconstr_clkgroup_1
pll1|CLKOS_inferred_clock     175.0 MHz     148.8 MHz     5.713         6.721         -1.008     inferred     Autoconstr_clkgroup_0
System                        710.4 MHz     603.9 MHz     1.408         1.656         -0.248     system       system_clkgroup      
===================================================================================================================================





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
System                     System                     |  1.408       -0.248  |  No paths    -      |  No paths    -      |  No paths    -     
System                     pll1|CLKOS_inferred_clock  |  5.713       2.082   |  No paths    -      |  No paths    -      |  No paths    -     
pll1|CLKOS_inferred_clock  System                     |  5.713       4.384   |  No paths    -      |  No paths    -      |  No paths    -     
pll1|CLKOS_inferred_clock  pll1|CLKOS_inferred_clock  |  5.713       -1.008  |  No paths    -      |  No paths    -      |  No paths    -     
pll1|CLKOP_inferred_clock  System                     |  4.456       -1.698  |  No paths    -      |  No paths    -      |  4.456       -1.770
pll1|CLKOP_inferred_clock  pll1|CLKOP_inferred_clock  |  4.456       -0.786  |  4.456       1.652  |  No paths    -      |  2.228       0.879 
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: pll1|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                                 Starting                                                                         Arrival           
Instance                                         Reference                     Type        Pin     Net                            Time        Slack 
                                                 Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------
port1.o_ws_fast                                  pll1|CLKOP_inferred_clock     FD1P3DX     Q       o_ws_c_fast                    1.044       -1.770
port1.i2s_rx_inst.left_data_twos_compl_i[0]      pll1|CLKOP_inferred_clock     FD1S3DX     Q       o_left_data[0]                 0.972       -1.698
port1.i2s_rx_inst.right_data_twos_compl_i[0]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       o_right_data[0]                0.972       -1.698
port1.i2s_rx_inst.left_data_ones_compl_i[0]      pll1|CLKOP_inferred_clock     FD1S3DX     Q       left_data_ones_compl_i[0]      1.044       -0.786
port1.i2s_rx_inst.right_data_ones_compl_i[0]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       right_data_ones_compl_i[0]     1.044       -0.786
port1.o_ws_rep1                                  pll1|CLKOP_inferred_clock     FD1P3DX     Q       o_ws_c_rep1                    1.228       -0.722
port1.i2s_rx_inst.left_data_ones_compl_i[1]      pll1|CLKOP_inferred_clock     FD1S3DX     Q       left_data_ones_compl_i[1]      0.972       -0.572
port1.i2s_rx_inst.left_data_ones_compl_i[2]      pll1|CLKOP_inferred_clock     FD1S3DX     Q       left_data_ones_compl_i[2]      0.972       -0.572
port1.i2s_rx_inst.right_data_ones_compl_i[1]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       right_data_ones_compl_i[1]     0.972       -0.572
port1.i2s_rx_inst.right_data_ones_compl_i[2]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       right_data_ones_compl_i[2]     0.972       -0.572
====================================================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                                  Starting                                                                      Required           
Instance                          Reference                     Type        Pin     Net                         Time         Slack 
                                  Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------
horizontal_port.fifo_left_1_0     pll1|CLKOP_inferred_clock     FIFO8KB     DI6     un1_o_left_data_1_i[15]     4.456        -1.770
horizontal_port.fifo_left_1_0     pll1|CLKOP_inferred_clock     FIFO8KB     DI4     un1_o_left_data_1_i[13]     4.456        -1.627
horizontal_port.fifo_left_1_0     pll1|CLKOP_inferred_clock     FIFO8KB     DI5     un1_o_left_data_1_i[14]     4.456        -1.627
horizontal_port.fifo_left_1_0     pll1|CLKOP_inferred_clock     FIFO8KB     DI2     un1_o_left_data_1_i[11]     4.456        -1.484
horizontal_port.fifo_left_1_0     pll1|CLKOP_inferred_clock     FIFO8KB     DI3     un1_o_left_data_1_i[12]     4.456        -1.484
horizontal_port.fifo_left_1_0     pll1|CLKOP_inferred_clock     FIFO8KB     DI0     un1_o_left_data_1_i[9]      4.456        -1.341
horizontal_port.fifo_left_1_0     pll1|CLKOP_inferred_clock     FIFO8KB     DI1     un1_o_left_data_1_i[10]     4.456        -1.341
horizontal_port.fifo_left_0_1     pll1|CLKOP_inferred_clock     FIFO8KB     DI7     un1_o_left_data_1_i[7]      4.456        -1.198
horizontal_port.fifo_left_0_1     pll1|CLKOP_inferred_clock     FIFO8KB     DI8     un1_o_left_data_1_i[8]      4.456        -1.198
horizontal_port.fifo_left_0_1     pll1|CLKOP_inferred_clock     FIFO8KB     DI5     un1_o_left_data_1_i[5]      4.456        -1.056
===================================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="C:\Users\SEC29\Desktop\i2s_iot\impl1\synlog\impl1_fpga_mapper.srr:srsfC:\Users\SEC29\Desktop\i2s_iot\impl1\impl1.srs:fp:42084:45828:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.456
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.456

    - Propagation time:                      6.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.770

    Number of logic level(s):                11
    Starting point:                          port1.o_ws_fast / Q
    Ending point:                            horizontal_port.fifo_left_1_0 / DI6
    The start point is clocked by            pll1|CLKOP_inferred_clock [falling] on pin CK
    The end   point is clocked by            System [falling]

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
port1.o_ws_fast                         FD1P3DX      Q        Out     1.044     1.044       -         
o_ws_c_fast                             Net          -        -       -         -           2         
un1_o_left_data[0]                      ORCALUT4     C        In      0.000     1.044       -         
un1_o_left_data[0]                      ORCALUT4     Z        Out     1.089     2.133       -         
un1_o_left_data_1                       Net          -        -       -         -           2         
un1_o_left_data_1_cry_0_0               CCU2D        A1       In      0.000     2.133       -         
un1_o_left_data_1_cry_0_0               CCU2D        COUT     Out     1.545     3.677       -         
un1_o_left_data_1_cry_0                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_1_0               CCU2D        CIN      In      0.000     3.677       -         
un1_o_left_data_1_cry_1_0               CCU2D        COUT     Out     0.143     3.820       -         
un1_o_left_data_1_cry_2                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_3_0               CCU2D        CIN      In      0.000     3.820       -         
un1_o_left_data_1_cry_3_0               CCU2D        COUT     Out     0.143     3.963       -         
un1_o_left_data_1_cry_4                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_5_0               CCU2D        CIN      In      0.000     3.963       -         
un1_o_left_data_1_cry_5_0               CCU2D        COUT     Out     0.143     4.106       -         
un1_o_left_data_1_cry_6                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_7_0               CCU2D        CIN      In      0.000     4.106       -         
un1_o_left_data_1_cry_7_0               CCU2D        COUT     Out     0.143     4.248       -         
un1_o_left_data_1_cry_8                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_9_0               CCU2D        CIN      In      0.000     4.248       -         
un1_o_left_data_1_cry_9_0               CCU2D        COUT     Out     0.143     4.391       -         
un1_o_left_data_1_cry_10                Net          -        -       -         -           1         
un1_o_left_data_1_cry_11_0              CCU2D        CIN      In      0.000     4.391       -         
un1_o_left_data_1_cry_11_0              CCU2D        COUT     Out     0.143     4.534       -         
un1_o_left_data_1_cry_12                Net          -        -       -         -           1         
un1_o_left_data_1_cry_13_0              CCU2D        CIN      In      0.000     4.534       -         
un1_o_left_data_1_cry_13_0              CCU2D        COUT     Out     0.143     4.677       -         
un1_o_left_data_1_cry_14                Net          -        -       -         -           1         
un1_o_left_data_1_s_15_0                CCU2D        CIN      In      0.000     4.677       -         
un1_o_left_data_1_s_15_0                CCU2D        S0       Out     0.981     5.658       -         
un1_o_left_data_1[15]                   Net          -        -       -         -           1         
horizontal_port.fifo_left_1_0_RNO_5     INV          A        In      0.000     5.658       -         
horizontal_port.fifo_left_1_0_RNO_5     INV          Z        Out     0.568     6.226       -         
un1_o_left_data_1_i[15]                 Net          -        -       -         -           1         
horizontal_port.fifo_left_1_0           FIFO8KB      DI6      In      0.000     6.226       -         
======================================================================================================


Path information for path number 2: 
      Requested Period:                      4.456
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.456

    - Propagation time:                      6.154
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.698

    Number of logic level(s):                11
    Starting point:                          port1.i2s_rx_inst.left_data_twos_compl_i[0] / Q
    Ending point:                            horizontal_port.fifo_left_1_0 / DI6
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
port1.i2s_rx_inst.left_data_twos_compl_i[0]     FD1S3DX      Q        Out     0.972     0.972       -         
o_left_data[0]                                  Net          -        -       -         -           1         
un1_o_left_data[0]                              ORCALUT4     A        In      0.000     0.972       -         
un1_o_left_data[0]                              ORCALUT4     Z        Out     1.089     2.061       -         
un1_o_left_data_1                               Net          -        -       -         -           2         
un1_o_left_data_1_cry_0_0                       CCU2D        A1       In      0.000     2.061       -         
un1_o_left_data_1_cry_0_0                       CCU2D        COUT     Out     1.545     3.605       -         
un1_o_left_data_1_cry_0                         Net          -        -       -         -           1         
un1_o_left_data_1_cry_1_0                       CCU2D        CIN      In      0.000     3.605       -         
un1_o_left_data_1_cry_1_0                       CCU2D        COUT     Out     0.143     3.748       -         
un1_o_left_data_1_cry_2                         Net          -        -       -         -           1         
un1_o_left_data_1_cry_3_0                       CCU2D        CIN      In      0.000     3.748       -         
un1_o_left_data_1_cry_3_0                       CCU2D        COUT     Out     0.143     3.891       -         
un1_o_left_data_1_cry_4                         Net          -        -       -         -           1         
un1_o_left_data_1_cry_5_0                       CCU2D        CIN      In      0.000     3.891       -         
un1_o_left_data_1_cry_5_0                       CCU2D        COUT     Out     0.143     4.034       -         
un1_o_left_data_1_cry_6                         Net          -        -       -         -           1         
un1_o_left_data_1_cry_7_0                       CCU2D        CIN      In      0.000     4.034       -         
un1_o_left_data_1_cry_7_0                       CCU2D        COUT     Out     0.143     4.176       -         
un1_o_left_data_1_cry_8                         Net          -        -       -         -           1         
un1_o_left_data_1_cry_9_0                       CCU2D        CIN      In      0.000     4.176       -         
un1_o_left_data_1_cry_9_0                       CCU2D        COUT     Out     0.143     4.319       -         
un1_o_left_data_1_cry_10                        Net          -        -       -         -           1         
un1_o_left_data_1_cry_11_0                      CCU2D        CIN      In      0.000     4.319       -         
un1_o_left_data_1_cry_11_0                      CCU2D        COUT     Out     0.143     4.462       -         
un1_o_left_data_1_cry_12                        Net          -        -       -         -           1         
un1_o_left_data_1_cry_13_0                      CCU2D        CIN      In      0.000     4.462       -         
un1_o_left_data_1_cry_13_0                      CCU2D        COUT     Out     0.143     4.605       -         
un1_o_left_data_1_cry_14                        Net          -        -       -         -           1         
un1_o_left_data_1_s_15_0                        CCU2D        CIN      In      0.000     4.605       -         
un1_o_left_data_1_s_15_0                        CCU2D        S0       Out     0.981     5.586       -         
un1_o_left_data_1[15]                           Net          -        -       -         -           1         
horizontal_port.fifo_left_1_0_RNO_5             INV          A        In      0.000     5.586       -         
horizontal_port.fifo_left_1_0_RNO_5             INV          Z        Out     0.568     6.154       -         
un1_o_left_data_1_i[15]                         Net          -        -       -         -           1         
horizontal_port.fifo_left_1_0                   FIFO8KB      DI6      In      0.000     6.154       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      4.456
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.456

    - Propagation time:                      6.154
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.698

    Number of logic level(s):                11
    Starting point:                          port1.i2s_rx_inst.right_data_twos_compl_i[0] / Q
    Ending point:                            horizontal_port.fifo_left_1_0 / DI6
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
port1.i2s_rx_inst.right_data_twos_compl_i[0]     FD1S3DX      Q        Out     0.972     0.972       -         
o_right_data[0]                                  Net          -        -       -         -           1         
un1_o_left_data[0]                               ORCALUT4     B        In      0.000     0.972       -         
un1_o_left_data[0]                               ORCALUT4     Z        Out     1.089     2.061       -         
un1_o_left_data_1                                Net          -        -       -         -           2         
un1_o_left_data_1_cry_0_0                        CCU2D        A1       In      0.000     2.061       -         
un1_o_left_data_1_cry_0_0                        CCU2D        COUT     Out     1.545     3.605       -         
un1_o_left_data_1_cry_0                          Net          -        -       -         -           1         
un1_o_left_data_1_cry_1_0                        CCU2D        CIN      In      0.000     3.605       -         
un1_o_left_data_1_cry_1_0                        CCU2D        COUT     Out     0.143     3.748       -         
un1_o_left_data_1_cry_2                          Net          -        -       -         -           1         
un1_o_left_data_1_cry_3_0                        CCU2D        CIN      In      0.000     3.748       -         
un1_o_left_data_1_cry_3_0                        CCU2D        COUT     Out     0.143     3.891       -         
un1_o_left_data_1_cry_4                          Net          -        -       -         -           1         
un1_o_left_data_1_cry_5_0                        CCU2D        CIN      In      0.000     3.891       -         
un1_o_left_data_1_cry_5_0                        CCU2D        COUT     Out     0.143     4.034       -         
un1_o_left_data_1_cry_6                          Net          -        -       -         -           1         
un1_o_left_data_1_cry_7_0                        CCU2D        CIN      In      0.000     4.034       -         
un1_o_left_data_1_cry_7_0                        CCU2D        COUT     Out     0.143     4.176       -         
un1_o_left_data_1_cry_8                          Net          -        -       -         -           1         
un1_o_left_data_1_cry_9_0                        CCU2D        CIN      In      0.000     4.176       -         
un1_o_left_data_1_cry_9_0                        CCU2D        COUT     Out     0.143     4.319       -         
un1_o_left_data_1_cry_10                         Net          -        -       -         -           1         
un1_o_left_data_1_cry_11_0                       CCU2D        CIN      In      0.000     4.319       -         
un1_o_left_data_1_cry_11_0                       CCU2D        COUT     Out     0.143     4.462       -         
un1_o_left_data_1_cry_12                         Net          -        -       -         -           1         
un1_o_left_data_1_cry_13_0                       CCU2D        CIN      In      0.000     4.462       -         
un1_o_left_data_1_cry_13_0                       CCU2D        COUT     Out     0.143     4.605       -         
un1_o_left_data_1_cry_14                         Net          -        -       -         -           1         
un1_o_left_data_1_s_15_0                         CCU2D        CIN      In      0.000     4.605       -         
un1_o_left_data_1_s_15_0                         CCU2D        S0       Out     0.981     5.586       -         
un1_o_left_data_1[15]                            Net          -        -       -         -           1         
horizontal_port.fifo_left_1_0_RNO_5              INV          A        In      0.000     5.586       -         
horizontal_port.fifo_left_1_0_RNO_5              INV          Z        Out     0.568     6.154       -         
un1_o_left_data_1_i[15]                          Net          -        -       -         -           1         
horizontal_port.fifo_left_1_0                    FIFO8KB      DI6      In      0.000     6.154       -         
===============================================================================================================


Path information for path number 4: 
      Requested Period:                      4.456
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.456

    - Propagation time:                      6.083
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.627

    Number of logic level(s):                10
    Starting point:                          port1.o_ws_fast / Q
    Ending point:                            horizontal_port.fifo_left_1_0 / DI4
    The start point is clocked by            pll1|CLKOP_inferred_clock [falling] on pin CK
    The end   point is clocked by            System [falling]

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
port1.o_ws_fast                         FD1P3DX      Q        Out     1.044     1.044       -         
o_ws_c_fast                             Net          -        -       -         -           2         
un1_o_left_data[0]                      ORCALUT4     C        In      0.000     1.044       -         
un1_o_left_data[0]                      ORCALUT4     Z        Out     1.089     2.133       -         
un1_o_left_data_1                       Net          -        -       -         -           2         
un1_o_left_data_1_cry_0_0               CCU2D        A1       In      0.000     2.133       -         
un1_o_left_data_1_cry_0_0               CCU2D        COUT     Out     1.545     3.677       -         
un1_o_left_data_1_cry_0                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_1_0               CCU2D        CIN      In      0.000     3.677       -         
un1_o_left_data_1_cry_1_0               CCU2D        COUT     Out     0.143     3.820       -         
un1_o_left_data_1_cry_2                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_3_0               CCU2D        CIN      In      0.000     3.820       -         
un1_o_left_data_1_cry_3_0               CCU2D        COUT     Out     0.143     3.963       -         
un1_o_left_data_1_cry_4                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_5_0               CCU2D        CIN      In      0.000     3.963       -         
un1_o_left_data_1_cry_5_0               CCU2D        COUT     Out     0.143     4.106       -         
un1_o_left_data_1_cry_6                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_7_0               CCU2D        CIN      In      0.000     4.106       -         
un1_o_left_data_1_cry_7_0               CCU2D        COUT     Out     0.143     4.248       -         
un1_o_left_data_1_cry_8                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_9_0               CCU2D        CIN      In      0.000     4.248       -         
un1_o_left_data_1_cry_9_0               CCU2D        COUT     Out     0.143     4.391       -         
un1_o_left_data_1_cry_10                Net          -        -       -         -           1         
un1_o_left_data_1_cry_11_0              CCU2D        CIN      In      0.000     4.391       -         
un1_o_left_data_1_cry_11_0              CCU2D        COUT     Out     0.143     4.534       -         
un1_o_left_data_1_cry_12                Net          -        -       -         -           1         
un1_o_left_data_1_cry_13_0              CCU2D        CIN      In      0.000     4.534       -         
un1_o_left_data_1_cry_13_0              CCU2D        S0       Out     0.981     5.515       -         
un1_o_left_data_1[13]                   Net          -        -       -         -           1         
horizontal_port.fifo_left_1_0_RNO_3     INV          A        In      0.000     5.515       -         
horizontal_port.fifo_left_1_0_RNO_3     INV          Z        Out     0.568     6.083       -         
un1_o_left_data_1_i[13]                 Net          -        -       -         -           1         
horizontal_port.fifo_left_1_0           FIFO8KB      DI4      In      0.000     6.083       -         
======================================================================================================


Path information for path number 5: 
      Requested Period:                      4.456
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.456

    - Propagation time:                      6.083
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.627

    Number of logic level(s):                10
    Starting point:                          port1.o_ws_fast / Q
    Ending point:                            horizontal_port.fifo_left_1_0 / DI5
    The start point is clocked by            pll1|CLKOP_inferred_clock [falling] on pin CK
    The end   point is clocked by            System [falling]

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
port1.o_ws_fast                         FD1P3DX      Q        Out     1.044     1.044       -         
o_ws_c_fast                             Net          -        -       -         -           2         
un1_o_left_data[0]                      ORCALUT4     C        In      0.000     1.044       -         
un1_o_left_data[0]                      ORCALUT4     Z        Out     1.089     2.133       -         
un1_o_left_data_1                       Net          -        -       -         -           2         
un1_o_left_data_1_cry_0_0               CCU2D        A1       In      0.000     2.133       -         
un1_o_left_data_1_cry_0_0               CCU2D        COUT     Out     1.545     3.677       -         
un1_o_left_data_1_cry_0                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_1_0               CCU2D        CIN      In      0.000     3.677       -         
un1_o_left_data_1_cry_1_0               CCU2D        COUT     Out     0.143     3.820       -         
un1_o_left_data_1_cry_2                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_3_0               CCU2D        CIN      In      0.000     3.820       -         
un1_o_left_data_1_cry_3_0               CCU2D        COUT     Out     0.143     3.963       -         
un1_o_left_data_1_cry_4                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_5_0               CCU2D        CIN      In      0.000     3.963       -         
un1_o_left_data_1_cry_5_0               CCU2D        COUT     Out     0.143     4.106       -         
un1_o_left_data_1_cry_6                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_7_0               CCU2D        CIN      In      0.000     4.106       -         
un1_o_left_data_1_cry_7_0               CCU2D        COUT     Out     0.143     4.248       -         
un1_o_left_data_1_cry_8                 Net          -        -       -         -           1         
un1_o_left_data_1_cry_9_0               CCU2D        CIN      In      0.000     4.248       -         
un1_o_left_data_1_cry_9_0               CCU2D        COUT     Out     0.143     4.391       -         
un1_o_left_data_1_cry_10                Net          -        -       -         -           1         
un1_o_left_data_1_cry_11_0              CCU2D        CIN      In      0.000     4.391       -         
un1_o_left_data_1_cry_11_0              CCU2D        COUT     Out     0.143     4.534       -         
un1_o_left_data_1_cry_12                Net          -        -       -         -           1         
un1_o_left_data_1_cry_13_0              CCU2D        CIN      In      0.000     4.534       -         
un1_o_left_data_1_cry_13_0              CCU2D        S1       Out     0.981     5.515       -         
un1_o_left_data_1[14]                   Net          -        -       -         -           1         
horizontal_port.fifo_left_1_0_RNO_4     INV          A        In      0.000     5.515       -         
horizontal_port.fifo_left_1_0_RNO_4     INV          Z        Out     0.568     6.083       -         
un1_o_left_data_1_i[14]                 Net          -        -       -         -           1         
horizontal_port.fifo_left_1_0           FIFO8KB      DI5      In      0.000     6.083       -         
======================================================================================================




====================================
<a name=clockReport17>Detailed Report for Clock: pll1|CLKOS_inferred_clock</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                         Starting                                                                   Arrival           
Instance                 Reference                     Type        Pin     Net                      Time        Slack 
                         Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------
subMean1.sum_pipe_35     pll1|CLKOS_inferred_clock     FD1S3DX     Q       un2f[0]                  1.148       -1.008
subMean1.sum_pipe        pll1|CLKOS_inferred_clock     FD1S3DX     Q       sumf[0]                  1.108       -0.968
ste2.sq1.FF_0            pll1|CLKOS_inferred_clock     FD1P3DX     Q       square[0]                1.044       -0.952
ste2.sum[0]              pll1|CLKOS_inferred_clock     FD1P3DX     Q       sum[0]                   1.044       -0.952
subMean1.sum_pipe_20     pll1|CLKOS_inferred_clock     FD1S3DX     Q       horizontal_out_cf[0]     1.148       -0.865
subMean1.sum_pipe_21     pll1|CLKOS_inferred_clock     FD1S3DX     Q       horizontal_out_cf[1]     1.108       -0.825
subMean1.sum_pipe_22     pll1|CLKOS_inferred_clock     FD1S3DX     Q       horizontal_out_cf[2]     1.108       -0.825
subMean1.sum_pipe_36     pll1|CLKOS_inferred_clock     FD1S3DX     Q       un2f[1]                  1.108       -0.825
subMean1.sum_pipe_37     pll1|CLKOS_inferred_clock     FD1S3DX     Q       un2f[2]                  1.108       -0.825
subMean1.sum_pipe_1      pll1|CLKOS_inferred_clock     FD1S3DX     Q       sumf[1]                  1.044       -0.761
======================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                         Starting                                                        Required           
Instance                 Reference                     Type        Pin     Net           Time         Slack 
                         Clock                                                                              
------------------------------------------------------------------------------------------------------------
subMean1.avg[15]         pll1|CLKOS_inferred_clock     FD1S3DX     D       sum[19]       5.607        -1.008
subMean1.sum_pipe_19     pll1|CLKOS_inferred_clock     FD1S3DX     D       sum[19]       5.607        -1.008
ste2.sum[29]             pll1|CLKOS_inferred_clock     FD1P3DX     D       sum_3[29]     5.802        -0.952
ste2.sum[30]             pll1|CLKOS_inferred_clock     FD1P3DX     D       sum_3[30]     5.802        -0.952
subMean1.avg[13]         pll1|CLKOS_inferred_clock     FD1S3DX     D       sum[17]       5.607        -0.865
subMean1.avg[14]         pll1|CLKOS_inferred_clock     FD1S3DX     D       sum[18]       5.607        -0.865
subMean1.sum_pipe_17     pll1|CLKOS_inferred_clock     FD1S3DX     D       sum[17]       5.607        -0.865
subMean1.sum_pipe_18     pll1|CLKOS_inferred_clock     FD1S3DX     D       sum[18]       5.607        -0.865
ste2.sum[27]             pll1|CLKOS_inferred_clock     FD1P3DX     D       sum_3[27]     5.802        -0.809
ste2.sum[28]             pll1|CLKOS_inferred_clock     FD1P3DX     D       sum_3[28]     5.802        -0.809
============================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="C:\Users\SEC29\Desktop\i2s_iot\impl1\synlog\impl1_fpga_mapper.srr:srsfC:\Users\SEC29\Desktop\i2s_iot\impl1\impl1.srs:fp:70888:74632:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.713
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.607

    - Propagation time:                      6.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.008

    Number of logic level(s):                12
    Starting point:                          subMean1.sum_pipe_35 / Q
    Ending point:                            subMean1.avg[15] / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
subMean1.sum_pipe_35            FD1S3DX      Q        Out     1.148     1.148       -         
un2f[0]                         Net          -        -       -         -           4         
subMean1.un1_sum_0              ORCALUT4     B        In      0.000     1.148       -         
subMean1.un1_sum_0              ORCALUT4     Z        Out     1.017     2.165       -         
un1_sum_0                       Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_0_0      CCU2D        B1       In      0.000     2.165       -         
subMean1.un1_sum_0_cry_0_0      CCU2D        COUT     Out     1.545     3.709       -         
un1_sum_0_cry_0                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_1_0      CCU2D        CIN      In      0.000     3.709       -         
subMean1.un1_sum_0_cry_1_0      CCU2D        COUT     Out     0.143     3.852       -         
un1_sum_0_cry_2                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_3_0      CCU2D        CIN      In      0.000     3.852       -         
subMean1.un1_sum_0_cry_3_0      CCU2D        COUT     Out     0.143     3.995       -         
un1_sum_0_cry_4                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_5_0      CCU2D        CIN      In      0.000     3.995       -         
subMean1.un1_sum_0_cry_5_0      CCU2D        COUT     Out     0.143     4.138       -         
un1_sum_0_cry_6                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_7_0      CCU2D        CIN      In      0.000     4.138       -         
subMean1.un1_sum_0_cry_7_0      CCU2D        COUT     Out     0.143     4.280       -         
un1_sum_0_cry_8                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_9_0      CCU2D        CIN      In      0.000     4.280       -         
subMean1.un1_sum_0_cry_9_0      CCU2D        COUT     Out     0.143     4.423       -         
un1_sum_0_cry_10                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_11_0     CCU2D        CIN      In      0.000     4.423       -         
subMean1.un1_sum_0_cry_11_0     CCU2D        COUT     Out     0.143     4.566       -         
un1_sum_0_cry_12                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_13_0     CCU2D        CIN      In      0.000     4.566       -         
subMean1.un1_sum_0_cry_13_0     CCU2D        COUT     Out     0.143     4.709       -         
un1_sum_0_cry_14                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_15_0     CCU2D        CIN      In      0.000     4.709       -         
subMean1.un1_sum_0_cry_15_0     CCU2D        COUT     Out     0.143     4.851       -         
un1_sum_0_cry_16                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_17_0     CCU2D        CIN      In      0.000     4.851       -         
subMean1.un1_sum_0_cry_17_0     CCU2D        COUT     Out     0.143     4.994       -         
un1_sum_0_cry_18                Net          -        -       -         -           1         
subMean1.un1_sum_0_s_19_0       CCU2D        CIN      In      0.000     4.994       -         
subMean1.un1_sum_0_s_19_0       CCU2D        S0       Out     1.621     6.615       -         
sum[19]                         Net          -        -       -         -           2         
subMean1.avg[15]                FD1S3DX      D        In      0.000     6.615       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      5.713
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.607

    - Propagation time:                      6.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.008

    Number of logic level(s):                12
    Starting point:                          subMean1.sum_pipe_35 / Q
    Ending point:                            subMean1.sum_pipe_19 / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
subMean1.sum_pipe_35            FD1S3DX      Q        Out     1.148     1.148       -         
un2f[0]                         Net          -        -       -         -           4         
subMean1.un1_sum_0              ORCALUT4     B        In      0.000     1.148       -         
subMean1.un1_sum_0              ORCALUT4     Z        Out     1.017     2.165       -         
un1_sum_0                       Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_0_0      CCU2D        B1       In      0.000     2.165       -         
subMean1.un1_sum_0_cry_0_0      CCU2D        COUT     Out     1.545     3.709       -         
un1_sum_0_cry_0                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_1_0      CCU2D        CIN      In      0.000     3.709       -         
subMean1.un1_sum_0_cry_1_0      CCU2D        COUT     Out     0.143     3.852       -         
un1_sum_0_cry_2                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_3_0      CCU2D        CIN      In      0.000     3.852       -         
subMean1.un1_sum_0_cry_3_0      CCU2D        COUT     Out     0.143     3.995       -         
un1_sum_0_cry_4                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_5_0      CCU2D        CIN      In      0.000     3.995       -         
subMean1.un1_sum_0_cry_5_0      CCU2D        COUT     Out     0.143     4.138       -         
un1_sum_0_cry_6                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_7_0      CCU2D        CIN      In      0.000     4.138       -         
subMean1.un1_sum_0_cry_7_0      CCU2D        COUT     Out     0.143     4.280       -         
un1_sum_0_cry_8                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_9_0      CCU2D        CIN      In      0.000     4.280       -         
subMean1.un1_sum_0_cry_9_0      CCU2D        COUT     Out     0.143     4.423       -         
un1_sum_0_cry_10                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_11_0     CCU2D        CIN      In      0.000     4.423       -         
subMean1.un1_sum_0_cry_11_0     CCU2D        COUT     Out     0.143     4.566       -         
un1_sum_0_cry_12                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_13_0     CCU2D        CIN      In      0.000     4.566       -         
subMean1.un1_sum_0_cry_13_0     CCU2D        COUT     Out     0.143     4.709       -         
un1_sum_0_cry_14                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_15_0     CCU2D        CIN      In      0.000     4.709       -         
subMean1.un1_sum_0_cry_15_0     CCU2D        COUT     Out     0.143     4.851       -         
un1_sum_0_cry_16                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_17_0     CCU2D        CIN      In      0.000     4.851       -         
subMean1.un1_sum_0_cry_17_0     CCU2D        COUT     Out     0.143     4.994       -         
un1_sum_0_cry_18                Net          -        -       -         -           1         
subMean1.un1_sum_0_s_19_0       CCU2D        CIN      In      0.000     4.994       -         
subMean1.un1_sum_0_s_19_0       CCU2D        S0       Out     1.621     6.615       -         
sum[19]                         Net          -        -       -         -           2         
subMean1.sum_pipe_19            FD1S3DX      D        In      0.000     6.615       -         
==============================================================================================


Path information for path number 3: 
      Requested Period:                      5.713
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.607

    - Propagation time:                      6.575
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.968

    Number of logic level(s):                12
    Starting point:                          subMean1.sum_pipe / Q
    Ending point:                            subMean1.avg[15] / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
subMean1.sum_pipe               FD1S3DX      Q        Out     1.108     1.108       -         
sumf[0]                         Net          -        -       -         -           3         
subMean1.un1_sum_0              ORCALUT4     A        In      0.000     1.108       -         
subMean1.un1_sum_0              ORCALUT4     Z        Out     1.017     2.125       -         
un1_sum_0                       Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_0_0      CCU2D        B1       In      0.000     2.125       -         
subMean1.un1_sum_0_cry_0_0      CCU2D        COUT     Out     1.545     3.669       -         
un1_sum_0_cry_0                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_1_0      CCU2D        CIN      In      0.000     3.669       -         
subMean1.un1_sum_0_cry_1_0      CCU2D        COUT     Out     0.143     3.812       -         
un1_sum_0_cry_2                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_3_0      CCU2D        CIN      In      0.000     3.812       -         
subMean1.un1_sum_0_cry_3_0      CCU2D        COUT     Out     0.143     3.955       -         
un1_sum_0_cry_4                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_5_0      CCU2D        CIN      In      0.000     3.955       -         
subMean1.un1_sum_0_cry_5_0      CCU2D        COUT     Out     0.143     4.098       -         
un1_sum_0_cry_6                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_7_0      CCU2D        CIN      In      0.000     4.098       -         
subMean1.un1_sum_0_cry_7_0      CCU2D        COUT     Out     0.143     4.240       -         
un1_sum_0_cry_8                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_9_0      CCU2D        CIN      In      0.000     4.240       -         
subMean1.un1_sum_0_cry_9_0      CCU2D        COUT     Out     0.143     4.383       -         
un1_sum_0_cry_10                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_11_0     CCU2D        CIN      In      0.000     4.383       -         
subMean1.un1_sum_0_cry_11_0     CCU2D        COUT     Out     0.143     4.526       -         
un1_sum_0_cry_12                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_13_0     CCU2D        CIN      In      0.000     4.526       -         
subMean1.un1_sum_0_cry_13_0     CCU2D        COUT     Out     0.143     4.669       -         
un1_sum_0_cry_14                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_15_0     CCU2D        CIN      In      0.000     4.669       -         
subMean1.un1_sum_0_cry_15_0     CCU2D        COUT     Out     0.143     4.811       -         
un1_sum_0_cry_16                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_17_0     CCU2D        CIN      In      0.000     4.811       -         
subMean1.un1_sum_0_cry_17_0     CCU2D        COUT     Out     0.143     4.954       -         
un1_sum_0_cry_18                Net          -        -       -         -           1         
subMean1.un1_sum_0_s_19_0       CCU2D        CIN      In      0.000     4.954       -         
subMean1.un1_sum_0_s_19_0       CCU2D        S0       Out     1.621     6.575       -         
sum[19]                         Net          -        -       -         -           2         
subMean1.avg[15]                FD1S3DX      D        In      0.000     6.575       -         
==============================================================================================


Path information for path number 4: 
      Requested Period:                      5.713
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.607

    - Propagation time:                      6.575
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.968

    Number of logic level(s):                12
    Starting point:                          subMean1.sum_pipe / Q
    Ending point:                            subMean1.sum_pipe_19 / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
subMean1.sum_pipe               FD1S3DX      Q        Out     1.108     1.108       -         
sumf[0]                         Net          -        -       -         -           3         
subMean1.un1_sum_0              ORCALUT4     A        In      0.000     1.108       -         
subMean1.un1_sum_0              ORCALUT4     Z        Out     1.017     2.125       -         
un1_sum_0                       Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_0_0      CCU2D        B1       In      0.000     2.125       -         
subMean1.un1_sum_0_cry_0_0      CCU2D        COUT     Out     1.545     3.669       -         
un1_sum_0_cry_0                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_1_0      CCU2D        CIN      In      0.000     3.669       -         
subMean1.un1_sum_0_cry_1_0      CCU2D        COUT     Out     0.143     3.812       -         
un1_sum_0_cry_2                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_3_0      CCU2D        CIN      In      0.000     3.812       -         
subMean1.un1_sum_0_cry_3_0      CCU2D        COUT     Out     0.143     3.955       -         
un1_sum_0_cry_4                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_5_0      CCU2D        CIN      In      0.000     3.955       -         
subMean1.un1_sum_0_cry_5_0      CCU2D        COUT     Out     0.143     4.098       -         
un1_sum_0_cry_6                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_7_0      CCU2D        CIN      In      0.000     4.098       -         
subMean1.un1_sum_0_cry_7_0      CCU2D        COUT     Out     0.143     4.240       -         
un1_sum_0_cry_8                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_9_0      CCU2D        CIN      In      0.000     4.240       -         
subMean1.un1_sum_0_cry_9_0      CCU2D        COUT     Out     0.143     4.383       -         
un1_sum_0_cry_10                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_11_0     CCU2D        CIN      In      0.000     4.383       -         
subMean1.un1_sum_0_cry_11_0     CCU2D        COUT     Out     0.143     4.526       -         
un1_sum_0_cry_12                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_13_0     CCU2D        CIN      In      0.000     4.526       -         
subMean1.un1_sum_0_cry_13_0     CCU2D        COUT     Out     0.143     4.669       -         
un1_sum_0_cry_14                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_15_0     CCU2D        CIN      In      0.000     4.669       -         
subMean1.un1_sum_0_cry_15_0     CCU2D        COUT     Out     0.143     4.811       -         
un1_sum_0_cry_16                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_17_0     CCU2D        CIN      In      0.000     4.811       -         
subMean1.un1_sum_0_cry_17_0     CCU2D        COUT     Out     0.143     4.954       -         
un1_sum_0_cry_18                Net          -        -       -         -           1         
subMean1.un1_sum_0_s_19_0       CCU2D        CIN      In      0.000     4.954       -         
subMean1.un1_sum_0_s_19_0       CCU2D        S0       Out     1.621     6.575       -         
sum[19]                         Net          -        -       -         -           2         
subMean1.sum_pipe_19            FD1S3DX      D        In      0.000     6.575       -         
==============================================================================================


Path information for path number 5: 
      Requested Period:                      5.713
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.802

    - Propagation time:                      6.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.952

    Number of logic level(s):                17
    Starting point:                          ste2.sq1.FF_0 / Q
    Ending point:                            ste2.sum[30] / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
ste2.sq1.FF_0             FD1P3DX      Q        Out     1.044     1.044       -         
square[0]                 Net          -        -       -         -           2         
ste2.un3_sum_cry_0_0      CCU2D        B1       In      0.000     1.044       -         
ste2.un3_sum_cry_0_0      CCU2D        COUT     Out     1.545     2.588       -         
un3_sum_cry_0             Net          -        -       -         -           1         
ste2.un3_sum_cry_1_0      CCU2D        CIN      In      0.000     2.588       -         
ste2.un3_sum_cry_1_0      CCU2D        COUT     Out     0.143     2.731       -         
un3_sum_cry_2             Net          -        -       -         -           1         
ste2.un3_sum_cry_3_0      CCU2D        CIN      In      0.000     2.731       -         
ste2.un3_sum_cry_3_0      CCU2D        COUT     Out     0.143     2.874       -         
un3_sum_cry_4             Net          -        -       -         -           1         
ste2.un3_sum_cry_5_0      CCU2D        CIN      In      0.000     2.874       -         
ste2.un3_sum_cry_5_0      CCU2D        COUT     Out     0.143     3.017       -         
un3_sum_cry_6             Net          -        -       -         -           1         
ste2.un3_sum_cry_7_0      CCU2D        CIN      In      0.000     3.017       -         
ste2.un3_sum_cry_7_0      CCU2D        COUT     Out     0.143     3.160       -         
un3_sum_cry_8             Net          -        -       -         -           1         
ste2.un3_sum_cry_9_0      CCU2D        CIN      In      0.000     3.160       -         
ste2.un3_sum_cry_9_0      CCU2D        COUT     Out     0.143     3.302       -         
un3_sum_cry_10            Net          -        -       -         -           1         
ste2.un3_sum_cry_11_0     CCU2D        CIN      In      0.000     3.302       -         
ste2.un3_sum_cry_11_0     CCU2D        COUT     Out     0.143     3.445       -         
un3_sum_cry_12            Net          -        -       -         -           1         
ste2.un3_sum_cry_13_0     CCU2D        CIN      In      0.000     3.445       -         
ste2.un3_sum_cry_13_0     CCU2D        COUT     Out     0.143     3.588       -         
un3_sum_cry_14            Net          -        -       -         -           1         
ste2.un3_sum_cry_15_0     CCU2D        CIN      In      0.000     3.588       -         
ste2.un3_sum_cry_15_0     CCU2D        COUT     Out     0.143     3.731       -         
un3_sum_cry_16            Net          -        -       -         -           1         
ste2.un3_sum_cry_17_0     CCU2D        CIN      In      0.000     3.731       -         
ste2.un3_sum_cry_17_0     CCU2D        COUT     Out     0.143     3.873       -         
un3_sum_cry_18            Net          -        -       -         -           1         
ste2.un3_sum_cry_19_0     CCU2D        CIN      In      0.000     3.873       -         
ste2.un3_sum_cry_19_0     CCU2D        COUT     Out     0.143     4.016       -         
un3_sum_cry_20            Net          -        -       -         -           1         
ste2.un3_sum_cry_21_0     CCU2D        CIN      In      0.000     4.016       -         
ste2.un3_sum_cry_21_0     CCU2D        COUT     Out     0.143     4.159       -         
un3_sum_cry_22            Net          -        -       -         -           1         
ste2.un3_sum_cry_23_0     CCU2D        CIN      In      0.000     4.159       -         
ste2.un3_sum_cry_23_0     CCU2D        COUT     Out     0.143     4.302       -         
un3_sum_cry_24            Net          -        -       -         -           1         
ste2.un3_sum_cry_25_0     CCU2D        CIN      In      0.000     4.302       -         
ste2.un3_sum_cry_25_0     CCU2D        COUT     Out     0.143     4.445       -         
un3_sum_cry_26            Net          -        -       -         -           1         
ste2.un3_sum_cry_27_0     CCU2D        CIN      In      0.000     4.445       -         
ste2.un3_sum_cry_27_0     CCU2D        COUT     Out     0.143     4.588       -         
un3_sum_cry_28            Net          -        -       -         -           1         
ste2.un3_sum_cry_29_0     CCU2D        CIN      In      0.000     4.588       -         
ste2.un3_sum_cry_29_0     CCU2D        S1       Out     1.549     6.136       -         
un3_sum_cry_29_0_S1       Net          -        -       -         -           1         
ste2.sum_3[30]            ORCALUT4     B        In      0.000     6.136       -         
ste2.sum_3[30]            ORCALUT4     Z        Out     0.617     6.753       -         
sum_3[30]                 Net          -        -       -         -           1         
ste2.sum[30]              FD1P3DX      D        In      0.000     6.753       -         
========================================================================================




====================================
<a name=clockReport21>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                   Arrival           
Instance                          Reference     Type        Pin      Net                     Time        Slack 
                                  Clock                                                                        
---------------------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                  System        EHXPLLJ     LOCK     lock                    0.000       -0.248
OSCH_inst                         System        OSCH        OSC      osc_clk                 0.000       1.408 
horizontal_port.fifo_left_0_1     System        FIFO8KB     DO0      horizontal_out_c[0]     0.000       1.408 
horizontal_port.fifo_left_0_1     System        FIFO8KB     DO1      horizontal_out_c[1]     0.000       1.408 
horizontal_port.fifo_left_0_1     System        FIFO8KB     DO2      horizontal_out_c[2]     0.000       1.408 
horizontal_port.fifo_left_0_1     System        FIFO8KB     DO3      horizontal_out_c[3]     0.000       1.408 
horizontal_port.fifo_left_0_1     System        FIFO8KB     DO4      horizontal_out_c[4]     0.000       1.408 
horizontal_port.fifo_left_0_1     System        FIFO8KB     DO5      horizontal_out_c[5]     0.000       1.408 
horizontal_port.fifo_left_0_1     System        FIFO8KB     DO6      horizontal_out_c[6]     0.000       1.408 
horizontal_port.fifo_left_0_1     System        FIFO8KB     DO7      horizontal_out_c[7]     0.000       1.408 
===============================================================================================================


<a name=endingSlack23>Ending Points with Worst Slack</a>
******************************

                                  Starting                                            Required           
Instance                          Reference     Type        Pin        Net            Time         Slack 
                                  Clock                                                                  
---------------------------------------------------------------------------------------------------------
horizontal_port.fifo_left_0_1     System        FIFO8KB     RST        i_sys_rst      1.408        -0.248
horizontal_port.fifo_left_1_0     System        FIFO8KB     RST        i_sys_rst      1.408        -0.248
vertical_port.fifo_right_0_1      System        FIFO8KB     RST        i_sys_rst      1.408        -0.248
vertical_port.fifo_right_1_0      System        FIFO8KB     RST        i_sys_rst      1.408        -0.248
subMean1.f1.fifo_submean_0_0      System        FIFO8KB     RST        i_sys_rst      1.408        -0.248
my_pll.PLLInst_0                  System        EHXPLLJ     CLKI       osc_clk        1.408        1.408 
horizontal_port.fifo_left_0_1     System        FIFO8KB     EMPTYI     left_empty     1.408        1.408 
horizontal_port.fifo_left_0_1     System        FIFO8KB     FULLI      Full           1.408        1.408 
horizontal_port.fifo_left_1_0     System        FIFO8KB     EMPTYI     left_empty     1.408        1.408 
horizontal_port.fifo_left_1_0     System        FIFO8KB     FULLI      Full           1.408        1.408 
=========================================================================================================



<a name=worstPaths24>Worst Path Information</a>
<a href="C:\Users\SEC29\Desktop\i2s_iot\impl1\synlog\impl1_fpga_mapper.srr:srsfC:\Users\SEC29\Desktop\i2s_iot\impl1\impl1.srs:fp:100288:100876:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.408
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.408

    - Propagation time:                      1.656
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.248

    Number of logic level(s):                1
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            horizontal_port.fifo_left_0_1 / RST
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                  EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                              Net          -        -       -         -           3         
i_sys_rst                         ORCALUT4     A        In      0.000     0.000       -         
i_sys_rst                         ORCALUT4     Z        Out     1.656     1.656       -         
i_sys_rst                         Net          -        -       -         -           211       
horizontal_port.fifo_left_0_1     FIFO8KB      RST      In      0.000     1.656       -         
================================================================================================


Path information for path number 2: 
      Requested Period:                      1.408
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.408

    - Propagation time:                      1.656
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.248

    Number of logic level(s):                1
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            subMean1.f1.fifo_submean_0_0 / RST
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
my_pll.PLLInst_0                 EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                             Net          -        -       -         -           3         
i_sys_rst                        ORCALUT4     A        In      0.000     0.000       -         
i_sys_rst                        ORCALUT4     Z        Out     1.656     1.656       -         
i_sys_rst                        Net          -        -       -         -           211       
subMean1.f1.fifo_submean_0_0     FIFO8KB      RST      In      0.000     1.656       -         
===============================================================================================


Path information for path number 3: 
      Requested Period:                      1.408
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.408

    - Propagation time:                      1.656
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.248

    Number of logic level(s):                1
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            vertical_port.fifo_right_0_1 / RST
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
my_pll.PLLInst_0                 EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                             Net          -        -       -         -           3         
i_sys_rst                        ORCALUT4     A        In      0.000     0.000       -         
i_sys_rst                        ORCALUT4     Z        Out     1.656     1.656       -         
i_sys_rst                        Net          -        -       -         -           211       
vertical_port.fifo_right_0_1     FIFO8KB      RST      In      0.000     1.656       -         
===============================================================================================


Path information for path number 4: 
      Requested Period:                      1.408
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.408

    - Propagation time:                      1.656
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.248

    Number of logic level(s):                1
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            vertical_port.fifo_right_1_0 / RST
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
my_pll.PLLInst_0                 EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                             Net          -        -       -         -           3         
i_sys_rst                        ORCALUT4     A        In      0.000     0.000       -         
i_sys_rst                        ORCALUT4     Z        Out     1.656     1.656       -         
i_sys_rst                        Net          -        -       -         -           211       
vertical_port.fifo_right_1_0     FIFO8KB      RST      In      0.000     1.656       -         
===============================================================================================


Path information for path number 5: 
      Requested Period:                      1.408
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.408

    - Propagation time:                      1.656
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.248

    Number of logic level(s):                1
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            horizontal_port.fifo_left_1_0 / RST
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                  EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                              Net          -        -       -         -           3         
i_sys_rst                         ORCALUT4     A        In      0.000     0.000       -         
i_sys_rst                         ORCALUT4     Z        Out     1.656     1.656       -         
i_sys_rst                         Net          -        -       -         -           211       
horizontal_port.fifo_left_1_0     FIFO8KB      RST      In      0.000     1.656       -         
================================================================================================



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 146MB)

---------------------------------------
<a name=resourceUsage25>Resource Usage Report</a>
Part: lcmxo3l_6900c-5

Register bits: 281 of 54912 (1%)
PIC Latch:       0
I/O cells:       64
Block Rams : 5 of 240 (2%)


Details:
CCU2D:          67
EHXPLLJ:        1
FD1P3AX:        3
FD1P3DX:        100
FD1S3DX:        157
FIFO8KB:        5
GSR:            1
IB:             3
IFS1P3DX:       2
INV:            58
OB:             61
OFS1P3DX:       19
ORCALUT4:       172
OSCH:           1
PFUMX:          4
PUR:            1
ROM128X1A:      15
VHI:            12
VLO:            11
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 55MB peak: 146MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Mar 06 19:06:53 2017

###########################################################]

</pre></samp></body></html>
