<family name="STM32F4">
	<CPUcore>ARM Cortex-M4</CPUcore>
	<header>Device\ST\STM32F4xx\Include\stm32f4xx.h</header>
	
	<!--F401 -->
	<subFamily name="STM32F401" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F401CB,STM32F401CB,STM32F401CB,STM32F401xB,STM32F401CB,STM32F401CB</PN>
			<variants>Ux,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xc.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xc.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32F401CB$CMSIS\Flash\STM32F4xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xc.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xc.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xC</define>
		</device>
		<device>
			<PN>STM32F401CC,STM32F401CC,STM32F401CC,STM32F401xC,STM32F401CC,STM32F401CC</PN>
			<variants>Ux,Yx,Fx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xc.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xc.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F401CC$CMSIS\Flash\STM32F4xx_256.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xc.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xc.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xC</define>
		</device>
		<device>
			<PN>STM32F401RB,STM32F401RB,STM32F401RB,STM32F401xB,STM32F401RB,STM32F401RB</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xc.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xc.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32F401RB$CMSIS\Flash\STM32F4xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xc.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xc.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xC</define>
		</device>
		<device>
			<PN>STM32F401RC,STM32F401RC,STM32F401RC,STM32F401xC,STM32F401RC,STM32F401RC</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xc.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xc.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F401RC$CMSIS\Flash\STM32F4xx_256.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xc.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xc.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xC</define>
		</device>
		<device>
			<PN>STM32F401VB,STM32F401VB,STM32F401VB,STM32F401xB,STM32F401VB,STM32F401VB</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xc.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xc.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32F401VB$CMSIS\Flash\STM32F4xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xc.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xc.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xC</define>
		</device>
		<device>
			<PN>STM32F401VC,STM32F401VC,STM32F401VC,STM32F401xC,STM32F401VC,STM32F401VC</PN>
			<variants>Tx,Hx</variants>
			<board>STM32F401C-DISCO</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xc.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xc.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xc_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F401VC$CMSIS\Flash\STM32F4xx_256.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xc.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xc.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xc.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xC</define>
		</device>
		<device>
			<PN>STM32F401CE,STM32F401CE,STM32F401CE,STM32F401xE,STM32F401CE,STM32F401CE</PN>
			<variants>Ux,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="96"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F401CE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xE</define>
		</device>
		<device>
			<PN>STM32F401RE,STM32F401RE,STM32F401RE,STM32F401xE,STM32F401RE,STM32F401RE</PN>
			<variants>Tx</variants>
			<board>NUCLEO-F401RE</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="96"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F401RE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xE</define>
		</device>
		<device>
			<PN>STM32F401VE,STM32F401VE,STM32F401VE,STM32F401xE,STM32F401VE,STM32F401VE</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="96"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F401VE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xE</define>
		</device>
		<device>
			<PN>STM32F401CD,STM32F401CD,STM32F401CD,STM32F401xD,STM32F401CD,STM32F401CD</PN>
			<variants>Ux,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="96"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="384"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_384.FLM -FS08000000 -FL060000 -FP0($$Device:STM32F401CD$CMSIS\Flash\STM32F4xx_384.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xE</define>
		</device>
		<device>
			<PN>STM32F401RD,STM32F401RD,STM32F401RD,STM32F401xD,STM32F401RD,STM32F401RD</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="96"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="384"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_384 -FS08000000 -FL060000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_384.FLM -FS08000000 -FL060000 -FP0($$Device:STM32F401RD$CMSIS\Flash\STM32F4xx_384.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xE</define>
		</device>
		<device>
			<PN>STM32F401VD,STM32F401VD,STM32F401VD,STM32F401xD,STM32F401VD,STM32F401VD</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="96"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="384"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f401xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f401xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f401xe_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL060000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_384.FLM -FS08000000 -FL060000 -FP0($$Device:STM32F401VD$CMSIS\Flash\STM32F4xx_384.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f401xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f401xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f401xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F401xE</define>
		</device>
	</subFamily>	
		
	<!--F410 -->
	<subFamily name="STM32F410" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F410T8,STM32F410T8,STM32F410T8,STM32F410x8,STM32F410T8,STM32F410T8</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="32"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f410tx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f410tx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410tx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410tx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411CC$Flash\STM32F4xx_256.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_128.FLM -FS08000000 -FL010000 -FP0($$Device:STM32F410T8$CMSIS\Flash\STM32F4xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f410tx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410tx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410tx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f410tx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F410Tx</define>
		</device>
		<device>
			<PN>STM32F410C8,STM32F410C8,STM32F410C8,STM32F410x8,STM32F410C8,STM32F410C8</PN>
			<variants>Tx,Ux</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="32"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f410cx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f410cx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410cx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410cx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411CC$Flash\STM32F4xx_256.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_128.FLM -FS08000000 -FL010000 -FP0($$Device:STM32F410C8$CMSIS\Flash\STM32F4xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f410cx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410cx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410cx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f410cx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F410Cx</define>
		</device>
		<device>
			<PN>STM32F410R8,STM32F410R8,STM32F410R8,STM32F410x8,STM32F410R8,STM32F410R8</PN>
			<variants>Tx,Ix</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="32"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f410rx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f410rx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410rx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410rx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411CC$Flash\STM32F4xx_256.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_128.FLM -FS08000000 -FL010000 -FP0($$Device:STM32F410R8$CMSIS\Flash\STM32F4xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f410rx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410rx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410rx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f410rx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F410Rx</define>
		</device>
		<device>
			<PN>STM32F410TB,STM32F410TB,STM32F410TB,STM32F410xB,STM32F410TB,STM32F410TB</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="32"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f410tx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f410tx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410tx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410tx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411CC$Flash\STM32F4xx_256.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32F410TB$CMSIS\Flash\STM32F4xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f410tx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410tx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410tx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f410tx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F410Tx</define>
		</device>
		<device>
			<PN>STM32F410CB,STM32F410CB,STM32F410CB,STM32F410xB,STM32F410CB,STM32F410CB</PN>
			<variants>Tx,Ux</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="32"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f410cx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f410cx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410cx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410cx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411CC$Flash\STM32F4xx_256.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32F410CB$CMSIS\Flash\STM32F4xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f410cx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410cx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410cx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f410cx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F410Cx</define>
		</device>
		<device>
			<PN>STM32F410RB,STM32F410RB,STM32F410RB,STM32F410xB,STM32F410RB,STM32F410RB</PN>
			<variants>Tx,Ix</variants>
            <board>NUCLEO-F410RB</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="32"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f410rx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f410rx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410rx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f410rx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411CC$Flash\STM32F4xx_256.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32F410RB$CMSIS\Flash\STM32F4xx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f410rx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410rx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f410rx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f410rx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F410Rx</define>
		</device>
	</subFamily>
	
	<!--F411 -->
	<subFamily name="STM32F411" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F411CC,STM32F411CC,STM32F411CC,STM32F411xC,STM32F411CC,STM32F411CC</PN>
			<variants>Ux,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f411xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f411xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411CC$Flash\STM32F4xx_256.FLM)</flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411CC$CMSIS\Flash\STM32F4xx_256.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f411xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f411xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F411xE</define>
		</device>
		<device>
			<PN>STM32F411RC,STM32F411RC,STM32F411RC,STM32F411xC,STM32F411RC,STM32F411RC</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f411xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f411xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411RC$Flash\STM32F4xx_256.FLM)</flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411RC$CMSIS\Flash\STM32F4xx_256.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f411xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f411xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F411xE</define>
		</device>
		<device>
			<PN>STM32F411VC,STM32F411VC,STM32F411VC,STM32F411xC,STM32F411VC,STM32F411VC</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f411xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f411xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411VC$Flash\STM32F4xx_256.FLM)</flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F411VC$CMSIS\Flash\STM32F4xx_256.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f411xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f411xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F411xE</define>
		</device>
		<device>
			<PN>STM32F411VE,STM32F411VE,STM32F411VE,STM32F411xE,STM32F411VE,STM32F411VE</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f411xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f411xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f411xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f411xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F411xE</define>
		</device>
		<device>
			<PN>STM32F411RE,STM32F411RE,STM32F411RE,STM32F411xE,STM32F411RE,STM32F411RE</PN>
			<variants>Tx</variants>
			<board>NUCLEO-F411RE</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f411xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f411xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411RE$Flash\STM32F4xx_512.FLM)</flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411RE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f411xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f411xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F411xE</define>
		</device>
		<device>
			<PN>STM32F411CE,STM32F411CE,STM32F411CE,STM32F411xE,STM32F411CE,STM32F411CE</PN>
			<variants>Ux,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f411xe.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f411xe.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f411xe_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411CE$Flash\STM32F4xx_512.FLM)</flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411CE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f411xe.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f411xe.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f411xe.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F411xE</define>
		</device>
	</subFamily>
	
	<!--F412-->
	<subFamily name="STM32F412" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F412CE,STM32F412CE,STM32F412CE,STM32F412xE,STM32F412CE,STM32F412CE</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f412cx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f412cx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412cx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412cx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F412CE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f412cx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412cx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412cx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f412cx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F412Cx</define>
		</device>
		<device>
			<PN>STM32F412VE,STM32F412VE,STM32F412VE,STM32F412xE,STM32F412VE,STM32F412VE</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f412vx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f412vx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412vx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412vx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F412VE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f412vx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412vx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412vx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f412vx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F412Vx</define>
		</device>
		<device>
			<PN>STM32F412ZE,STM32F412ZE,STM32F412ZE,STM32F412xE,STM32F412ZE,STM32F412ZE</PN>
			<variants>Jx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f412zx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f412zx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412zx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412zx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F412ZE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f412zx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412zx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412zx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f412zx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F412Zx</define>
		</device>
		<device>
			<PN>STM32F412RE,STM32F412RE,STM32F412RE,STM32F412xE,STM32F412RE,STM32F412RE</PN>
			<variants>Tx,Yx,YxP</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f412rx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f412rx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412rx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412rx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F412RE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f412rx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412rx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412rx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f412rx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F412Rx</define>
		</device>
		<device>
			<PN>STM32F412CG,STM32F412CG,STM32F412CG,STM32F412xG,STM32F412CG,STM32F412CG</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f412cx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f412cx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412cx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412cx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F412CG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f412cx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412cx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412cx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f412cx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F412Cx</define>
		</device>
		<device>
			<PN>STM32F412RG,STM32F412RG,STM32F412RG,STM32F412xG,STM32F412RG,STM32F412RG</PN>
			<variants>Tx,Yx,YxP</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f412rx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f412rx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412rx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412rx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F412RG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f412rx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412rx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412rx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f412rx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F412Rx</define>
		</device>
		<device>
			<PN>STM32F412VG,STM32F412VG,STM32F412VG,STM32F412xG,STM32F412VG,STM32F412VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f412vx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f412vx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412vx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412vx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F412VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f412vx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412vx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412vx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f412vx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F412Vx</define>
		</device>
		<device>
			<PN>STM32F412ZG,STM32F412ZG,STM32F412ZG,STM32F412xG,STM32F412ZG,STM32F412ZG</PN>
			<variants>Jx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f412zx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f412zx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412zx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f412zx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F412ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f412zx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412zx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f412zx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f412zx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F412Zx</define>
		</device>
	</subFamily>
	
	<!--F413-->
	<subFamily name="STM32F413" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F413CG,STM32F413CG,STM32F413CG,STM32F413xG,STM32F413CG,STM32F413CG</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f413xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f413xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F413CG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f413xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f413xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F413xx</define>
		</device>
		<device>
			<PN>STM32F413MG,STM32F413MG,STM32F413MG,STM32F413xG,STM32F413MG,STM32F413MG</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f413xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f413xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F413MG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f413xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f413xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F413xx</define>
		</device>
		<device>
			<PN>STM32F413RG,STM32F413RG,STM32F413RG,STM32F413xG,STM32F413RG,STM32F413RG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f413xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f413xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F413RG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f413xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f413xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F413xx</define>
		</device>
		<device>
			<PN>STM32F413VG,STM32F413VG,STM32F413VG,STM32F413xG,STM32F413VG,STM32F413VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f413xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f413xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F413VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f413xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f413xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F413xx</define>
		</device>
		<device>
			<PN>STM32F413ZG,STM32F413ZG,STM32F413ZG,STM32F413xG,STM32F413ZG,STM32F413ZG</PN>
			<variants>Tx,Jx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f413xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f413xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F413ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f413xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f413xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F413xx</define>
		</device>
		<device>
			<PN>STM32F413CH,STM32F413CH,STM32F413CH,STM32F413xH,STM32F413CH,STM32F413CH</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1536"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f413xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f413xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1536.FLM -FS08000000 -FL0180000 -FP0($$Device:STM32F413CH$CMSIS\Flash\STM32F4xx_1536.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f413xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f413xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F413xx</define>
		</device>
		<device>
			<PN>STM32F413MH,STM32F413MH,STM32F413MH,STM32F413xH,STM32F413MH,STM32F413MH</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1536"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f413xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f413xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1536.FLM -FS08000000 -FL0180000 -FP0($$Device:STM32F413MH$CMSIS\Flash\STM32F4xx_1536.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f413xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f413xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F413xx</define>
		</device>
		<device>
			<PN>STM32F413RH,STM32F413RH,STM32F413RH,STM32F413xH,STM32F413RH,STM32F413RH</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1536"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f413xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f413xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1536.FLM -FS08000000 -FL0180000 -FP0($$Device:STM32F413RH$CMSIS\Flash\STM32F4xx_1536.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f413xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f413xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F413xx</define>
		</device>
		<device>
			<PN>STM32F413VH,STM32F413VH,STM32F413VH,STM32F413xH,STM32F413VH,STM32F413VH</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1536"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f413xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f413xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1536.FLM -FS08000000 -FL0180000 -FP0($$Device:STM32F413VH$CMSIS\Flash\STM32F4xx_1536.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f413xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f413xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F413xx</define>
		</device>
		<device>
			<PN>STM32F413ZH,STM32F413ZH,STM32F413ZH,STM32F413xH,STM32F413ZH,STM32F413ZH</PN>
			<variants>Tx,Jx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1536"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f413xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f413xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f413xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1536.FLM -FS08000000 -FL0180000 -FP0($$Device:STM32F413ZH$CMSIS\Flash\STM32F4xx_1536.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f413xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f413xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f413xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F413xx</define>
		</device>
	</subFamily>
	
	<!--F423-->
	<subFamily name="STM32F423" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F423CH,STM32F423CH,STM32F423CH,STM32F423xH,STM32F423CH,STM32F423CH</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1536"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f423xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f423xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f423xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f423xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1536.FLM -FS08000000 -FL0180000 -FP0($$Device:STM32F423CH$CMSIS\Flash\STM32F4xx_1536.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f423xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f423xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f423xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f423xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F423xx</define>
		</device>
		<device>
			<PN>STM32F423MH,STM32F423MH,STM32F423MH,STM32F423xH,STM32F423MH,STM32F423MH</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1536"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f423xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f423xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f423xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f423xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1536.FLM -FS08000000 -FL0180000 -FP0($$Device:STM32F423MH$CMSIS\Flash\STM32F4xx_1536.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f423xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f423xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f423xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f423xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F423xx</define>
		</device>
		<device>
			<PN>STM32F423RH,STM32F423RH,STM32F423RH,STM32F423xH,STM32F423RH,STM32F423RH</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1536"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f423xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f423xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f423xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f423xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1536.FLM -FS08000000 -FL0180000 -FP0($$Device:STM32F423RH$CMSIS\Flash\STM32F4xx_1536.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f423xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f423xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f423xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f423xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F423xx</define>
		</device>
		<device>
			<PN>STM32F423VH,STM32F423VH,STM32F423VH,STM32F423xH,STM32F423VH,STM32F423VH</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1536"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f423xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f423xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f423xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f423xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1536.FLM -FS08000000 -FL0180000 -FP0($$Device:STM32F423VH$CMSIS\Flash\STM32F4xx_1536.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f423xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f423xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f423xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f423xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F423xx</define>
		</device>
		<device>
			<PN>STM32F423ZH,STM32F423ZH,STM32F423ZH,STM32F423xH,STM32F423ZH,STM32F423ZH</PN>
			<variants>Tx,Jx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1536"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f423xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f423xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f423xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f423xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<!--flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F411VE$Flash\STM32F4xx_512.FLM)</flash-->
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1536.FLM -FS08000000 -FL0180000 -FP0($$Device:STM32F423ZH$CMSIS\Flash\STM32F4xx_1536.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f423xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f423xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f423xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f423xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F423xx</define>
		</device>
	</subFamily>
	
	<!--F405 -->
	<subFamily name="STM32F405" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F405OG,STM32F405OG,STM32F405OG,STM32F405xG,STM32F405OG,STM32F405OG</PN>
			<variants>Yx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f405xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f405xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f405xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f405xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F405OG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f405xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f405xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f405xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f405xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F405xx</define>
		</device>
		<device>
			<PN>STM32F405OE,STM32F405OE,STM32F405OE,STM32F405xE,STM32F405OE,STM32F405OE</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f405xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f405xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f405xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f405xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F405OE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f405xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f405xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f405xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f405xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F405xx</define>
		</device>
		<device>
			<PN>STM32F405RG,STM32F405RG,STM32F405RG,STM32F405xG,STM32F405RG,STM32F405RG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f405xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f405xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f405xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f405xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F405RG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f405xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f405xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f405xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f405xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F405xx</define>
		</device>
		<device>
			<PN>STM32F405VG,STM32F405VG,STM32F405VG,STM32F405xG,STM32F405VG,STM32F405VG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f405xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f405xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f405xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f405xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F405VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f405xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f405xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f405xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f405xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F405xx</define>
		</device>
		<device>
			<PN>STM32F405ZG,STM32F405ZG,STM32F405ZG,STM32F405xG,STM32F405ZG,STM32F405ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f405xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f405xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f405xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f405xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F405ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f405xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f405xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f405xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f405xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F405xx</define>
		</device>
	</subFamily>

	<!--F415 -->
	<subFamily name="STM32F415" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F415OG,STM32F415OG,STM32F415OG,STM32F415xG,STM32F415OG,STM32F415OG</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f415xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f415xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f415xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f415xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F415OG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f415xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f415xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f415xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f415xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F415xx</define>
		</device>
		<device>
			<PN>STM32F415RG,STM32F415RG,STM32F415RG,STM32F415xG,STM32F415RG,STM32F415RG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f415xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f415xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f415xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f415xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F415RG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f415xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f415xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f415xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f415xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F415xx</define>
		</device>
		<device>
			<PN>STM32F415VG,STM32F415VG,STM32F415VG,STM32F415xG,STM32F415VG,STM32F415VG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f415xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f415xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f415xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f415xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F415VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f415xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f415xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f415xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f415xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F415xx</define>
		</device>
		<device>
			<PN>STM32F415ZG,STM32F415ZG,STM32F415ZG,STM32F415xG,STM32F415ZG,STM32F415ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f415xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f415xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f415xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f415xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F415ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f415xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f415xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f415xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f415xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F415xx</define>
		</device>
	</subFamily>

	<!--F407 -->
	<subFamily name="STM32F407" fpu="SP" clock="25000000">
		<device>
			<!--1Mb EVAL board part number for each toolchain: this order must be 
				respected: EWARM, MDK-ARM, TrueSTUDIO, RIDE, TASKING, SW4STM32 -->
			<PN>STM32F407IG,STM32F407IG,STM32F407IG,STM32F407xG,STM32F407IG,STM32F407IG</PN>
			<variants>Hx,Tx</variants>
			<board>STM3240G-EVAL</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f407xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f407xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F407IG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f407xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f407xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F407xx</define>
		</device>
		<device>
			<PN>STM32F407VE,STM32F407VE,STM32F407VE,STM32F407xE,STM32F407VE,STM32F407VE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f407xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f407xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F407VE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f407xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f407xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F407xx</define>
		</device>
		<device>
			<PN>STM32F407VG,STM32F407VG,STM32F407VG,STM32F407xG,STM32F407VG,STM32F407VG</PN>
			<variants>Tx</variants>
			<board>STM32F4DISCOVERY</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f407xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f407xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F407VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f407xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f407xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F407xx</define>
		</device>
		<device>
			<PN>STM32F407ZE,STM32F407ZE,STM32F407ZE,STM32F407xE,STM32F407ZE,STM32F407ZE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f407xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f407xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F407ZE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f407xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f407xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F407xx</define>
		</device>
		<device>
			<PN>STM32F407ZG,STM32F407ZG,STM32F407ZG,STM32F407xG,STM32F407ZG,STM32F407ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f407xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f407xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F407ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f407xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f407xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F407xx</define>
		</device>
		<device>
			<PN>STM32F407IE,STM32F407IE,STM32F407IE,STM32F407xE,STM32F407IE,STM32F407IE</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="112"/>
				<memory name="RAM2" access="xrw" start="0x2001C000" size="16"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f407xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f407xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f407xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F407IE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f407xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<memories>
					<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
					<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				</memories>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f407xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f407xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F407xx</define>
		</device>
	</subFamily>

	<!--F417 -->
	<subFamily name="STM32F417" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F417IG,STM32F417IG,STM32F417IG,STM32F417xG,STM32F417IG,STM32F417IG</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f417xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f417xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F417IG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f417xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f417xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F417xx</define>
		</device>
		<device>
			<PN>STM32F417VE,STM32F417VE,STM32F417VE,STM32F417xE,STM32F417VE,STM32F417VE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f417xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f417xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F417VE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f417xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f417xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F417xx</define>
		</device>
		<device>
			<PN>STM32F417VG,STM32F417VG,STM32F417VG,STM32F417xG,STM32F417VG,STM32F417VG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f417xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f417xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F417VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f417xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f417xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F417xx</define>
		</device>
		<device>
			<PN>STM32F417ZE,STM32F417ZE,STM32F417ZE,STM32F417xE,STM32F417ZE,STM32F417ZE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f417xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f417xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F417ZE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f417xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f417xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F417xx</define>
		</device>
		<device>
			<PN>STM32F417ZG,STM32F417ZG,STM32F417ZG,STM32F417xG,STM32F417ZG,STM32F417ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f417xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f417xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F417ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f417xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f417xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F417xx</define>
		</device>
		<device>
			<PN>STM32F417IE,STM32F417IE,STM32F417IE,STM32F417xE,STM32F417IE,STM32F417IE</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f417xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f417xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f417xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F417IE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f417xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f417xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f417xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F417xx</define>
		</device>
	</subFamily>	
		
	<!--F427 -->
	<subFamily name="STM32F427" fpu="SP" clock="25000000">
		<device>
			<!--2Mb step I EVAL board part number for each toolchain: this order must 
				be respected: EWARM, MDK-ARM, TrueSTUDIO, RIDE, TASKING, SW4STM32 -->
			<PN>STM32F427II,STM32F427II,STM32F427II,STM32F427xI,STM32F427II,STM32F427II</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f427xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f427xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_sram.icf</linker>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F427II$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f427xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f427xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F427xx</define>
		</device>
		<device>
			<!--2Mb step I EVAL board part number for each toolchain: this order must 
				be respected: EWARM, MDK-ARM, TrueSTUDIO, RIDE, TASKING, SW4STM32 -->
			<PN>STM32F427AI,STM32F427AI,STM32F427AI,STM32F427xI,STM32F427AI,STM32F427AI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f427xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f427xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_sram.icf</linker>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F427AI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f427xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f427xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F427xx</define>
		</device>
		<device>
			<PN>STM32F427IG,STM32F427IG,STM32F427IG,STM32F427xG,STM32F427IG,STM32F427IG</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f427xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f427xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F427IG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f427xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f427xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F427xx</define>
		</device>
		<device>
			<PN>STM32F427AG,STM32F427AG,STM32F427AG,STM32F427xG,STM32F427AG,STM32F427AG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f427xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f427xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F427AG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f427xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f427xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F427xx</define>
		</device>
		<device>
			<PN>STM32F427VG,STM32F427VG,STM32F427VG,STM32F427xG,STM32F427VG,STM32F427VG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f427xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f427xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_sram.icf</linker>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F427VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f427xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f427xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F427xx</define>
		</device>
		<device>
			<PN>STM32F427VI,STM32F427VI,STM32F427VI,STM32F427xI,STM32F427VI,STM32F427VI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f427xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f427xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F427VI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f427xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f427xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F427xx</define>
		</device>
		<device>
			<PN>STM32F427ZG,STM32F427ZG,STM32F427ZG,STM32F427xG,STM32F427ZG,STM32F427ZG</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f427xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f427xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F427ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f427xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f427xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F427xx</define>
		</device>
		<device>
			<PN>STM32F427ZI,STM32F427ZI,STM32F427ZI,STM32F427xI,STM32F427ZI,STM32F427ZI</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f427xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f427xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f427xx_sram.icf</linker>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F427ZI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f427xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f427xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f427xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F427xx</define>
		</device>
	</subFamily>	
		
	<!--F437 -->
	<subFamily name="STM32F437" fpu="SP" clock="25000000">
		<device>
			<!--2Mb step I EVAL board part number for each toolchain: this order must 
				be respected: EWARM, MDK-ARM, TrueSTUDIO, RIDE, TASKING, SW4STM32 -->
			<PN>STM32F437II,STM32F437II,STM32F437II,STM32F437xI,STM32F437II,STM32F437II</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f437xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f437xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F437II$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f437xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f437xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F437xx</define>
		</device>
		<device>
			<PN>STM32F437IG,STM32F437IG,STM32F437IG,STM32F437xG,STM32F437IG,STM32F437IG</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f437xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f437xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F437IG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f437xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f437xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F437xx</define>
		</device>
		<device>
			<PN>STM32F437VG,STM32F437VG,STM32F437VG,STM32F437xG,STM32F437VG,STM32F437VG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f437xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f437xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F437VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f437xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f437xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F437xx</define>
		</device>
		<device>
			<PN>STM32F437VI,STM32F437VI,STM32F437VI,STM32F437xI,STM32F437VI,STM32F437VI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f437xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f437xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F437VI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f437xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f437xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F437xx</define>
		</device>
		<device>
			<PN>STM32F437ZG,STM32F437ZG,STM32F437ZG,STM32F437xG,STM32F437ZG,STM32F437ZG</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f437xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f437xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F437ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f437xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f437xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F437xx</define>
		</device>
		<device>
			<PN>STM32F437ZI,STM32F437ZI,STM32F437ZI,STM32F437xI,STM32F437ZI,STM32F437ZI</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f437xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f437xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F437ZI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f437xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f437xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F437xx</define>
		</device>
		<device>
			<PN>STM32F437AI,STM32F437AI,STM32F437AI,STM32F437xI,STM32F437AI,STM32F437AI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f437xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f437xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f437xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F437AI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f437xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f437xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f437xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F437xx</define>
		</device>
	</subFamily>
	
	<!--F429 -->
	<subFamily name="STM32F429" fpu="SP" clock="25000000">
		<device>
			<!--2Mb step II EVAL board part number for each toolchain: this order 
				must be respected: EWARM, MDK-ARM, TrueSTUDIO, RIDE, TASKING, SW4STM32 -->
			<PN>STM32F429NI,STM32F429NI,STM32F429NI,STM32F429xI,STM32F429NI,STM32F429NI</PN>
			<variants>Hx</variants>
			<board>STM32429I-EVAL1</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F429NI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<!--2Mb step II EVAL board part number for each toolchain: this order 
				must be respected: EWARM, MDK-ARM, TrueSTUDIO, RIDE, TASKING, SW4STM32 -->
			<PN>STM32F429AI,STM32F429AI,STM32F429AI,STM32F429xI,STM32F429AI,STM32F429AI</PN>
			<variants>Hx</variants>
			<board>STM32429I-EVAL1</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F429AI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<!--2Mb step II EVAL board part number for each toolchain: this order 
				must be respected: EWARM, MDK-ARM, TrueSTUDIO, RIDE, TASKING, SW4STM32 -->
			<PN>STM32F429VG,STM32F429VG,STM32F429VG,STM32F429xG,STM32F429VG,STM32F429VG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F429VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429ZG,STM32F429ZG,STM32F429ZG,STM32F429xG,STM32F429ZG,STM32F429ZG</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F429ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429IG,STM32F429IG,STM32F429IG,STM32F429xG,STM32F429IG,STM32F429IG</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F429IG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429BG,STM32F429BG,STM32F429BG,STM32F429xG,STM32F429BG,STM32F429BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F429BG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429NG,STM32F429NG,STM32F429NG,STM32F429xG,STM32F429NG,STM32F429NG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F429NG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429AG,STM32F429AG,STM32F429AG,STM32F429xG,STM32F429AG,STM32F429AG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F429AG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<!--2Mb step II EVAL board part number for each toolchain: this order 
				must be respected: EWARM, MDK-ARM, TrueSTUDIO, RIDE, TASKING, SW4STM32 -->
			<PN>STM32F429VI,STM32F429VI,STM32F429VI,STM32F429xI,STM32F429VI,STM32F429VI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F429VI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<!--2Mb step II discovery board part number for each toolchain: this order 
				must be respected: EWARM, MDK-ARM, TrueSTUDIO, RIDE, TASKING, SW4STM32 -->
			<PN>STM32F429ZI,STM32F429ZI,STM32F429ZI,STM32F429xI,STM32F429xI,STM32F429ZI</PN>
			<variants>Tx,Yx</variants>
			<board>STM32F429I-DISCO</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F429ZI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429II,STM32F429II,STM32F429II,STM32F429xI,STM32F429II,STM32F429II</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F429II$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429BI,STM32F429BI,STM32F429BI,STM32F429xI,STM32F429BI,STM32F429BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F429BI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429ZE,STM32F429ZE,STM32F429ZE,STM32F429xI,STM32F429ZE,STM32F429ZE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F429ZE$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429VE,STM32F429VE,STM32F429VE,STM32F429xI,STM32F429VE,STM32F429VE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F429VE$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429NE,STM32F429NE,STM32F429NE,STM32F429xI,STM32F429NE,STM32F429NE</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F429NE$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429IE,STM32F429IE,STM32F429IE,STM32F429xI,STM32F429IE,STM32F429IE</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F429IE$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
		<device>
			<PN>STM32F429BE,STM32F429BE,STM32F429BE,STM32F429xE,STM32F429BE,STM32F429BE</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f429xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f429xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f429xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F429BE$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f429xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f429xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f429xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F429xx</define>
		</device>
	</subFamily>
	
	<!--F439 -->
	<subFamily name="STM32F439" fpu="SP" clock="25000000">
		<device>
			<!--2Mb step II EVAL board part number for each toolchain: this order 
				must be respected: EWARM, MDK-ARM, TrueSTUDIO, RIDE, TASKING, SW4STM32 -->
			<PN>STM32F439NI,STM32F439NI,STM32F439NI,STM32F439xI,STM32F439xI,STM32F439NI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F439NI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
		<device>
			<PN>STM32F439VG,STM32F439VG,STM32F439VG,STM32F439xG,STM32F439VG,STM32F439VG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				  <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F439VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
		<device>
			<PN>STM32F439ZG,STM32F439ZG,STM32F439ZG,STM32F439xG,STM32F439ZG,STM32F439ZG</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F439ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
		<device>
			<PN>STM32F439IG,STM32F439IG,STM32F439IG,STM32F439xG,STM32F439IG,STM32F439IG</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F439IG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
		<device>
			<PN>STM32F439BG,STM32F439BG,STM32F439BG,STM32F439xG,STM32F439BG,STM32F439BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F439BG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
		<device>
			<PN>STM32F439NG,STM32F439NG,STM32F439NG,STM32F439xG,STM32F439NG,STM32F439NG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024 -FS08000000 -FL0100000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F439NG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
		<device>
			<PN>STM32F439VI,STM32F439VI,STM32F439VI,STM32F439xI,STM32F439VI,STM32F439VI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				  <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers> 
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F439VI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
		<device>
			<PN>STM32F439ZI,STM32F439ZI,STM32F439ZI,STM32F439xI,STM32F439ZI,STM32F439ZI</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F439ZI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
		<device>
			<PN>STM32F439AI,STM32F439AI,STM32F439AI,STM32F439xI,STM32F439AI,STM32F439AI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F439AI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
		<device>
			<PN>STM32F439II,STM32F439II,STM32F439II,STM32F439xI,STM32F439II,STM32F439II</PN>
			<variants>Hx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F439II$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
		<device>
			<PN>STM32F439BI,STM32F439BI,STM32F439BI,STM32F439xI,STM32F439BI,STM32F439BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="192"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f439xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f439xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f439xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flash>-U-O142 -O2254 -S3 -C-1 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048 -FS08000000 -FL0200000 </flash>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F439BI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f439xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f439xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f439xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F439xx</define>
		</device>
	</subFamily>	
	
	<!--F446 -->
	<subFamily name="STM32F446" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F446MC,STM32F446MC,STM32F446MC,STM32F446xC,STM32F446MC,STM32F446MC</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f446xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f446xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F446MC$CMSIS\Flash\STM32F4xx_256.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f446xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f446xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F446xx</define>
		</device>
		<device>
			<PN>STM32F446RC,STM32F446RC,STM32F446RC,STM32F446xC,STM32F446RC,STM32F446RC</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f446xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f446xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F446RC$CMSIS\Flash\STM32F4xx_256.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f446xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f446xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F446xx</define>
		</device>
		<device>
			<PN>STM32F446VC,STM32F446VC,STM32F446VC,STM32F446xC,STM32F446VC,STM32F446VC</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f446xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f446xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F446VC$CMSIS\Flash\STM32F4xx_256.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f446xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f446xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F446xx</define>
		</device>
		<device>
			<PN>STM32F446ZC,STM32F446ZC,STM32F446ZC,STM32F446xC,STM32F446ZC,STM32F446ZC</PN>
			<variants>Tx,Hx,Jx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f446xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f446xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_256.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F446ZC$CMSIS\Flash\STM32F4xx_256.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f446xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f446xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F446xx</define>
		</device>
		<device>
			<PN>STM32F446ME,STM32F446ME,STM32F446ME,STM32F446xE,STM32F446ME,STM32F446ME</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f446xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f446xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F446ME$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f446xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f446xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F446xx</define>
		</device>
		<device>
			<PN>STM32F446RE,STM32F446RE,STM32F446RE,STM32F446xE,STM32F446RE,STM32F446RE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f446xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f446xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F446RE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f446xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f446xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F446xx</define>
		</device>
		<device>
			<PN>STM32F446VE,STM32F446VE,STM32F446VE,STM32F446xE,STM32F446VE,STM32F446VE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f446xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f446xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F446VE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f446xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f446xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F446xx</define>
		</device>
		<device>
			<PN>STM32F446ZE,STM32F446ZE,STM32F446ZE,STM32F446xE,STM32F446ZE,STM32F446ZE</PN>
			<variants>Tx,Hx,Jx</variants>
			<board>STM32446E-EVAL</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="128"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f446xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f446xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f446xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F446ZE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f446xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f446xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f446xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F446xx</define>
		</device>
	</subFamily>	
		
	<!--F469 -->
	<subFamily name="STM32F469" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F469AE,STM32F469AE,STM32F469AE,STM32F469xE,STM32F469AE,STM32F469AE</PN>
			<variants>Yx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F469AE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469AG,STM32F469AG,STM32F469AG,STM32F469xG,STM32F469AG,STM32F469AG</PN>
			<variants>Yx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F469AG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469AI,STM32F469AI,STM32F469AI,STM32F469xI,STM32F469AI,STM32F469AI</PN>
			<variants>Yx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F469AI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469VE,STM32F469VE,STM32F469VE,STM32F469xE,STM32F469VE,STM32F469VE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F469VE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469ZE,STM32F469ZE,STM32F469ZE,STM32F469xE,STM32F469ZE,STM32F469ZE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F469ZE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469IE,STM32F469IE,STM32F469IE,STM32F469xE,STM32F469IE,STM32F469IE</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F469IE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469ZG,STM32F469ZG,STM32F469ZG,STM32F469xG,STM32F469ZG,STM32F469ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F469ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469VG,STM32F469VG,STM32F469VG,STM32F469xG,STM32F469VG,STM32F469VG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F469VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469IG,STM32F469IG,STM32F469IG,STM32F469xG,STM32F469IG,STM32F469IG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F469IG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469ZI,STM32F469ZI,STM32F469ZI,STM32F469xI,STM32F469ZI,STM32F469ZI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F469ZI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469VI,STM32F469VI,STM32F469VI,STM32F469xI,STM32F469VI,STM32F469VI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F469VI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469II,STM32F469II,STM32F469II,STM32F469xI,STM32F469II,STM32F469II</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F469II$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469BE,STM32F469BE,STM32F469BE,STM32F469xE,STM32F469BE,STM32F469BE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F469BE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469BG,STM32F469BG,STM32F469BG,STM32F469xG,STM32F469BG,STM32F469BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F469AG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469BI,STM32F469BI,STM32F469BI,STM32F469xI,STM32F469BI,STM32F469BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F469BI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469NE,STM32F469NE,STM32F469NE,STM32F469xE,STM32F469NE,STM32F469NE</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F469NE$CMSIS\Flash\STM32F4xx_512.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469NG,STM32F469NG,STM32F469NG,STM32F469xG,STM32F469NG,STM32F469NG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F469NG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
		<device>
			<PN>STM32F469NI,STM32F469NI,STM32F469NI,STM32F469xI,STM32F469NI,STM32F469NI</PN>
			<variants>Hx</variants>
			<board>STM32469I-EVAL</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f469xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f469xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f469xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F469NI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f469xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f469xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f469xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F469xx</define>
		</device>
	</subFamily>
	
	<!--F479 -->
	<subFamily name="STM32F479" fpu="SP" clock="25000000">
		<device>
			<PN>STM32F479AG,STM32F479AG,STM32F479AG,STM32F479xG,STM32F479AG,STM32F479AG</PN>
			<variants>Yx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F479AG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479ZI,STM32F479ZI,STM32F479ZI,STM32F479xI,STM32F479ZI,STM32F479ZI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F479ZI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479VI,STM32F479VI,STM32F479VI,STM32F479xI,STM32F479VI,STM32F479VI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F479VI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479AI,STM32F479AI,STM32F479AI,STM32F479xI,STM32F479AI,STM32F479AI</PN>
			<variants>Yx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F479AI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479ZG,STM32F479ZG,STM32F479ZG,STM32F479xG,STM32F479ZG,STM32F479ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F479ZG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479VG,STM32F479VG,STM32F479VG,STM32F479xG,STM32F479VG,STM32F479VG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F479VG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479IG,STM32F479IG,STM32F479IG,STM32F479xG,STM32F479IG,STM32F479IG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F479IG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479II,STM32F479II,STM32F479II,STM32F479xI,STM32F479II,STM32F479II</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F479II$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479BG,STM32F479BG,STM32F479BG,STM32F479xG,STM32F479BG,STM32F479BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F479BG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479BI,STM32F479BI,STM32F479BI,STM32F479xI,STM32F479BI,STM32F479BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F479II$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479NG,STM32F479NG,STM32F479NG,STM32F479xG,STM32F479NG,STM32F479NG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F479NG$CMSIS\Flash\STM32F4xx_1024.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
		<device>
			<PN>STM32F479NI,STM32F479NI,STM32F479NI,STM32F479xI,STM32F479NI,STM32F479NI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="CCMRAM" access="xrw" start="0x10000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F4xx\Include\stm32f479xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f479xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				 <linkers>
                  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_flash.icf</linker>
				  <linker>Device\ST\STM32F4xx\Source\Templates\iar\linker\stm32f479xx_sram.icf</linker>
                </linkers>  
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F4xx_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F479NI$CMSIS\Flash\STM32F4xx_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f479xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc\startup_stm32f479xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f479xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F479xx</define>
		</device>
	</subFamily>
	
	<!--common family defines -->
	<define>USE_HAL_DRIVER</define>
	<!--common family includes -->
	<!--include>Include</include> <include>Device\ST\STM32F4xx\Include</include> 
	<include>..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc</include -->
	<!--common family files: ex system_stm32xxx.c -->
	<file>Device\ST\STM32F4xx\Source\Templates\system_stm32f4xx.c</file>
</family>