Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  5 15:19:41 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_receiver_wrapper_control_sets_placed.rpt
| Design       : design_receiver_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            2 |
|      7 |            1 |
|      8 |           15 |
|     10 |            1 |
|     11 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              92 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             186 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                 Enable Signal                                 |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               |                                                                            |                2 |              2 |
|  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/CLK |                                                                               |                                                                            |                2 |              3 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult             | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                2 |              4 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrating                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                1 |              4 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[6]_i_1__0_n_0        |                2 |              7 |
|  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/CLK |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/data[7]_i_1_n_0 |                2 |              8 |
|  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/CLK | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg[7]_i_2_n_0 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg         |                3 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/energyNow1               |                3 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_0                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                2 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_10               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                2 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_2                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                2 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                3 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_11               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                4 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_4                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                2 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_9                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                1 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_8                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                1 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                2 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_3                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                2 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_7                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                2 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_6                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                1 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_reg_n_0             | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                3 |             10 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                5 |             11 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/update_i_1_n_0       |               10 |             26 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/RSTP                 |                8 |             32 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue           | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                8 |             32 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime[31]_i_2_n_0       | design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime[31]_i_1_n_0    |                8 |             32 |
+------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+


