Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.0.1.281.2

Mon Mar 23 16:32:14 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt Addatone_ICE40_impl_1.twr Addatone_ICE40_impl_1.udb -gui -msgset D:/Eurorack/Addatone/Addatone_ICE40/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock Main_Clock
        2.2  Clock pll_48/lscc_pll_inst/i_Clock_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/lscc_pll_inst/u_PLL_B/OUTCORE }] 
create_clock -name {pll_48/lscc_pll_inst/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "Main_Clock"
=======================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From Main_Clock                        |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          19.916 ns |         50.211 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_48/lscc_pll_inst/i_Clock_c    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_48/lscc_pll_inst/i_Clock_c"
=======================
create_clock -name {pll_48/lscc_pll_inst/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock pll_48/lscc_pll_inst/i_Clock_c  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_48/lscc_pll_inst/i_Clock_c    |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock pll_48/lscc_pll_inst/i_Clock_c  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From Main_Clock                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 62.2241%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{sample_position/Accumulated_Offset__i7/SP   sample_position/Accumulated_Offset__i6/SP}              
                                         |    0.917 ns 
{sample_position/Accumulated_Offset__i11/SP   sample_position/Accumulated_Offset__i10/SP}              
                                         |    0.917 ns 
{sample_position/Accumulated_Offset__i13/SP   sample_position/Accumulated_Offset__i12/SP}              
                                         |    0.917 ns 
{sample_position/Accumulated_Offset__i3/SP   sample_position/Accumulated_Offset__i2/SP}              
                                         |    0.997 ns 
{sample_position/Accumulated_Offset__i9/SP   sample_position/Accumulated_Offset__i8/SP}              
                                         |    0.997 ns 
{sample_position/Accumulated_Offset__i0/SP   sample_position/Accumulated_Offset__i1/SP}              
                                         |    0.997 ns 
sample_position/Accumulated_Offset__i15/D|    1.210 ns 
sample_position/Accumulated_Offset__i14/D|    1.210 ns 
sample_position/Accumulated_Offset__i0/D |    1.210 ns 
sample_position/Accumulated_Offset__i1/D |    1.210 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
mult/SM_Scale_Mult_FSM_i0/D              |    3.112 ns 
adc/Count_Stable_835__i2/D               |    3.112 ns 
genadder[0].adder/Counter_i2/D           |    3.112 ns 
genadder[0].adder/Counter_i3/D           |    3.112 ns 
genadder[0].adder/r_Multiple__i3/D       |    3.112 ns 
genadder[0].adder/Counter_i0/D           |    3.112 ns 
genadder[0].adder/Counter_i1/D           |    3.112 ns 
Adder_Start__i0/D                        |    3.112 ns 
sample_position/SM_Sample_Position_FSM_i2/D              
                                         |    3.112 ns 
SM_Top_FSM_i9/D                          |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
adc/Clock_Stable_c/Q                    |          No required time
sample_output/dac/o_SPI_Data/Q          |          No required time
sample_output/dac/o_SPI_CS/Q            |          No required time
adc/CS_Stable_c/Q                       |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
Harmonic_836__i7/SR                     |           No arrival time
{Harmonic_836__i5/SR   Harmonic_836__i6/SR}                           
                                        |           No arrival time
{Harmonic_836__i3/SR   Harmonic_836__i4/SR}                           
                                        |           No arrival time
{Harmonic_836__i1/SR   Harmonic_836__i2/SR}                           
                                        |           No arrival time
Harmonic_836__i0/SR                     |           No arrival time
{SM_Top_FSM_i8/SR   SM_Top_FSM_i5/SR}   |           No arrival time
{SM_Top_FSM_i9/SR   SM_Top_FSM_i10/SR}  |           No arrival time
{SM_Top_FSM_i4/SR   SM_Top_FSM_i2/SR}   |           No arrival time
{sample_position/SM_Sample_Position_FSM_i3/SR   sample_position/SM_Sample_Position_FSM_i4/SR}                           
                                        |           No arrival time
{sample_position/SM_Sample_Position_FSM_i1/SR   sample_position/SM_Sample_Position_FSM_i2/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        40
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 4 Start or End Points      |           Type           
-------------------------------------------------------------------
o_DAC_CS                                |                    output
o_DAC_SCK                               |                    output
o_DAC_MOSI                              |                    output
test                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         4
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
Comb_Interval_i1                        |                  No Clock
test_i0                                 |                  No Clock
Freq_Scale_i1                           |                  No Clock
Frequency_i7                            |                  No Clock
Frequency_i1                            |                  No Clock
Harmonic_Scale_i1                       |                  No Clock
Frequency_i5                            |                  No Clock
Frequency_i3                            |                  No Clock
Frequency_i9                            |                  No Clock
Frequency_i11                           |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       639
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i1/Q  (SLICE_R12C3B)
Path End         : {sample_position/Accumulated_Offset__i7/SP   sample_position/Accumulated_Offset__i6/SP}  (SLICE_R10C6D)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 54.4% (route), 45.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.917 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_833__i1/CK->sample_position/Accumulated_Freq_Offset_833__i1/Q
                                          SLICE_R12C3B    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[1]
                                                          NET DELAY        2.146        15.541  1       
sample_position/LessThan_5_i4_4_lut/C->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R11C4A    A0_TO_F0_DELAY   0.477        16.018  1       
sample_position/n4                                        NET DELAY        0.305        16.323  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R11C4A    C1_TO_F1_DELAY   0.477        16.800  1       
sample_position/n6_adj_1068                               NET DELAY        0.305        17.105  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R11C4B    C0_TO_F0_DELAY   0.477        17.582  1       
sample_position/n8_adj_1067                               NET DELAY        0.305        17.887  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R11C4B    C1_TO_F1_DELAY   0.477        18.364  1       
sample_position/n10_adj_1063                              NET DELAY        0.305        18.669  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R11C4C    C0_TO_F0_DELAY   0.477        19.146  1       
sample_position/n12_adj_1060                              NET DELAY        0.305        19.451  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R11C4C    C1_TO_F1_DELAY   0.477        19.928  1       
sample_position/n14_adj_1058                              NET DELAY        0.305        20.233  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R11C4D    C0_TO_F0_DELAY   0.477        20.710  1       
sample_position/n16                                       NET DELAY        0.305        21.015  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R11C4D    C1_TO_F1_DELAY   0.477        21.492  1       
sample_position/n18                                       NET DELAY        0.305        21.797  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R11C5A    C0_TO_F0_DELAY   0.477        22.274  1       
sample_position/n20                                       NET DELAY        0.305        22.579  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R11C5A    C1_TO_F1_DELAY   0.477        23.056  1       
sample_position/n22                                       NET DELAY        0.305        23.361  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R11C5B    C0_TO_F0_DELAY   0.477        23.838  1       
sample_position/n24                                       NET DELAY        0.305        24.143  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R11C5B    C1_TO_F1_DELAY   0.477        24.620  1       
sample_position/n26                                       NET DELAY        0.305        24.925  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R11C5C    C0_TO_F0_DELAY   0.477        25.402  1       
sample_position/n28                                       NET DELAY        0.305        25.707  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY   0.477        26.184  2       
sample_position/n30                                       NET DELAY        0.305        26.489  1       
i1_2_lut_adj_491/A->i1_2_lut_adj_491/Z    SLICE_R11C5D    C0_TO_F0_DELAY   0.477        26.966  1       
sample_position/n57                                       NET DELAY        0.305        27.271  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          SLICE_R11C5D    C1_TO_F1_DELAY   0.450        27.721  8       
sample_position/n6094 ( CE )                              NET DELAY        4.000        31.721  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.721  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.917  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i1/Q  (SLICE_R12C3B)
Path End         : {sample_position/Accumulated_Offset__i11/SP   sample_position/Accumulated_Offset__i10/SP}  (SLICE_R10C6B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 54.4% (route), 45.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.917 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_833__i1/CK->sample_position/Accumulated_Freq_Offset_833__i1/Q
                                          SLICE_R12C3B    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[1]
                                                          NET DELAY        2.146        15.541  1       
sample_position/LessThan_5_i4_4_lut/C->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R11C4A    A0_TO_F0_DELAY   0.477        16.018  1       
sample_position/n4                                        NET DELAY        0.305        16.323  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R11C4A    C1_TO_F1_DELAY   0.477        16.800  1       
sample_position/n6_adj_1068                               NET DELAY        0.305        17.105  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R11C4B    C0_TO_F0_DELAY   0.477        17.582  1       
sample_position/n8_adj_1067                               NET DELAY        0.305        17.887  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R11C4B    C1_TO_F1_DELAY   0.477        18.364  1       
sample_position/n10_adj_1063                              NET DELAY        0.305        18.669  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R11C4C    C0_TO_F0_DELAY   0.477        19.146  1       
sample_position/n12_adj_1060                              NET DELAY        0.305        19.451  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R11C4C    C1_TO_F1_DELAY   0.477        19.928  1       
sample_position/n14_adj_1058                              NET DELAY        0.305        20.233  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R11C4D    C0_TO_F0_DELAY   0.477        20.710  1       
sample_position/n16                                       NET DELAY        0.305        21.015  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R11C4D    C1_TO_F1_DELAY   0.477        21.492  1       
sample_position/n18                                       NET DELAY        0.305        21.797  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R11C5A    C0_TO_F0_DELAY   0.477        22.274  1       
sample_position/n20                                       NET DELAY        0.305        22.579  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R11C5A    C1_TO_F1_DELAY   0.477        23.056  1       
sample_position/n22                                       NET DELAY        0.305        23.361  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R11C5B    C0_TO_F0_DELAY   0.477        23.838  1       
sample_position/n24                                       NET DELAY        0.305        24.143  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R11C5B    C1_TO_F1_DELAY   0.477        24.620  1       
sample_position/n26                                       NET DELAY        0.305        24.925  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R11C5C    C0_TO_F0_DELAY   0.477        25.402  1       
sample_position/n28                                       NET DELAY        0.305        25.707  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY   0.477        26.184  2       
sample_position/n30                                       NET DELAY        0.305        26.489  1       
i1_2_lut_adj_491/A->i1_2_lut_adj_491/Z    SLICE_R11C5D    C0_TO_F0_DELAY   0.477        26.966  1       
sample_position/n57                                       NET DELAY        0.305        27.271  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          SLICE_R11C5D    C1_TO_F1_DELAY   0.450        27.721  8       
sample_position/n6094 ( CE )                              NET DELAY        4.000        31.721  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.721  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.917  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i1/Q  (SLICE_R12C3B)
Path End         : {sample_position/Accumulated_Offset__i13/SP   sample_position/Accumulated_Offset__i12/SP}  (SLICE_R10C6C)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 54.4% (route), 45.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.917 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_833__i1/CK->sample_position/Accumulated_Freq_Offset_833__i1/Q
                                          SLICE_R12C3B    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[1]
                                                          NET DELAY        2.146        15.541  1       
sample_position/LessThan_5_i4_4_lut/C->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R11C4A    A0_TO_F0_DELAY   0.477        16.018  1       
sample_position/n4                                        NET DELAY        0.305        16.323  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R11C4A    C1_TO_F1_DELAY   0.477        16.800  1       
sample_position/n6_adj_1068                               NET DELAY        0.305        17.105  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R11C4B    C0_TO_F0_DELAY   0.477        17.582  1       
sample_position/n8_adj_1067                               NET DELAY        0.305        17.887  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R11C4B    C1_TO_F1_DELAY   0.477        18.364  1       
sample_position/n10_adj_1063                              NET DELAY        0.305        18.669  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R11C4C    C0_TO_F0_DELAY   0.477        19.146  1       
sample_position/n12_adj_1060                              NET DELAY        0.305        19.451  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R11C4C    C1_TO_F1_DELAY   0.477        19.928  1       
sample_position/n14_adj_1058                              NET DELAY        0.305        20.233  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R11C4D    C0_TO_F0_DELAY   0.477        20.710  1       
sample_position/n16                                       NET DELAY        0.305        21.015  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R11C4D    C1_TO_F1_DELAY   0.477        21.492  1       
sample_position/n18                                       NET DELAY        0.305        21.797  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R11C5A    C0_TO_F0_DELAY   0.477        22.274  1       
sample_position/n20                                       NET DELAY        0.305        22.579  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R11C5A    C1_TO_F1_DELAY   0.477        23.056  1       
sample_position/n22                                       NET DELAY        0.305        23.361  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R11C5B    C0_TO_F0_DELAY   0.477        23.838  1       
sample_position/n24                                       NET DELAY        0.305        24.143  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R11C5B    C1_TO_F1_DELAY   0.477        24.620  1       
sample_position/n26                                       NET DELAY        0.305        24.925  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R11C5C    C0_TO_F0_DELAY   0.477        25.402  1       
sample_position/n28                                       NET DELAY        0.305        25.707  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY   0.477        26.184  2       
sample_position/n30                                       NET DELAY        0.305        26.489  1       
i1_2_lut_adj_491/A->i1_2_lut_adj_491/Z    SLICE_R11C5D    C0_TO_F0_DELAY   0.477        26.966  1       
sample_position/n57                                       NET DELAY        0.305        27.271  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          SLICE_R11C5D    C1_TO_F1_DELAY   0.450        27.721  8       
sample_position/n6094 ( CE )                              NET DELAY        4.000        31.721  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.721  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.917  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i1/Q  (SLICE_R12C3B)
Path End         : {sample_position/Accumulated_Offset__i3/SP   sample_position/Accumulated_Offset__i2/SP}  (SLICE_R12C6D)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 54.2% (route), 45.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.997 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_833__i1/CK->sample_position/Accumulated_Freq_Offset_833__i1/Q
                                          SLICE_R12C3B    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[1]
                                                          NET DELAY        2.146        15.541  1       
sample_position/LessThan_5_i4_4_lut/C->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R11C4A    A0_TO_F0_DELAY   0.477        16.018  1       
sample_position/n4                                        NET DELAY        0.305        16.323  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R11C4A    C1_TO_F1_DELAY   0.477        16.800  1       
sample_position/n6_adj_1068                               NET DELAY        0.305        17.105  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R11C4B    C0_TO_F0_DELAY   0.477        17.582  1       
sample_position/n8_adj_1067                               NET DELAY        0.305        17.887  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R11C4B    C1_TO_F1_DELAY   0.477        18.364  1       
sample_position/n10_adj_1063                              NET DELAY        0.305        18.669  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R11C4C    C0_TO_F0_DELAY   0.477        19.146  1       
sample_position/n12_adj_1060                              NET DELAY        0.305        19.451  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R11C4C    C1_TO_F1_DELAY   0.477        19.928  1       
sample_position/n14_adj_1058                              NET DELAY        0.305        20.233  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R11C4D    C0_TO_F0_DELAY   0.477        20.710  1       
sample_position/n16                                       NET DELAY        0.305        21.015  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R11C4D    C1_TO_F1_DELAY   0.477        21.492  1       
sample_position/n18                                       NET DELAY        0.305        21.797  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R11C5A    C0_TO_F0_DELAY   0.477        22.274  1       
sample_position/n20                                       NET DELAY        0.305        22.579  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R11C5A    C1_TO_F1_DELAY   0.477        23.056  1       
sample_position/n22                                       NET DELAY        0.305        23.361  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R11C5B    C0_TO_F0_DELAY   0.477        23.838  1       
sample_position/n24                                       NET DELAY        0.305        24.143  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R11C5B    C1_TO_F1_DELAY   0.477        24.620  1       
sample_position/n26                                       NET DELAY        0.305        24.925  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R11C5C    C0_TO_F0_DELAY   0.477        25.402  1       
sample_position/n28                                       NET DELAY        0.305        25.707  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY   0.477        26.184  2       
sample_position/n30                                       NET DELAY        0.305        26.489  1       
i1_2_lut_adj_491/A->i1_2_lut_adj_491/Z    SLICE_R11C5D    C0_TO_F0_DELAY   0.477        26.966  1       
sample_position/n57                                       NET DELAY        0.305        27.271  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          SLICE_R11C5D    C1_TO_F1_DELAY   0.450        27.721  8       
sample_position/n6094 ( CE )                              NET DELAY        3.920        31.641  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.641  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.997  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i1/Q  (SLICE_R12C3B)
Path End         : {sample_position/Accumulated_Offset__i9/SP   sample_position/Accumulated_Offset__i8/SP}  (SLICE_R12C6C)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 54.2% (route), 45.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.997 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_833__i1/CK->sample_position/Accumulated_Freq_Offset_833__i1/Q
                                          SLICE_R12C3B    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[1]
                                                          NET DELAY        2.146        15.541  1       
sample_position/LessThan_5_i4_4_lut/C->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R11C4A    A0_TO_F0_DELAY   0.477        16.018  1       
sample_position/n4                                        NET DELAY        0.305        16.323  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R11C4A    C1_TO_F1_DELAY   0.477        16.800  1       
sample_position/n6_adj_1068                               NET DELAY        0.305        17.105  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R11C4B    C0_TO_F0_DELAY   0.477        17.582  1       
sample_position/n8_adj_1067                               NET DELAY        0.305        17.887  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R11C4B    C1_TO_F1_DELAY   0.477        18.364  1       
sample_position/n10_adj_1063                              NET DELAY        0.305        18.669  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R11C4C    C0_TO_F0_DELAY   0.477        19.146  1       
sample_position/n12_adj_1060                              NET DELAY        0.305        19.451  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R11C4C    C1_TO_F1_DELAY   0.477        19.928  1       
sample_position/n14_adj_1058                              NET DELAY        0.305        20.233  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R11C4D    C0_TO_F0_DELAY   0.477        20.710  1       
sample_position/n16                                       NET DELAY        0.305        21.015  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R11C4D    C1_TO_F1_DELAY   0.477        21.492  1       
sample_position/n18                                       NET DELAY        0.305        21.797  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R11C5A    C0_TO_F0_DELAY   0.477        22.274  1       
sample_position/n20                                       NET DELAY        0.305        22.579  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R11C5A    C1_TO_F1_DELAY   0.477        23.056  1       
sample_position/n22                                       NET DELAY        0.305        23.361  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R11C5B    C0_TO_F0_DELAY   0.477        23.838  1       
sample_position/n24                                       NET DELAY        0.305        24.143  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R11C5B    C1_TO_F1_DELAY   0.477        24.620  1       
sample_position/n26                                       NET DELAY        0.305        24.925  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R11C5C    C0_TO_F0_DELAY   0.477        25.402  1       
sample_position/n28                                       NET DELAY        0.305        25.707  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY   0.477        26.184  2       
sample_position/n30                                       NET DELAY        0.305        26.489  1       
i1_2_lut_adj_491/A->i1_2_lut_adj_491/Z    SLICE_R11C5D    C0_TO_F0_DELAY   0.477        26.966  1       
sample_position/n57                                       NET DELAY        0.305        27.271  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          SLICE_R11C5D    C1_TO_F1_DELAY   0.450        27.721  8       
sample_position/n6094 ( CE )                              NET DELAY        3.920        31.641  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.641  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.997  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i1/Q  (SLICE_R12C3B)
Path End         : {sample_position/Accumulated_Offset__i0/SP   sample_position/Accumulated_Offset__i1/SP}  (SLICE_R12C6A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 54.2% (route), 45.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.997 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_833__i1/CK->sample_position/Accumulated_Freq_Offset_833__i1/Q
                                          SLICE_R12C3B    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[1]
                                                          NET DELAY        2.146        15.541  1       
sample_position/LessThan_5_i4_4_lut/C->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R11C4A    A0_TO_F0_DELAY   0.477        16.018  1       
sample_position/n4                                        NET DELAY        0.305        16.323  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R11C4A    C1_TO_F1_DELAY   0.477        16.800  1       
sample_position/n6_adj_1068                               NET DELAY        0.305        17.105  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R11C4B    C0_TO_F0_DELAY   0.477        17.582  1       
sample_position/n8_adj_1067                               NET DELAY        0.305        17.887  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R11C4B    C1_TO_F1_DELAY   0.477        18.364  1       
sample_position/n10_adj_1063                              NET DELAY        0.305        18.669  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R11C4C    C0_TO_F0_DELAY   0.477        19.146  1       
sample_position/n12_adj_1060                              NET DELAY        0.305        19.451  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R11C4C    C1_TO_F1_DELAY   0.477        19.928  1       
sample_position/n14_adj_1058                              NET DELAY        0.305        20.233  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R11C4D    C0_TO_F0_DELAY   0.477        20.710  1       
sample_position/n16                                       NET DELAY        0.305        21.015  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R11C4D    C1_TO_F1_DELAY   0.477        21.492  1       
sample_position/n18                                       NET DELAY        0.305        21.797  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R11C5A    C0_TO_F0_DELAY   0.477        22.274  1       
sample_position/n20                                       NET DELAY        0.305        22.579  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R11C5A    C1_TO_F1_DELAY   0.477        23.056  1       
sample_position/n22                                       NET DELAY        0.305        23.361  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R11C5B    C0_TO_F0_DELAY   0.477        23.838  1       
sample_position/n24                                       NET DELAY        0.305        24.143  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R11C5B    C1_TO_F1_DELAY   0.477        24.620  1       
sample_position/n26                                       NET DELAY        0.305        24.925  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R11C5C    C0_TO_F0_DELAY   0.477        25.402  1       
sample_position/n28                                       NET DELAY        0.305        25.707  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY   0.477        26.184  2       
sample_position/n30                                       NET DELAY        0.305        26.489  1       
i1_2_lut_adj_491/A->i1_2_lut_adj_491/Z    SLICE_R11C5D    C0_TO_F0_DELAY   0.477        26.966  1       
sample_position/n57                                       NET DELAY        0.305        27.271  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          SLICE_R11C5D    C1_TO_F1_DELAY   0.450        27.721  8       
sample_position/n6094 ( CE )                              NET DELAY        3.920        31.641  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.641  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.997  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i1/Q  (SLICE_R12C3B)
Path End         : sample_position/Accumulated_Offset__i15/D  (SLICE_R11C6A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 53.8% (route), 46.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.210 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_833__i1/CK->sample_position/Accumulated_Freq_Offset_833__i1/Q
                                          SLICE_R12C3B    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[1]
                                                          NET DELAY        2.146        15.541  1       
sample_position/LessThan_5_i4_4_lut/C->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R11C4A    A0_TO_F0_DELAY   0.477        16.018  1       
sample_position/n4                                        NET DELAY        0.305        16.323  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R11C4A    C1_TO_F1_DELAY   0.477        16.800  1       
sample_position/n6_adj_1068                               NET DELAY        0.305        17.105  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R11C4B    C0_TO_F0_DELAY   0.477        17.582  1       
sample_position/n8_adj_1067                               NET DELAY        0.305        17.887  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R11C4B    C1_TO_F1_DELAY   0.477        18.364  1       
sample_position/n10_adj_1063                              NET DELAY        0.305        18.669  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R11C4C    C0_TO_F0_DELAY   0.477        19.146  1       
sample_position/n12_adj_1060                              NET DELAY        0.305        19.451  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R11C4C    C1_TO_F1_DELAY   0.477        19.928  1       
sample_position/n14_adj_1058                              NET DELAY        0.305        20.233  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R11C4D    C0_TO_F0_DELAY   0.477        20.710  1       
sample_position/n16                                       NET DELAY        0.305        21.015  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R11C4D    C1_TO_F1_DELAY   0.477        21.492  1       
sample_position/n18                                       NET DELAY        0.305        21.797  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R11C5A    C0_TO_F0_DELAY   0.477        22.274  1       
sample_position/n20                                       NET DELAY        0.305        22.579  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R11C5A    C1_TO_F1_DELAY   0.477        23.056  1       
sample_position/n22                                       NET DELAY        0.305        23.361  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R11C5B    C0_TO_F0_DELAY   0.477        23.838  1       
sample_position/n24                                       NET DELAY        0.305        24.143  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R11C5B    C1_TO_F1_DELAY   0.477        24.620  1       
sample_position/n26                                       NET DELAY        0.305        24.925  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R11C5C    C0_TO_F0_DELAY   0.477        25.402  1       
sample_position/n28                                       NET DELAY        0.305        25.707  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY   0.450        26.157  2       
sample_position/n30                                       NET DELAY        2.172        28.329  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          SLICE_R11C6D    D0_TO_F0_DELAY   0.450        28.779  16      
sample_position/n70                                       NET DELAY        2.172        30.951  1       
sample_position/mux_8_i16_4_lut/D->sample_position/mux_8_i16_4_lut/Z
                                          SLICE_R11C6A    D0_TO_F0_DELAY   0.477        31.428  1       
sample_position/n105[15] ( DI0 )                          NET DELAY        0.000        31.428  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.428  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.210  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i1/Q  (SLICE_R12C3B)
Path End         : sample_position/Accumulated_Offset__i14/D  (SLICE_R11C6A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 53.8% (route), 46.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.210 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_833__i1/CK->sample_position/Accumulated_Freq_Offset_833__i1/Q
                                          SLICE_R12C3B    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[1]
                                                          NET DELAY        2.146        15.541  1       
sample_position/LessThan_5_i4_4_lut/C->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R11C4A    A0_TO_F0_DELAY   0.477        16.018  1       
sample_position/n4                                        NET DELAY        0.305        16.323  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R11C4A    C1_TO_F1_DELAY   0.477        16.800  1       
sample_position/n6_adj_1068                               NET DELAY        0.305        17.105  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R11C4B    C0_TO_F0_DELAY   0.477        17.582  1       
sample_position/n8_adj_1067                               NET DELAY        0.305        17.887  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R11C4B    C1_TO_F1_DELAY   0.477        18.364  1       
sample_position/n10_adj_1063                              NET DELAY        0.305        18.669  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R11C4C    C0_TO_F0_DELAY   0.477        19.146  1       
sample_position/n12_adj_1060                              NET DELAY        0.305        19.451  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R11C4C    C1_TO_F1_DELAY   0.477        19.928  1       
sample_position/n14_adj_1058                              NET DELAY        0.305        20.233  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R11C4D    C0_TO_F0_DELAY   0.477        20.710  1       
sample_position/n16                                       NET DELAY        0.305        21.015  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R11C4D    C1_TO_F1_DELAY   0.477        21.492  1       
sample_position/n18                                       NET DELAY        0.305        21.797  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R11C5A    C0_TO_F0_DELAY   0.477        22.274  1       
sample_position/n20                                       NET DELAY        0.305        22.579  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R11C5A    C1_TO_F1_DELAY   0.477        23.056  1       
sample_position/n22                                       NET DELAY        0.305        23.361  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R11C5B    C0_TO_F0_DELAY   0.477        23.838  1       
sample_position/n24                                       NET DELAY        0.305        24.143  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R11C5B    C1_TO_F1_DELAY   0.477        24.620  1       
sample_position/n26                                       NET DELAY        0.305        24.925  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R11C5C    C0_TO_F0_DELAY   0.477        25.402  1       
sample_position/n28                                       NET DELAY        0.305        25.707  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY   0.450        26.157  2       
sample_position/n30                                       NET DELAY        2.172        28.329  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          SLICE_R11C6D    D0_TO_F0_DELAY   0.450        28.779  16      
sample_position/n70                                       NET DELAY        2.172        30.951  1       
sample_position/mux_8_i15_4_lut/D->sample_position/mux_8_i15_4_lut/Z
                                          SLICE_R11C6A    D1_TO_F1_DELAY   0.477        31.428  1       
sample_position/n105[14] ( DI1 )                          NET DELAY        0.000        31.428  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.428  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.210  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i1/Q  (SLICE_R12C3B)
Path End         : sample_position/Accumulated_Offset__i0/D  (SLICE_R12C6A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 53.8% (route), 46.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.210 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_833__i1/CK->sample_position/Accumulated_Freq_Offset_833__i1/Q
                                          SLICE_R12C3B    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[1]
                                                          NET DELAY        2.146        15.541  1       
sample_position/LessThan_5_i4_4_lut/C->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R11C4A    A0_TO_F0_DELAY   0.477        16.018  1       
sample_position/n4                                        NET DELAY        0.305        16.323  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R11C4A    C1_TO_F1_DELAY   0.477        16.800  1       
sample_position/n6_adj_1068                               NET DELAY        0.305        17.105  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R11C4B    C0_TO_F0_DELAY   0.477        17.582  1       
sample_position/n8_adj_1067                               NET DELAY        0.305        17.887  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R11C4B    C1_TO_F1_DELAY   0.477        18.364  1       
sample_position/n10_adj_1063                              NET DELAY        0.305        18.669  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R11C4C    C0_TO_F0_DELAY   0.477        19.146  1       
sample_position/n12_adj_1060                              NET DELAY        0.305        19.451  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R11C4C    C1_TO_F1_DELAY   0.477        19.928  1       
sample_position/n14_adj_1058                              NET DELAY        0.305        20.233  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R11C4D    C0_TO_F0_DELAY   0.477        20.710  1       
sample_position/n16                                       NET DELAY        0.305        21.015  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R11C4D    C1_TO_F1_DELAY   0.477        21.492  1       
sample_position/n18                                       NET DELAY        0.305        21.797  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R11C5A    C0_TO_F0_DELAY   0.477        22.274  1       
sample_position/n20                                       NET DELAY        0.305        22.579  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R11C5A    C1_TO_F1_DELAY   0.477        23.056  1       
sample_position/n22                                       NET DELAY        0.305        23.361  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R11C5B    C0_TO_F0_DELAY   0.477        23.838  1       
sample_position/n24                                       NET DELAY        0.305        24.143  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R11C5B    C1_TO_F1_DELAY   0.477        24.620  1       
sample_position/n26                                       NET DELAY        0.305        24.925  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R11C5C    C0_TO_F0_DELAY   0.477        25.402  1       
sample_position/n28                                       NET DELAY        0.305        25.707  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY   0.450        26.157  2       
sample_position/n30                                       NET DELAY        2.172        28.329  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          SLICE_R11C6D    D0_TO_F0_DELAY   0.450        28.779  16      
sample_position/n70                                       NET DELAY        2.172        30.951  1       
sample_position/mux_8_i1_4_lut/D->sample_position/mux_8_i1_4_lut/Z
                                          SLICE_R12C6A    D0_TO_F0_DELAY   0.477        31.428  1       
sample_position/n105[0] ( DI0 )                           NET DELAY        0.000        31.428  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.428  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.210  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i1/Q  (SLICE_R12C3B)
Path End         : sample_position/Accumulated_Offset__i1/D  (SLICE_R12C6A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 53.8% (route), 46.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.210 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_833__i1/CK->sample_position/Accumulated_Freq_Offset_833__i1/Q
                                          SLICE_R12C3B    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[1]
                                                          NET DELAY        2.146        15.541  1       
sample_position/LessThan_5_i4_4_lut/C->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R11C4A    A0_TO_F0_DELAY   0.477        16.018  1       
sample_position/n4                                        NET DELAY        0.305        16.323  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R11C4A    C1_TO_F1_DELAY   0.477        16.800  1       
sample_position/n6_adj_1068                               NET DELAY        0.305        17.105  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R11C4B    C0_TO_F0_DELAY   0.477        17.582  1       
sample_position/n8_adj_1067                               NET DELAY        0.305        17.887  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R11C4B    C1_TO_F1_DELAY   0.477        18.364  1       
sample_position/n10_adj_1063                              NET DELAY        0.305        18.669  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R11C4C    C0_TO_F0_DELAY   0.477        19.146  1       
sample_position/n12_adj_1060                              NET DELAY        0.305        19.451  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R11C4C    C1_TO_F1_DELAY   0.477        19.928  1       
sample_position/n14_adj_1058                              NET DELAY        0.305        20.233  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R11C4D    C0_TO_F0_DELAY   0.477        20.710  1       
sample_position/n16                                       NET DELAY        0.305        21.015  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R11C4D    C1_TO_F1_DELAY   0.477        21.492  1       
sample_position/n18                                       NET DELAY        0.305        21.797  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R11C5A    C0_TO_F0_DELAY   0.477        22.274  1       
sample_position/n20                                       NET DELAY        0.305        22.579  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R11C5A    C1_TO_F1_DELAY   0.477        23.056  1       
sample_position/n22                                       NET DELAY        0.305        23.361  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R11C5B    C0_TO_F0_DELAY   0.477        23.838  1       
sample_position/n24                                       NET DELAY        0.305        24.143  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R11C5B    C1_TO_F1_DELAY   0.477        24.620  1       
sample_position/n26                                       NET DELAY        0.305        24.925  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R11C5C    C0_TO_F0_DELAY   0.477        25.402  1       
sample_position/n28                                       NET DELAY        0.305        25.707  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY   0.450        26.157  2       
sample_position/n30                                       NET DELAY        2.172        28.329  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          SLICE_R11C6D    D0_TO_F0_DELAY   0.450        28.779  16      
sample_position/n70                                       NET DELAY        2.172        30.951  1       
sample_position/mux_8_i2_4_lut/D->sample_position/mux_8_i2_4_lut/Z
                                          SLICE_R12C6A    D1_TO_F1_DELAY   0.477        31.428  1       
sample_position/n105[1] ( DI1 )                           NET DELAY        0.000        31.428  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.428  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.210  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mult/SM_Scale_Mult_FSM_i0/Q  (SLICE_R21C14A)
Path End         : mult/SM_Scale_Mult_FSM_i0/D  (SLICE_R21C14A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



mult/SM_Scale_Mult_FSM_i0/CK->mult/SM_Scale_Mult_FSM_i0/Q
                                          SLICE_R21C14A   CLK_TO_Q1_DELAY  1.391        13.395  6       
mult/n1502[0]                                             NET DELAY        1.271        14.666  1       
mult/i1_4_lut_adj_469/B->mult/i1_4_lut_adj_469/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY   0.450        15.116  1       
mult/n7696 ( DI1 )                                        NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : adc/Count_Stable_835__i0/Q  (SLICE_R15C7C)
Path End         : adc/Count_Stable_835__i2/D  (SLICE_R15C7D)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



adc/Count_Stable_835__i0/CK->adc/Count_Stable_835__i0/Q
                                          SLICE_R15C7C    CLK_TO_Q0_DELAY  1.391        13.395  4       
adc/Count_Stable[0]                                       NET DELAY        1.271        14.666  1       
adc/i4701_3_lut/C->adc/i4701_3_lut/Z      SLICE_R15C7D    D0_TO_F0_DELAY   0.450        15.116  1       
adc/n17[2] ( DI0 )                                        NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[0].adder/Counter_i0/Q  (SLICE_R19C24C)
Path End         : genadder[0].adder/Counter_i2/D  (SLICE_R19C24D)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



genadder[0].adder/Counter_i0/CK->genadder[0].adder/Counter_i0/Q
                                          SLICE_R19C24C   CLK_TO_Q0_DELAY  1.391        13.395  6       
genadder[0].adder/Counter[0]                              NET DELAY        1.271        14.666  1       
genadder[0].adder/i1_3_lut_4_lut_adj_477/B->genadder[0].adder/i1_3_lut_4_lut_adj_477/Z
                                          SLICE_R19C24D   D0_TO_F0_DELAY   0.450        15.116  1       
genadder[0].adder/n7726 ( DI0 )                           NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[0].adder/Counter_i3/Q  (SLICE_R19C24D)
Path End         : genadder[0].adder/Counter_i3/D  (SLICE_R19C24D)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



genadder[0].adder/Counter_i3/CK->genadder[0].adder/Counter_i3/Q
                                          SLICE_R19C24D   CLK_TO_Q1_DELAY  1.391        13.395  3       
genadder[0].adder/Counter[3]                              NET DELAY        1.271        14.666  1       
genadder[0].adder/i1_3_lut_4_lut/A->genadder[0].adder/i1_3_lut_4_lut/Z
                                          SLICE_R19C24D   D1_TO_F1_DELAY   0.450        15.116  1       
genadder[0].adder/n7723 ( DI1 )                           NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[0].adder/r_Multiple__i4/Q  (SLICE_R18C21B)
Path End         : genadder[0].adder/r_Multiple__i3/D  (SLICE_R18C21B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



genadder[0].adder/r_Multiple__i4/CK->genadder[0].adder/r_Multiple__i4/Q
                                          SLICE_R18C21B   CLK_TO_Q0_DELAY  1.391        13.395  2       
genadder[0].adder/r_Multiple[3]                           NET DELAY        1.271        14.666  1       
genadder[0].adder/mux_516_i3_4_lut/A->genadder[0].adder/mux_516_i3_4_lut/Z
                                          SLICE_R18C21B   D1_TO_F1_DELAY   0.450        15.116  1       
genadder[0].adder/r_Multiple_8__N_686[2] ( DI1 )
                                                          NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[0].adder/Counter_i0/Q  (SLICE_R19C24C)
Path End         : genadder[0].adder/Counter_i0/D  (SLICE_R19C24C)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



genadder[0].adder/Counter_i0/CK->genadder[0].adder/Counter_i0/Q
                                          SLICE_R19C24C   CLK_TO_Q0_DELAY  1.391        13.395  6       
genadder[0].adder/Counter[0]                              NET DELAY        1.271        14.666  1       
genadder[0].adder/i3864_3_lut_4_lut/A->genadder[0].adder/i3864_3_lut_4_lut/Z
                                          SLICE_R19C24C   D0_TO_F0_DELAY   0.450        15.116  1       
genadder[0].adder/Counter_4__N_642[0] ( DI0 )
                                                          NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[0].adder/Counter_i1/Q  (SLICE_R19C24C)
Path End         : genadder[0].adder/Counter_i1/D  (SLICE_R19C24C)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



genadder[0].adder/Counter_i1/CK->genadder[0].adder/Counter_i1/Q
                                          SLICE_R19C24C   CLK_TO_Q1_DELAY  1.391        13.395  5       
genadder[0].adder/Counter[1]                              NET DELAY        1.271        14.666  1       
genadder[0].adder/i1_3_lut/A->genadder[0].adder/i1_3_lut/Z
                                          SLICE_R19C24C   D1_TO_F1_DELAY   0.450        15.116  1       
genadder[0].adder/n7725 ( DI1 )                           NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Start__i0/Q  (SLICE_R22C11A)
Path End         : Adder_Start__i0/D  (SLICE_R22C11A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



Adder_Start__i0/CK->Adder_Start__i0/Q     SLICE_R22C11A   CLK_TO_Q1_DELAY  1.391        13.395  7       
genadder[0].adder/Adder_Start[0]                          NET DELAY        1.271        14.666  1       
i1_4_lut_adj_481/C->i1_4_lut_adj_481/Z    SLICE_R22C11A   D1_TO_F1_DELAY   0.450        15.116  1       
n7531 ( DI1 )                                             NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/SM_Sample_Position_FSM_i1/Q  (SLICE_R15C6D)
Path End         : sample_position/SM_Sample_Position_FSM_i2/D  (SLICE_R15C6D)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/SM_Sample_Position_FSM_i1/CK->sample_position/SM_Sample_Position_FSM_i1/Q
                                          SLICE_R15C6D    CLK_TO_Q0_DELAY  1.391        13.395  7       
sample_position/n1280                                     NET DELAY        1.271        14.666  1       
sample_position/i1_3_lut_4_lut/C->sample_position/i1_3_lut_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        15.116  1       
sample_position/n1294 ( DI1 )                             NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mult/o_Mult_Ready/Q  (SLICE_R21C13D)
Path End         : SM_Top_FSM_i9/D  (SLICE_R21C12A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock                              NET DELAY      11.854        12.004  1       



mult/o_Mult_Ready/CK->mult/o_Mult_Ready/Q
                                          SLICE_R21C13D   CLK_TO_Q1_DELAY  1.391        13.395  4       
mult/Mult_Ready                                           NET DELAY        1.271        14.666  1       
i1465_3_lut/C->i1465_3_lut/Z              SLICE_R21C12A   D0_TO_F0_DELAY   0.450        15.116  1       
n3566 ( DI0 )                                             NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  123     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  123     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

