<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::ScheduleDAGSDNodes Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1ScheduleDAGSDNodes-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ScheduleDAGSDNodes Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGSDNodes:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGSDNodes__inherit__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGSDNodes_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ScheduleDAGSDNodes_inherit__map" id="llvm_1_1ScheduleDAGSDNodes_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="35,5,179,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGSDNodes:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGSDNodes__coll__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGSDNodes_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ScheduleDAGSDNodes_coll__map" id="llvm_1_1ScheduleDAGSDNodes_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="1658,1779,1802,1806"/><area shape="rect" id="node3" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="1337,1606,1500,1633"/><area shape="rect" id="node4" href="classllvm_1_1SUnit.html" title="SUnit &#45; Scheduling unit. This is a node in the scheduling DAG. " alt="" coords="1373,2087,1464,2114"/><area shape="rect" id="node5" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt;\l llvm::SDep, 4 \&gt;" alt="" coords="953,2244,1097,2285"/><area shape="rect" id="node6" href="classllvm_1_1SmallVectorImpl.html" title="llvm::SmallVectorImpl\l\&lt; llvm::SDep \&gt;" alt="" coords="485,2515,645,2556"/><area shape="rect" id="node7" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt;\l T, N \&gt;" alt="" coords="493,2449,637,2491"/><area shape="rect" id="node8" href="structllvm_1_1MCSchedClassDesc.html" title="llvm::MCSchedClassDesc" alt="" coords="934,1125,1117,1151"/><area shape="rect" id="node39" href="structllvm_1_1MCSchedModel.html" title="llvm::MCSchedModel" alt="" coords="1341,529,1496,555"/><area shape="rect" id="node31" href="classllvm_1_1MCAsmInfo.html" title="llvm::MCAsmInfo" alt="" coords="961,985,1089,1011"/><area shape="rect" id="node40" href="structllvm_1_1MCProcResourceDesc.html" title="Define a kind of processor resource that will be modeled by the scheduler. " alt="" coords="928,418,1123,445"/><area shape="rect" id="node10" href="classbool.html" title="bool" alt="" coords="77,1519,126,1546"/><area shape="rect" id="node17" href="classllvm_1_1MCRegisterClass.html" title="MCRegisterClass &#45; Base class of TargetRegisterClass. " alt="" coords="484,2302,645,2329"/><area shape="rect" id="node21" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="953,1566,1097,1593"/><area shape="rect" id="node25" href="classllvm_1_1MCTargetOptions.html" title="llvm::MCTargetOptions" alt="" coords="483,1581,647,1607"/><area shape="rect" id="node44" href="classllvm_1_1SelectionDAG.html" title="llvm::SelectionDAG" alt="" coords="493,13,637,39"/><area shape="rect" id="node11" href="classunsigned.html" title="unsigned" alt="" coords="525,854,605,881"/><area shape="rect" id="node13" href="classllvm_1_1TargetRegisterClass.html" title="llvm::TargetRegisterClass" alt="" coords="935,2142,1115,2169"/><area shape="rect" id="node20" href="classllvm_1_1TargetMachine.html" title="llvm::TargetMachine" alt="" coords="1345,1657,1493,1683"/><area shape="rect" id="node38" href="classllvm_1_1InstrItineraryData.html" title="llvm::InstrItineraryData" alt="" coords="1647,581,1813,607"/><area shape="rect" id="node41" href="structllvm_1_1InstrItinerary.html" title="llvm::InstrItinerary" alt="" coords="957,529,1093,555"/><area shape="rect" id="node42" href="structllvm_1_1InstrStage.html" title="llvm::InstrStage" alt="" coords="964,125,1087,151"/><area shape="rect" id="node14" href="classllvm_1_1ArrayRef.html" title="llvm::ArrayRef\&lt; MCPhysReg \&gt;" alt="" coords="459,2087,671,2114"/><area shape="rect" id="node29" href="classllvm_1_1Target.html" title="llvm::Target" alt="" coords="978,1617,1073,1643"/><area shape="rect" id="node30" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="946,1702,1105,1729"/><area shape="rect" id="node33" href="classllvm_1_1MachineRegisterInfo.html" title="llvm::MachineRegisterInfo" alt="" coords="1327,1881,1510,1907"/><area shape="rect" id="node34" href="classllvm_1_1TargetRegisterInfo.html" title="llvm::TargetRegisterInfo" alt="" coords="1334,2223,1503,2250"/><area shape="rect" id="node35" href="classllvm_1_1MCRegisterInfo.html" title="llvm::MCRegisterInfo" alt="" coords="950,2310,1101,2337"/><area shape="rect" id="node36" href="classllvm_1_1TargetInstrInfo.html" title="llvm::TargetInstrInfo" alt="" coords="1345,1190,1492,1217"/><area shape="rect" id="node37" href="classllvm_1_1MCInstrInfo.html" title="llvm::MCInstrInfo" alt="" coords="962,871,1089,898"/><area shape="rect" id="node47" href="classllvm_1_1MachineBasicBlock.html" title="llvm::MachineBasicBlock" alt="" coords="1641,2103,1819,2130"/><area shape="rect" id="node48" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; Machine\lBasicBlock \&gt;" alt="" coords="1327,2361,1511,2403"/><area shape="rect" id="node49" href="classllvm_1_1ilist__half__node.html" title="llvm::ilist_half_node\l\&lt; MachineBasicBlock \&gt;" alt="" coords="939,2361,1112,2403"/><area shape="rect" id="node50" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; NodeTy \&gt;" alt="" coords="929,2427,1121,2454"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">RegDefIter</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ad73652eab6e03e092e32bde82040c8c7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ad73652eab6e03e092e32bde82040c8c7">ScheduleDAGSDNodes</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ad73652eab6e03e092e32bde82040c8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606a3968bb4b336cb0caac9b682ca1c5"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a606a3968bb4b336cb0caac9b682ca1c5">~ScheduleDAGSDNodes</a> ()</td></tr>
<tr class="separator:a606a3968bb4b336cb0caac9b682ca1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00d73e05dee6c2701209bac3d7786b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#aa00d73e05dee6c2701209bac3d7786b8">Run</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *dag, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb)</td></tr>
<tr class="separator:aa00d73e05dee6c2701209bac3d7786b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c0200b4b6e12b97d270fbea215443e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a15c0200b4b6e12b97d270fbea215443e">newSUnit</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a15c0200b4b6e12b97d270fbea215443e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4bc523c204969228191d06465dad0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a3a4bc523c204969228191d06465dad0c">Clone</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a3a4bc523c204969228191d06465dad0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3345f58d110bb14c409d80a8c34c64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a3c3345f58d110bb14c409d80a8c34c64">BuildSchedGraph</a> (<a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA)</td></tr>
<tr class="separator:a3c3345f58d110bb14c409d80a8c34c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f6df53973157d119e2bf3fe0f4a91e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ac8f6df53973157d119e2bf3fe0f4a91e">InitVRegCycleFlag</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:ac8f6df53973157d119e2bf3fe0f4a91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e19da5240e1c311814f574bb0c235a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9e19da5240e1c311814f574bb0c235a4">InitNumRegDefsLeft</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a9e19da5240e1c311814f574bb0c235a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab45d1027ab01be9c371634c49d077b"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6ab45d1027ab01be9c371634c49d077b">computeLatency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a6ab45d1027ab01be9c371634c49d077b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83980e58075cc47fa1a6dbc63bc81b8f"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a83980e58075cc47fa1a6dbc63bc81b8f">computeOperandLatency</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Def, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1Use.html">Use</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;dep) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a83980e58075cc47fa1a6dbc63bc81b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6730dde277dec2e2f901917520c8b3cc"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6730dde277dec2e2f901917520c8b3cc">Schedule</a> ()=0</td></tr>
<tr class="separator:a6730dde277dec2e2f901917520c8b3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8c5a6f17aa50ecc8f64f74d4ba5e47"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a4b8c5a6f17aa50ecc8f64f74d4ba5e47">VerifyScheduledSequence</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="separator:a4b8c5a6f17aa50ecc8f64f74d4ba5e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f60ed03227dbeb711a3ae9b1f0238e9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6f60ed03227dbeb711a3ae9b1f0238e9">EmitSchedule</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;InsertPos)</td></tr>
<tr class="separator:a6f60ed03227dbeb711a3ae9b1f0238e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64cb02795c0cd16acf06e2cb03807244"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a64cb02795c0cd16acf06e2cb03807244">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a64cb02795c0cd16acf06e2cb03807244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd977c90e0dadc44ded650c2112c336"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a3fd977c90e0dadc44ded650c2112c336">dumpSchedule</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a3fd977c90e0dadc44ded650c2112c336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbdb500ba4abd11fd23de4e7a020a2d"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a8cbdb500ba4abd11fd23de4e7a020a2d">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8cbdb500ba4abd11fd23de4e7a020a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b08a15af6f0a05a50270e7848c259c3"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6b08a15af6f0a05a50270e7848c259c3">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6b08a15af6f0a05a50270e7848c259c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the basic block label.  <a href="#a6b08a15af6f0a05a50270e7848c259c3">More...</a><br/></td></tr>
<tr class="separator:a6b08a15af6f0a05a50270e7848c259c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2fe972e9d03e7c83ebf9685fb9fa574"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ad2fe972e9d03e7c83ebf9685fb9fa574">getCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;GW) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ad2fe972e9d03e7c83ebf9685fb9fa574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearDAG - clear the DAG state (between regions).  <a href="#a20e10e20ded7655f844479a648aa0c66">More...</a><br/></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba135d7c0db77bea1737d0e88a99a0e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#afba135d7c0db77bea1737d0e88a99a0e">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:afba135d7c0db77bea1737d0e88a99a0e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="ARMAsmParser_8cpp.html#a760b4e07b204e4852e7fb55e25567623">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Title)</td></tr>
<tr class="separator:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">viewGraph</a> ()</td></tr>
<tr class="memdesc:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <a href="#a7e726201ecf499acd7f87ac1d4ff610e">More...</a><br/></td></tr>
<tr class="separator:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5cd5884386aa82ed66ebd4b44b8fbc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#aba5cd5884386aa82ed66ebd4b44b8fbc">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aba5cd5884386aa82ed66ebd4b44b8fbc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a901a96fb8eb2598eed200755554567c0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a901a96fb8eb2598eed200755554567c0">isPassiveNode</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>)</td></tr>
<tr class="separator:a901a96fb8eb2598eed200755554567c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a9f718397926caadcb301ca1e00aaf68c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9f718397926caadcb301ca1e00aaf68c">BB</a></td></tr>
<tr class="separator:a9f718397926caadcb301ca1e00aaf68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbfb92f74a3067ce823a76e3266b0e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a2dbfb92f74a3067ce823a76e3266b0e0">DAG</a></td></tr>
<tr class="separator:a2dbfb92f74a3067ce823a76e3266b0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91db1a13eaa5f8a8ac8ac78b5a60791b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a91db1a13eaa5f8a8ac8ac78b5a60791b">InstrItins</a></td></tr>
<tr class="separator:a91db1a13eaa5f8a8ac8ac78b5a60791b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9bf8e61a41a12bd87df9f4c671b2c2"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9e9bf8e61a41a12bd87df9f4c671b2c2">Sequence</a></td></tr>
<tr class="memdesc:a9e9bf8e61a41a12bd87df9f4c671b2c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The schedule. Null SUnit*'s represent noop instructions.  <a href="#a9e9bf8e61a41a12bd87df9f4c671b2c2">More...</a><br/></td></tr>
<tr class="separator:a9e9bf8e61a41a12bd87df9f4c671b2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a9aa31260fcd6b572eb34528673438c3c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">TM</a></td></tr>
<tr class="separator:a9aa31260fcd6b572eb34528673438c3c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:abb7997ab526c9ce168442c850e615f8a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#abb7997ab526c9ce168442c850e615f8a">forceUnitLatencies</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:abb7997ab526c9ce168442c850e615f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> - A <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> for scheduling SDNode-based DAGs.</p>
<p>Edges between SUnits are initially based on edges in the <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>, and additional edges can be added by the schedulers as heuristics. SDNodes such as Constants, Registers, and a few others that are not interesting to schedulers are not allocated SUnits.</p>
<p>SDNodes with <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a> operands are grouped along with the flagged nodes into a single <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> so that they are scheduled together.</p>
<p>SDNode-based scheduling graphs do not use <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e" title="A register anti-dependedence (aka WAR). ">SDep::Anti</a> or <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36" title="A register output-dependence (aka WAW). ">SDep::Output</a> edges. Physical register dependence information is not carried in the DAG and must be handled explicitly by schedulers. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00036">36</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ad73652eab6e03e092e32bde82040c8c7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ScheduleDAGSDNodes::ScheduleDAGSDNodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>mf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00048">48</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a606a3968bb4b336cb0caac9b682ca1c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::ScheduleDAGSDNodes::~ScheduleDAGSDNodes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00047">47</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a3c3345f58d110bb14c409d80a8c34c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::BuildSchedGraph </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BuildSchedGraph - Build the <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> graph from the selection dag that we are input. This <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> graph is similar to the <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>, but excludes nodes that aren't interesting to scheduling, and represents flagged together nodes with a single <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.</p>
<p>BuildSchedGraph - Build the <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> graph from the selection dag that we are input. This <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> graph is similar to the <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>, but excludes nodes that aren't interesting to scheduling, and represents glued together nodes with a single <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00526">526</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a3a4bc523c204969228191d06465dad0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ScheduleDAGSDNodes::Clone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clone - Creates a clone of the specified <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. It does not copy the predecessors / successors info nor the temporary scheduling states. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">89</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00300">llvm::SUnit::hasPhysRegClobbers</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00294">llvm::SUnit::isCall</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00295">llvm::SUnit::isCallOp</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00306">llvm::SUnit::isCloned</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00297">llvm::SUnit::isCommutable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00304">llvm::SUnit::isScheduleHigh</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00305">llvm::SUnit::isScheduleLow</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00296">llvm::SUnit::isTwoAddress</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00293">llvm::SUnit::isVRegCycle</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00292">llvm::SUnit::Latency</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00068">newSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00268">llvm::SUnit::OrigNode</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00309">llvm::SUnit::SchedulingPref</a>.</p>

</div>
</div>
<a class="anchor" id="a6ab45d1027ab01be9c371634c49d077b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::computeLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>computeLatency - Compute node latency. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00603">603</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00166">forceUnitLatencies()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getGluedNode()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00792">llvm::TargetInstrInfo::getInstrLatency()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp.html#a90ced5b13444cc227f84b9a9cac76f9c">HighLatencyCycles</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00040">InstrItins</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00129">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01071">llvm::TargetInstrInfo::isHighLatencyDef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00432">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00292">llvm::SUnit::Latency</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::TII</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a class="anchor" id="a83980e58075cc47fa1a6dbc63bc81b8f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::computeOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Def</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Use</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>dep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00637">637</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00038">BB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00156">llvm::ISD::CopyToReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">llvm::SDep::Data</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00166">forceUnitLatencies()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">llvm::SDep::getKind()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00728">llvm::TargetInstrInfo::getOperandLatency()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00460">getReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00129">llvm::SDValue::getResNo()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00040">InstrItins</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00432">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00301">llvm::MachineBasicBlock::succ_empty()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::TII</a>.</p>

</div>
</div>
<a class="anchor" id="a64cb02795c0cd16acf06e2cb03807244"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::dumpNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#aea91269e2e90180d147f33a0fdde6994">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00664">664</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00155">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00344">llvm::SDNode::dump()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getGluedNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SmallVector_8h_source.html#l00235">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::pop_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a3fd977c90e0dadc44ded650c2112c336"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::dumpSchedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00686">686</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f60ed03227dbeb711a3ae9b1f0238e9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * ScheduleDAGSDNodes::EmitSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertPos</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>EmitSchedule - Insert MachineInstrs into the <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> according to the order specified in Sequence.</p>
<p>EmitSchedule - Emit the machine code in scheduled order. Return the new InsertPos and <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> that contains this insertion point. <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> holds a BB pointer for convenience, but this does not necessarily refer to returned BB. The emitter may split blocks. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00810">810</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00155">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00038">BB</a>, <a class="el" href="SmallVector_8h_source.html#l00111">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="MachineFunction_8h_source.html#l00326">llvm::MachineFunction::begin()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01120">llvm::SelectionDAG::ByvalParmDbgBegin()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01123">llvm::SelectionDAG::ByvalParmDbgEnd()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">DAG</a>, <a class="el" href="SelectionDAG_8h_source.html#l01118">llvm::SelectionDAG::DbgBegin()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01119">llvm::SelectionDAG::DbgEnd()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00647">llvm::InstrEmitter::EmitDbgValue()</a>, <a class="el" href="InstrEmitter_8h_source.html#l00118">llvm::InstrEmitter::EmitNode()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00113">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="InstrEmitter_8h_source.html#l00127">llvm::InstrEmitter::getBlock()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00144">llvm::MachineBasicBlock::getFirstNonPHI()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00165">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getGluedNode()</a>, <a class="el" href="InstrEmitter_8h_source.html#l00130">llvm::InstrEmitter::getInsertPos()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01116">llvm::SelectionDAG::hasDebugValues()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a8d02c1e6ef20f42c10d6f4e7234efd61">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00063">llvm::TargetInstrInfo::insertNoop()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00306">llvm::SUnit::isCloned</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00268">llvm::SUnit::OrigNode</a>, <a class="el" href="SmallVector_8h_source.html#l00235">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::pop_back()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00743">ProcessSourceNode()</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::TII</a>.</p>

</div>
</div>
<a class="anchor" id="abb7997ab526c9ce168442c850e615f8a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGSDNodes::forceUnitLatencies </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>ForceUnitLatencies - Return true if all scheduling edges should be given a latency value of one. The default is to return false; schedulers may override this as needed. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00166">166</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00603">computeLatency()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00637">computeOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2fe972e9d03e7c83ebf9685fb9fa574"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::getCustomGraphFeatures </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>GW</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00291">291</a> of file <a class="el" href="SelectionDAGPrinter_8cpp_source.html">SelectionDAGPrinter.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">DAG</a>, <a class="el" href="GraphWriter_8h_source.html#l00284">llvm::GraphWriter&lt; Graph &gt;::emitEdge()</a>, <a class="el" href="GraphWriter_8h_source.html#l00261">llvm::GraphWriter&lt; Graph &gt;::emitSimpleNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00465">llvm::SDNode::getNodeId()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00330">llvm::SelectionDAG::getRoot()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

</div>
</div>
<a class="anchor" id="a6b08a15af6f0a05a50270e7848c259c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ScheduleDAGSDNodes::getDAGName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the basic block label. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a36e088128012e4d48af65feb75f84c5c">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00923">923</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00038">BB</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00246">llvm::MachineBasicBlock::getFullName()</a>.</p>

</div>
</div>
<a class="anchor" id="a8cbdb500ba4abd11fd23de4e7a020a2d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ScheduleDAGSDNodes::getGraphNodeLabel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getGraphNodeLabel - Return a label for an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> node in a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a2a6534084b1d6332aeb1cf22cba39c2a">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00270">270</a> of file <a class="el" href="SelectionDAGPrinter_8cpp_source.html">SelectionDAGPrinter.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00155">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">DAG</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getGluedNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="SmallVector_8h_source.html#l00235">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::pop_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, and <a class="el" href="raw__ostream_8h_source.html#l00455">llvm::raw_string_ostream::str()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e19da5240e1c311814f574bb0c235a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::InitNumRegDefsLeft </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>InitNumRegDefsLeft - Determine the # of regs defined by this node. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00595">595</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00291">llvm::SUnit::NumRegDefsLeft</a>.</p>

</div>
</div>
<a class="anchor" id="ac8f6df53973157d119e2bf3fe0f4a91e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::ScheduleDAGSDNodes::InitVRegCycleFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>InitVRegCycleFlag - Set isVRegCycle if this node's single use is CopyToReg and its only active data operands are CopyFromReg within a single block loop. </p>

</div>
</div>
<a class="anchor" id="a901a96fb8eb2598eed200755554567c0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGSDNodes::isPassiveNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPassiveNode - Return true if the node is a non-scheduled leaf. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00055">55</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00045">llvm::ISD::EntryToken</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, and <a class="el" href="DominanceFrontierImpl_8h_source.html#l00037">Node</a>.</p>

</div>
</div>
<a class="anchor" id="a15c0200b4b6e12b97d270fbea215443e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ScheduleDAGSDNodes::newSUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NewSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> and return a ptr to it. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00068">68</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">DAG</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getSchedulingPreference()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00052">llvm::TargetOpcode::IMPLICIT_DEF</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00432">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00068">llvm::Sched::None</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00309">llvm::SUnit::SchedulingPref</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">Clone()</a>.</p>

</div>
</div>
<a class="anchor" id="aa00d73e05dee6c2701209bac3d7786b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::Run </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>dag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Run - perform scheduling. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">54</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00038">BB</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00050">llvm::ScheduleDAG::clearDAG()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">DAG</a>, and <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6730dde277dec2e2f901917520c8b3cc">Schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a6730dde277dec2e2f901917520c8b3cc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::ScheduleDAGSDNodes::Schedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Schedule - Order nodes according to selected style, filling in the Sequence member. </p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b8c5a6f17aa50ecc8f64f74d4ba5e47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::VerifyScheduledSequence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isBottomUp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VerifyScheduledSequence - Verify that all SUnits are scheduled and consistent with the Sequence of scheduled instructions.</p>
<p>VerifyScheduledSequence - Verify that all SUnits were scheduled and that their state is consistent with the nodes listed in Sequence. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00700">700</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00383">llvm::ScheduleDAG::VerifyScheduledDAG()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a9f718397926caadcb301ca1e00aaf68c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* llvm::ScheduleDAGSDNodes::BB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00038">38</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00637">computeOperandLatency()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00810">EmitSchedule()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00923">getDAGName()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00713">ProcessSDDbgValues()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00743">ProcessSourceNode()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>.</p>

</div>
</div>
<a class="anchor" id="a2dbfb92f74a3067ce823a76e3266b0e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>* llvm::ScheduleDAGSDNodes::DAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">39</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00810">EmitSchedule()</a>, <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00291">getCustomGraphFeatures()</a>, <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00270">getGraphNodeLabel()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00068">newSUnit()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>.</p>

</div>
</div>
<a class="anchor" id="a91db1a13eaa5f8a8ac8ac78b5a60791b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>* llvm::ScheduleDAGSDNodes::InstrItins</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00040">40</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00603">computeLatency()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00637">computeOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e9bf8e61a41a12bd87df9f4c671b2c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a>*&gt; llvm::ScheduleDAGSDNodes::Sequence</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The schedule. Null SUnit*'s represent noop instructions. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00043">43</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a></li>
<li><a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a></li>
<li><a class="el" href="SelectionDAGPrinter_8cpp_source.html">SelectionDAGPrinter.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
