library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
 
entity leading_ones_comb is
   generic (
       BITS_IN: natural := 8;
       BITS_OUT: natural := 4); --integer(ceil(log2(real(BITS_IN+1)))));
   port (
       x: in std_logic_vector(0 to BITS_IN - 1);
       y: out std_logic_vector(BITS_OUT - 1 downto 0);
       ssd: out std_logic_vector(0 to 6)); 
end entity;
 
architecture dataflow of leading_ones_comb is
	type integer_array is array (0 to BITS_IN) of integer range 0 to BITS_IN;
	signal internal: integer_array; 
	signal has_found_zero:  std_logic_vector(0 to BITS_IN);
	
   begin
        internal(0) <= 0; 
        has_found_zero(0) <= '0';
        gen : for i in 1 to BITS_IN generate
        internal(i) <= internal(i-1) + 1 when x(i-1) = '1' and has_found_zero(i-1) = '0' else internal(i-1);
	     has_found_zero(i) <=  '1' when x(i-1) = '0' else has_found_zero(i-1);
        end generate;
	y <= std_logic_vector(to_unsigned(internal(BITS_IN), BITS_OUT));
	
	with internal(BITS_IN) select
		ssd <= 	"0000001" when 0,       --0
			"1001111" when 1, 	--1
			"0010010" when 2, 	--2
			"0000110" when 3, 	--3
			"1001100" when 4, 	--4
			"0100100" when 5, 	--5
			"0100000" when 6, 	--6
			"0001111" when 7,        --7
			"0000000" when 8,        --8
			"1111110" when others;  
end architecture;
