Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Lenovo/Desktop/H_B/CLA_bit/tb_cla4_isim_beh.exe -prj C:/Users/Lenovo/Desktop/H_B/CLA_bit/tb_cla4_beh.prj work.tb_cla4 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/CLA_bit/CLA_4bit.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/CLA_bit/tb_cla4.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture dataflow of entity CLA_4bit [cla_4bit_default]
Compiling architecture behavioral of entity tb_cla4
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/Lenovo/Desktop/H_B/CLA_bit/tb_cla4_isim_beh.exe
Fuse Memory Usage: 33044 KB
Fuse CPU Usage: 467 ms
