<h1 align="center">👋 Hello, I'm Suresh Gadi</h1>
<h3 align="center">Electronics & Communication Engineering | ASIC Design & Verification Enthusiast</h3>

<p align="center">
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/" target="_blank">
    <img alt="LinkedIn" src="https://img.shields.io/badge/LinkedIn-blue?logo=linkedin&logoColor=white">
  </a>
</p>

---

### 🧑‍🎓 About Me

I'm a **pre-final year Electronics and Communication Engineering undergraduate at Aditya University**, maintaining a **CGPA of 9.24**. I’m deeply passionate about **ASIC Design & Verification**, particularly focused on ensuring the **functional correctness and reliability** of digital hardware.

My goal is to bridge the gap between academic learning and industry-grade solutions in **semiconductor design**, contributing meaningfully to **functional verification workflows, RTL development**, and **EDA tool-based optimization**.

---

### ⚙️ Technical Proficiency

**Languages & HDLs**  
- C, Python, JavaScript  
- Verilog HDL, SystemVerilog

**EDA Tools & Platforms**  
- Cadence Xcelium, Genus, Virtuoso  
- Xilinx Vivado, ModelSim, Quartus Prime  
- Proteus, MATLAB

**Key Areas of Interest**  
- RTL Design & Simulation  
- Functional & Formal Verification  
- SoC Integration and Verification  
- ASIC Design Flow  
- FPGA-Based Prototyping  
- Clock Domain Crossing (CDC) & Power Aware Verification

---

### 📚 Featured Projects

#### 🔐 Password Locking System (Verilog)

A robust **digital password locking mechanism** implemented in Verilog, with built-in authentication, alarm logic, and password management.  
✅ *Tested extensively using a dedicated Verilog testbench.*

**Key Features:**
- Secure login with default/master credentials  
- Alarm activation after failed attempts  
- Password change post-authentication  
- Real-time feedback on remaining login tries  
- Synchronous design methodology  

---

#### 📡 APB Protocol Verification – 3-Register Slave

A comprehensive **SystemVerilog-based verification environment** for an APB-compliant slave with three internal registers.

**Key Highlights:**
- Full **IDLE → SETUP → ACCESS** phase handling  
- Read/write support for all addressable registers  
- Validates reset, invalid accesses, and timing correctness  
- Modular, reusable testbench structure  
- Ranked **Top 19 out of 120 teams** based on verification coverage and testbench efficiency  

---

### 💼 Professional Aspirations

- ASIC Front-end Design & Verification  
- RTL Coding and Testbench Development  
- Functional & Formal Verification using UVM  
- FPGA-Based Validation  
- Design Simulation & Debugging with Industry-Standard Tools  
- VLSI Design Methodologies (DFT, STA, Low-Power Design)

---

### 🎵 Hobbies & Interests

- Exploring next-gen semiconductor trends  
- Reading technical whitepapers and datasheets  
- Listening to instrumental music for focus  
- Learning through community-based open-source VLSI projects

---

### 📊 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=suresh2327&show_icons=true&theme=radical" alt="GitHub Stats" />
</p>
<p align="center">
  <img src="https://streak-stats.demolab.com/?user=suresh2327&theme=radical" alt="GitHub Streak" />
</p>
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=suresh2327&layout=compact&theme=radical" alt="Top Languages" />
</p>

---

<p align="center"><strong>Thanks for visiting my GitHub! Let's connect and innovate in silicon! 🚀</strong></p>
