-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_Teste_cmf_soma_int/ipshared/0af8/CMF_soma_int/solution1/syn/vhdl/CMF_soma_int.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_Teste_cmf_soma_int/ipshared/0af8/CMF_soma_int/solution1/impl/verilog/CMF_soma_int.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_Teste_cmf_soma_int/ip/design_Teste_cmf_soma_int_CMF_soma_int_0_0/sim/design_Teste_cmf_soma_int_CMF_soma_int_0_0.vhd" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_5 \
  "../../../../project_Testes.srcs/sources_1/bd/design_Teste_cmf_soma_int/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_Teste_cmf_soma_int/ip/design_Teste_cmf_soma_int_xlconstant_0_0/sim/design_Teste_cmf_soma_int_xlconstant_0_0.v" \
  "../../../bd/design_Teste_cmf_soma_int/ip/design_Teste_cmf_soma_int_xlconstant_0_1/sim/design_Teste_cmf_soma_int_xlconstant_0_1.v" \
-endlib
-makelib xcelium_lib/sim_clk_gen_v1_0_2 \
  "../../../../project_Testes.srcs/sources_1/bd/design_Teste_cmf_soma_int/ipshared/d987/hdl/sim_clk_gen_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_Teste_cmf_soma_int/ip/design_Teste_cmf_soma_int_sim_clk_gen_0_0/sim/design_Teste_cmf_soma_int_sim_clk_gen_0_0.v" \
  "../../../bd/design_Teste_cmf_soma_int/sim/design_Teste_cmf_soma_int.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

