The following files were generated for 'pcie' in directory
E:\mygit\dyract\hw\vc707\synth\ipcore_dir\

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * pcie.xco

Misc Files Generator:
   Please see the core data sheet.

   * pcie/implement/fsbl_zc706.elf

Generate EJava outputs:
   Please see the core data sheet.

   * pcie/example_design/EP_MEM.v
   * pcie/example_design/PIO.v
   * pcie/example_design/PIO_EP.v
   * pcie/example_design/PIO_EP_MEM_ACCESS.v
   * pcie/example_design/PIO_RX_ENGINE.v
   * pcie/example_design/PIO_TO_CTRL.v
   * pcie/example_design/PIO_TX_ENGINE.v
   * pcie/example_design/pcie_app_7x.v
   * pcie/example_design/xilinx_pcie_2_1_ep_7x.v
   * pcie/example_design/xilinx_pcie_2_1_ep_7x_08_lane_gen2_xc7vx485t-ffg1761-2-PCIE_X1Y0.ucf
   * pcie/example_design/xilinx_pcie_2_1_ep_7x_08_lane_gen2_xc7vx485t-ffg1761-2-PCIE_X1Y0.xdc
   * pcie/hierarchy.txt
   * pcie/implement/implement.bat
   * pcie/implement/implement.sh
   * pcie/implement/planAhead_rdn.bat
   * pcie/implement/planAhead_rdn.sh
   * pcie/implement/planAhead_rdn.tcl
   * pcie/implement/xilinx_pcie_2_1_ep_7x.prj
   * pcie/implement/xilinx_pcie_2_1_ep_7x.xcf
   * pcie/implement/xilinx_pcie_2_1_ep_7x.xst
   * pcie/simulation/dsport/pci_exp_expect_tasks.v
   * pcie/simulation/dsport/pci_exp_usrapp_cfg.v
   * pcie/simulation/dsport/pci_exp_usrapp_com.v
   * pcie/simulation/dsport/pci_exp_usrapp_pl.v
   * pcie/simulation/dsport/pci_exp_usrapp_rx.v
   * pcie/simulation/dsport/pci_exp_usrapp_tx.v
   * pcie/simulation/dsport/pcie_2_1_rport_7x.v
   * pcie/simulation/dsport/pcie_axi_trn_bridge.v
   * pcie/simulation/dsport/xilinx_pcie_2_1_rport_7x.v
   * pcie/simulation/functional/board.f
   * pcie/simulation/functional/board.v
   * pcie/simulation/functional/board_common.v
   * pcie/simulation/functional/isim_cmd.tcl
   * pcie/simulation/functional/simulate_isim.bat
   * pcie/simulation/functional/simulate_isim.sh
   * pcie/simulation/functional/simulate_mti.do
   * pcie/simulation/functional/simulate_ncsim.sh
   * pcie/simulation/functional/simulate_vcs.sh
   * pcie/simulation/functional/sys_clk_gen.v
   * pcie/simulation/functional/sys_clk_gen_ds.v
   * pcie/simulation/functional/wave.do
   * pcie/simulation/functional/waves_vcs.tcl
   * pcie/simulation/functional/xilinx_lib_vcs.f
   * pcie/simulation/tests/sample_tests1.v
   * pcie/simulation/tests/tests.v
   * pcie/source/pcie.v
   * pcie/source/pcie_axi_basic_rx.v
   * pcie/source/pcie_axi_basic_rx_null_gen.v
   * pcie/source/pcie_axi_basic_rx_pipeline.v
   * pcie/source/pcie_axi_basic_top.v
   * pcie/source/pcie_axi_basic_tx.v
   * pcie/source/pcie_axi_basic_tx_pipeline.v
   * pcie/source/pcie_axi_basic_tx_thrtl_ctl.v
   * pcie/source/pcie_gt_rx_valid_filter_7x.v
   * pcie/source/pcie_gt_top.v
   * pcie/source/pcie_gt_wrapper.v
   * pcie/source/pcie_gtp_pipe_drp.v
   * pcie/source/pcie_gtp_pipe_rate.v
   * pcie/source/pcie_gtp_pipe_reset.v
   * pcie/source/pcie_pcie_7x.v
   * pcie/source/pcie_pcie_bram_7x.v
   * pcie/source/pcie_pcie_bram_top_7x.v
   * pcie/source/pcie_pcie_brams_7x.v
   * pcie/source/pcie_pcie_pipe_lane.v
   * pcie/source/pcie_pcie_pipe_misc.v
   * pcie/source/pcie_pcie_pipe_pipeline.v
   * pcie/source/pcie_pcie_top.v
   * pcie/source/pcie_pipe_clock.v
   * pcie/source/pcie_pipe_drp.v
   * pcie/source/pcie_pipe_eq.v
   * pcie/source/pcie_pipe_rate.v
   * pcie/source/pcie_pipe_reset.v
   * pcie/source/pcie_pipe_sync.v
   * pcie/source/pcie_pipe_user.v
   * pcie/source/pcie_pipe_wrapper.v
   * pcie/source/pcie_qpll_drp.v
   * pcie/source/pcie_qpll_reset.v
   * pcie/source/pcie_qpll_wrapper.v
   * pcie/source/pcie_rxeq_scan.v
   * pcie.veo

All Documents Generator:
   Please see the core data sheet.

   * pcie/doc/pcie_7x_v1_11_readme.txt
   * pcie/doc/pg054-7series-pcie.pdf

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * pcie_xmdf.tcl

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * pcie.gise
   * pcie.xise

Deliver Readme:
   Readme file for the IP.

   * pcie_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * pcie_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

