#ifndef __HALCLKHWIO_H__
#define __HALCLKHWIO_H__
/*
===========================================================================
*/
/**
  @file HALclkHWIO.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    MDM9205 (Twizy) [twizy_v1.0_p3q3r35_MTO]
 
  This file contains HWIO register definitions for the following modules:
    APCS_GLB
    APCS_GCC
    APCS_ACC
    GCC_CLK_CTL_REG


  Generation parameters: 
  { u'filename': u'HALclkHWIO.h',
    u'header': u'extern  uint32                     HAL_clk_nHWIOBaseGCC;\n#define CLK_CTL_BASE               HAL_clk_nHWIOBaseGCC\n#define CLK_CTL_BASE_PHYS          0x01800000\n#define CLK_CTL_BASE_SIZE          0x00100000\n#define PROC_CLK_BRANCH_ENA_VOTE   GCC_APCS_CLOCK_BRANCH_ENA_VOTE\n\nextern  uint32                     HAL_clk_nHWIOBaseAPCS;\n#define A7SS_BASE                  HAL_clk_nHWIOBaseAPCS\n#define A7SS_BASE_PHYS             0x0b000000\n#define A7SS_BASE_SIZE             0x00200000',
    u'module-filter-exclude': { },
    u'module-filter-include': { },
    u'modules': [u'APCS_GLB', u'APCS_GCC', u'APCS_ACC', u'GCC_CLK_CTL_REG'],
    u'output-fvals': True,
    u'output-offsets': True,
    u'output-phys': True,
    u'rmsk-input': True}
*/
/*
  ===========================================================================

  Copyright (c) 2019 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies, Inc.

  ===========================================================================

  $Header: //components/rel/core.tx/6.0/systemdrivers/hal/clk/hw/mdm9205/inc/HALclkHWIO.h#1 $
  $DateTime: 2020/01/30 22:49:35 $
  $Author: pwbldsvc $

  ===========================================================================
*/

extern  uint32                     HAL_clk_nHWIOBaseGCC;
#define CLK_CTL_BASE               HAL_clk_nHWIOBaseGCC
#define CLK_CTL_BASE_PHYS          0x01800000
#define CLK_CTL_BASE_SIZE          0x00100000
#define PROC_CLK_BRANCH_ENA_VOTE   GCC_APCS_CLOCK_BRANCH_ENA_VOTE

extern  uint32                     HAL_clk_nHWIOBaseAPCS;
#define A7SS_BASE                  HAL_clk_nHWIOBaseAPCS
#define A7SS_BASE_PHYS             0x0b000000
#define A7SS_BASE_SIZE             0x00200000

/*----------------------------------------------------------------------------
 * MODULE: APCS_GLB
 *--------------------------------------------------------------------------*/

#define APCS_GLB_REG_BASE                                                  (A7SS_BASE      + 0x00010000)
#define APCS_GLB_REG_BASE_SIZE                                             0x1000
#define APCS_GLB_REG_BASE_USED                                             0x60
#define APCS_GLB_REG_BASE_PHYS                                             (A7SS_BASE_PHYS + 0x00010000)
#define APCS_GLB_REG_BASE_OFFS                                             0x00010000

#define HWIO_APCS_GLBSECURE_ADDR                                           (APCS_GLB_REG_BASE      + 0x00000000)
#define HWIO_APCS_GLBSECURE_PHYS                                           (APCS_GLB_REG_BASE_PHYS + 0x00000000)
#define HWIO_APCS_GLBSECURE_OFFS                                           (APCS_GLB_REG_BASE_OFFS + 0x00000000)
#define HWIO_APCS_GLBSECURE_RMSK                                                  0x3
#define HWIO_APCS_GLBSECURE_IN          \
        in_dword_masked(HWIO_APCS_GLBSECURE_ADDR, HWIO_APCS_GLBSECURE_RMSK)
#define HWIO_APCS_GLBSECURE_INM(m)      \
        in_dword_masked(HWIO_APCS_GLBSECURE_ADDR, m)
#define HWIO_APCS_GLBSECURE_OUT(v)      \
        out_dword(HWIO_APCS_GLBSECURE_ADDR,v)
#define HWIO_APCS_GLBSECURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_GLBSECURE_ADDR,m,v,HWIO_APCS_GLBSECURE_IN)
#define HWIO_APCS_GLBSECURE_ALLOW_VOTE_HYP_BMSK                                   0x2
#define HWIO_APCS_GLBSECURE_ALLOW_VOTE_HYP_SHFT                                   0x1
#define HWIO_APCS_GLBSECURE_ALLOW_VOTE_HYP_DISABLE_FVAL                           0x0
#define HWIO_APCS_GLBSECURE_ALLOW_VOTE_HYP_ENABLE_FVAL                            0x1
#define HWIO_APCS_GLBSECURE_ALLOW_VOTE_HLOS_BMSK                                  0x1
#define HWIO_APCS_GLBSECURE_ALLOW_VOTE_HLOS_SHFT                                  0x0
#define HWIO_APCS_GLBSECURE_ALLOW_VOTE_HLOS_DISABLE_FVAL                          0x0
#define HWIO_APCS_GLBSECURE_ALLOW_VOTE_HLOS_ENABLE_FVAL                           0x1

#define HWIO_APCS_START_ADDR_ADDR                                          (APCS_GLB_REG_BASE      + 0x00000004)
#define HWIO_APCS_START_ADDR_PHYS                                          (APCS_GLB_REG_BASE_PHYS + 0x00000004)
#define HWIO_APCS_START_ADDR_OFFS                                          (APCS_GLB_REG_BASE_OFFS + 0x00000004)
#define HWIO_APCS_START_ADDR_RMSK                                          0xffff0000
#define HWIO_APCS_START_ADDR_IN          \
        in_dword_masked(HWIO_APCS_START_ADDR_ADDR, HWIO_APCS_START_ADDR_RMSK)
#define HWIO_APCS_START_ADDR_INM(m)      \
        in_dword_masked(HWIO_APCS_START_ADDR_ADDR, m)
#define HWIO_APCS_START_ADDR_OUT(v)      \
        out_dword(HWIO_APCS_START_ADDR_ADDR,v)
#define HWIO_APCS_START_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_START_ADDR_ADDR,m,v,HWIO_APCS_START_ADDR_IN)
#define HWIO_APCS_START_ADDR_ADDR_BMSK                                     0xffff0000
#define HWIO_APCS_START_ADDR_ADDR_SHFT                                           0x10

#define HWIO_APCS_CMD_RCGR_ADDR                                            (APCS_GLB_REG_BASE      + 0x00000008)
#define HWIO_APCS_CMD_RCGR_PHYS                                            (APCS_GLB_REG_BASE_PHYS + 0x00000008)
#define HWIO_APCS_CMD_RCGR_OFFS                                            (APCS_GLB_REG_BASE_OFFS + 0x00000008)
#define HWIO_APCS_CMD_RCGR_RMSK                                            0x80000013
#define HWIO_APCS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_APCS_CMD_RCGR_ADDR, HWIO_APCS_CMD_RCGR_RMSK)
#define HWIO_APCS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_APCS_CMD_RCGR_ADDR, m)
#define HWIO_APCS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_APCS_CMD_RCGR_ADDR,v)
#define HWIO_APCS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CMD_RCGR_ADDR,m,v,HWIO_APCS_CMD_RCGR_IN)
#define HWIO_APCS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_APCS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_APCS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_APCS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_APCS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_APCS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_APCS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                   0x0
#define HWIO_APCS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                    0x1
#define HWIO_APCS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_APCS_CMD_RCGR_UPDATE_SHFT                                            0x0
#define HWIO_APCS_CMD_RCGR_UPDATE_DISABLE_FVAL                                    0x0
#define HWIO_APCS_CMD_RCGR_UPDATE_ENABLE_FVAL                                     0x1

#define HWIO_APCS_CFG_RCGR_ADDR                                            (APCS_GLB_REG_BASE      + 0x0000000c)
#define HWIO_APCS_CFG_RCGR_PHYS                                            (APCS_GLB_REG_BASE_PHYS + 0x0000000c)
#define HWIO_APCS_CFG_RCGR_OFFS                                            (APCS_GLB_REG_BASE_OFFS + 0x0000000c)
#define HWIO_APCS_CFG_RCGR_RMSK                                                 0x71f
#define HWIO_APCS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_APCS_CFG_RCGR_ADDR, HWIO_APCS_CFG_RCGR_RMSK)
#define HWIO_APCS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_APCS_CFG_RCGR_ADDR, m)
#define HWIO_APCS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_APCS_CFG_RCGR_ADDR,v)
#define HWIO_APCS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CFG_RCGR_ADDR,m,v,HWIO_APCS_CFG_RCGR_IN)
#define HWIO_APCS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_APCS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_APCS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                      0x0
#define HWIO_APCS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                      0x1
#define HWIO_APCS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                      0x2
#define HWIO_APCS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                      0x3
#define HWIO_APCS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                      0x4
#define HWIO_APCS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                      0x5
#define HWIO_APCS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                      0x6
#define HWIO_APCS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                      0x7
#define HWIO_APCS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_APCS_CFG_RCGR_SRC_DIV_SHFT                                           0x0
#define HWIO_APCS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                    0x0
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                      0x1
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                    0x2
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                      0x3
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                    0x4
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                      0x5
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                    0x6
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                      0x7
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                    0x8
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                      0x9
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                    0xa
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                      0xb
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                    0xc
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                      0xd
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                    0xe
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                      0xf
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                   0x10
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                     0x11
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                   0x12
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                    0x13
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                  0x14
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                    0x15
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                  0x16
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                    0x17
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                  0x18
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                    0x19
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                  0x1a
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                    0x1b
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                  0x1c
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                    0x1d
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                  0x1e
#define HWIO_APCS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                    0x1f

#define HWIO_APCS_CBCR_ADDR                                                (APCS_GLB_REG_BASE      + 0x00000010)
#define HWIO_APCS_CBCR_PHYS                                                (APCS_GLB_REG_BASE_PHYS + 0x00000010)
#define HWIO_APCS_CBCR_OFFS                                                (APCS_GLB_REG_BASE_OFFS + 0x00000010)
#define HWIO_APCS_CBCR_RMSK                                                0x80007ff3
#define HWIO_APCS_CBCR_IN          \
        in_dword_masked(HWIO_APCS_CBCR_ADDR, HWIO_APCS_CBCR_RMSK)
#define HWIO_APCS_CBCR_INM(m)      \
        in_dword_masked(HWIO_APCS_CBCR_ADDR, m)
#define HWIO_APCS_CBCR_OUT(v)      \
        out_dword(HWIO_APCS_CBCR_ADDR,v)
#define HWIO_APCS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CBCR_ADDR,m,v,HWIO_APCS_CBCR_IN)
#define HWIO_APCS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_APCS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_APCS_CBCR_CORE_ON_BMSK                                            0x4000
#define HWIO_APCS_CBCR_CORE_ON_SHFT                                               0xe
#define HWIO_APCS_CBCR_PERIPH_ON_BMSK                                          0x2000
#define HWIO_APCS_CBCR_PERIPH_ON_SHFT                                             0xd
#define HWIO_APCS_CBCR_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_APCS_CBCR_PERIPH_OFF_SHFT                                            0xc
#define HWIO_APCS_CBCR_WAKEUP_BMSK                                              0xf00
#define HWIO_APCS_CBCR_WAKEUP_SHFT                                                0x8
#define HWIO_APCS_CBCR_SLEEP_BMSK                                                0xf0
#define HWIO_APCS_CBCR_SLEEP_SHFT                                                 0x4
#define HWIO_APCS_CBCR_HW_CTL_BMSK                                                0x2
#define HWIO_APCS_CBCR_HW_CTL_SHFT                                                0x1
#define HWIO_APCS_CBCR_HW_CTL_DISABLE_FVAL                                        0x0
#define HWIO_APCS_CBCR_HW_CTL_ENABLE_FVAL                                         0x1
#define HWIO_APCS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_APCS_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_APCS_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_APCS_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_APCS_GLB_CFG_ADDR                                             (APCS_GLB_REG_BASE      + 0x00000014)
#define HWIO_APCS_GLB_CFG_PHYS                                             (APCS_GLB_REG_BASE_PHYS + 0x00000014)
#define HWIO_APCS_GLB_CFG_OFFS                                             (APCS_GLB_REG_BASE_OFFS + 0x00000014)
#define HWIO_APCS_GLB_CFG_RMSK                                                 0x1fff
#define HWIO_APCS_GLB_CFG_IN          \
        in_dword_masked(HWIO_APCS_GLB_CFG_ADDR, HWIO_APCS_GLB_CFG_RMSK)
#define HWIO_APCS_GLB_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_GLB_CFG_ADDR, m)
#define HWIO_APCS_GLB_CFG_OUT(v)      \
        out_dword(HWIO_APCS_GLB_CFG_ADDR,v)
#define HWIO_APCS_GLB_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_GLB_CFG_ADDR,m,v,HWIO_APCS_GLB_CFG_IN)
#define HWIO_APCS_GLB_CFG_ENA_SO_IMPL_BMSK                                     0x1000
#define HWIO_APCS_GLB_CFG_ENA_SO_IMPL_SHFT                                        0xc
#define HWIO_APCS_GLB_CFG_L2RSTDISABLE_BMSK                                     0x800
#define HWIO_APCS_GLB_CFG_L2RSTDISABLE_SHFT                                       0xb
#define HWIO_APCS_GLB_CFG_SYS_APCCSWRST_BMSK                                    0x400
#define HWIO_APCS_GLB_CFG_SYS_APCCSWRST_SHFT                                      0xa
#define HWIO_APCS_GLB_CFG_L1RSTDISABLE_BMSK                                     0x200
#define HWIO_APCS_GLB_CFG_L1RSTDISABLE_SHFT                                       0x9
#define HWIO_APCS_GLB_CFG_CP15DISABLE_BMSK                                      0x100
#define HWIO_APCS_GLB_CFG_CP15DISABLE_SHFT                                        0x8
#define HWIO_APCS_GLB_CFG_CP15DISABLE_NOT_ENABLED_FVAL                            0x0
#define HWIO_APCS_GLB_CFG_CP15DISABLE_ENABLED_FVAL                                0x1
#define HWIO_APCS_GLB_CFG_CFGTE_BMSK                                             0x80
#define HWIO_APCS_GLB_CFG_CFGTE_SHFT                                              0x7
#define HWIO_APCS_GLB_CFG_CFGTE_ARM_FVAL                                          0x0
#define HWIO_APCS_GLB_CFG_CFGTE_THUMB_FVAL                                        0x1
#define HWIO_APCS_GLB_CFG_CFGEND_BMSK                                            0x40
#define HWIO_APCS_GLB_CFG_CFGEND_SHFT                                             0x6
#define HWIO_APCS_GLB_CFG_CFGEND_EE_BIT_IS_LOW_FVAL                               0x0
#define HWIO_APCS_GLB_CFG_CFGEND_EE_BIT_IS_HIGH_FVAL                              0x1
#define HWIO_APCS_GLB_CFG_CACHEID_BMSK                                           0x3f
#define HWIO_APCS_GLB_CFG_CACHEID_SHFT                                            0x0

#define HWIO_APCS_GLB_BOOT_REMAP_ADDR                                      (APCS_GLB_REG_BASE      + 0x00000018)
#define HWIO_APCS_GLB_BOOT_REMAP_PHYS                                      (APCS_GLB_REG_BASE_PHYS + 0x00000018)
#define HWIO_APCS_GLB_BOOT_REMAP_OFFS                                      (APCS_GLB_REG_BASE_OFFS + 0x00000018)
#define HWIO_APCS_GLB_BOOT_REMAP_RMSK                                      0xffff0007
#define HWIO_APCS_GLB_BOOT_REMAP_IN          \
        in_dword_masked(HWIO_APCS_GLB_BOOT_REMAP_ADDR, HWIO_APCS_GLB_BOOT_REMAP_RMSK)
#define HWIO_APCS_GLB_BOOT_REMAP_INM(m)      \
        in_dword_masked(HWIO_APCS_GLB_BOOT_REMAP_ADDR, m)
#define HWIO_APCS_GLB_BOOT_REMAP_OUT(v)      \
        out_dword(HWIO_APCS_GLB_BOOT_REMAP_ADDR,v)
#define HWIO_APCS_GLB_BOOT_REMAP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_GLB_BOOT_REMAP_ADDR,m,v,HWIO_APCS_GLB_BOOT_REMAP_IN)
#define HWIO_APCS_GLB_BOOT_REMAP_REMAP_HIGH_BMSK                           0xffff0000
#define HWIO_APCS_GLB_BOOT_REMAP_REMAP_HIGH_SHFT                                 0x10
#define HWIO_APCS_GLB_BOOT_REMAP_REMAP_128_BMSK                                   0x4
#define HWIO_APCS_GLB_BOOT_REMAP_REMAP_128_SHFT                                   0x2
#define HWIO_APCS_GLB_BOOT_REMAP_REMAP_VINITHI_BMSK                               0x2
#define HWIO_APCS_GLB_BOOT_REMAP_REMAP_VINITHI_SHFT                               0x1
#define HWIO_APCS_GLB_BOOT_REMAP_REMAP_EN_BMSK                                    0x1
#define HWIO_APCS_GLB_BOOT_REMAP_REMAP_EN_SHFT                                    0x0

#define HWIO_APCS_GLB_TEST_BUSSEL_ADDR                                     (APCS_GLB_REG_BASE      + 0x0000001c)
#define HWIO_APCS_GLB_TEST_BUSSEL_PHYS                                     (APCS_GLB_REG_BASE_PHYS + 0x0000001c)
#define HWIO_APCS_GLB_TEST_BUSSEL_OFFS                                     (APCS_GLB_REG_BASE_OFFS + 0x0000001c)
#define HWIO_APCS_GLB_TEST_BUSSEL_RMSK                                     0xf000001f
#define HWIO_APCS_GLB_TEST_BUSSEL_IN          \
        in_dword_masked(HWIO_APCS_GLB_TEST_BUSSEL_ADDR, HWIO_APCS_GLB_TEST_BUSSEL_RMSK)
#define HWIO_APCS_GLB_TEST_BUSSEL_INM(m)      \
        in_dword_masked(HWIO_APCS_GLB_TEST_BUSSEL_ADDR, m)
#define HWIO_APCS_GLB_TEST_BUSSEL_OUT(v)      \
        out_dword(HWIO_APCS_GLB_TEST_BUSSEL_ADDR,v)
#define HWIO_APCS_GLB_TEST_BUSSEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_GLB_TEST_BUSSEL_ADDR,m,v,HWIO_APCS_GLB_TEST_BUSSEL_IN)
#define HWIO_APCS_GLB_TEST_BUSSEL_TEST_BUS_EN1_BMSK                        0xc0000000
#define HWIO_APCS_GLB_TEST_BUSSEL_TEST_BUS_EN1_SHFT                              0x1e
#define HWIO_APCS_GLB_TEST_BUSSEL_TEST_BUS_EN2_BMSK                        0x30000000
#define HWIO_APCS_GLB_TEST_BUSSEL_TEST_BUS_EN2_SHFT                              0x1c
#define HWIO_APCS_GLB_TEST_BUSSEL_TEST_BUS_EN3_BMSK                              0x1f
#define HWIO_APCS_GLB_TEST_BUSSEL_TEST_BUS_EN3_SHFT                               0x0

#define HWIO_APCS_GLB_EN_PWR_ST_ADDR                                       (APCS_GLB_REG_BASE      + 0x00000020)
#define HWIO_APCS_GLB_EN_PWR_ST_PHYS                                       (APCS_GLB_REG_BASE_PHYS + 0x00000020)
#define HWIO_APCS_GLB_EN_PWR_ST_OFFS                                       (APCS_GLB_REG_BASE_OFFS + 0x00000020)
#define HWIO_APCS_GLB_EN_PWR_ST_RMSK                                              0x3
#define HWIO_APCS_GLB_EN_PWR_ST_IN          \
        in_dword_masked(HWIO_APCS_GLB_EN_PWR_ST_ADDR, HWIO_APCS_GLB_EN_PWR_ST_RMSK)
#define HWIO_APCS_GLB_EN_PWR_ST_INM(m)      \
        in_dword_masked(HWIO_APCS_GLB_EN_PWR_ST_ADDR, m)
#define HWIO_APCS_GLB_EN_PWR_ST_OUT(v)      \
        out_dword(HWIO_APCS_GLB_EN_PWR_ST_ADDR,v)
#define HWIO_APCS_GLB_EN_PWR_ST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_GLB_EN_PWR_ST_ADDR,m,v,HWIO_APCS_GLB_EN_PWR_ST_IN)
#define HWIO_APCS_GLB_EN_PWR_ST_APCS_EN_PWR_ST_REST_BIT_BMSK                      0x2
#define HWIO_APCS_GLB_EN_PWR_ST_APCS_EN_PWR_ST_REST_BIT_SHFT                      0x1
#define HWIO_APCS_GLB_EN_PWR_ST_APCS_EN_PWR_ST_REST_BIT_ENABLE_GDHS_STATE_MACHINE_FOR_FEW_GDHS_DEFAULT_IS_0_FVAL        0x1
#define HWIO_APCS_GLB_EN_PWR_ST_APCS_EN_PWR_ST_FEW_BIT_BMSK                       0x1
#define HWIO_APCS_GLB_EN_PWR_ST_APCS_EN_PWR_ST_FEW_BIT_SHFT                       0x0
#define HWIO_APCS_GLB_EN_PWR_ST_APCS_EN_PWR_ST_FEW_BIT_ENABLE_GDHS_STATE_MACHINE_FOR_REST_GDHSI_DEFAULT_S_0_FVAL        0x1

#define HWIO_APCS_GLB_QSB_LP_ADDR                                          (APCS_GLB_REG_BASE      + 0x00000024)
#define HWIO_APCS_GLB_QSB_LP_PHYS                                          (APCS_GLB_REG_BASE_PHYS + 0x00000024)
#define HWIO_APCS_GLB_QSB_LP_OFFS                                          (APCS_GLB_REG_BASE_OFFS + 0x00000024)
#define HWIO_APCS_GLB_QSB_LP_RMSK                                                0x7f
#define HWIO_APCS_GLB_QSB_LP_IN          \
        in_dword_masked(HWIO_APCS_GLB_QSB_LP_ADDR, HWIO_APCS_GLB_QSB_LP_RMSK)
#define HWIO_APCS_GLB_QSB_LP_INM(m)      \
        in_dword_masked(HWIO_APCS_GLB_QSB_LP_ADDR, m)
#define HWIO_APCS_GLB_QSB_LP_OUT(v)      \
        out_dword(HWIO_APCS_GLB_QSB_LP_ADDR,v)
#define HWIO_APCS_GLB_QSB_LP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_GLB_QSB_LP_ADDR,m,v,HWIO_APCS_GLB_QSB_LP_IN)
#define HWIO_APCS_GLB_QSB_LP_APCS_QSB_LP_CNTR_BMSK                               0x7e
#define HWIO_APCS_GLB_QSB_LP_APCS_QSB_LP_CNTR_SHFT                                0x1
#define HWIO_APCS_GLB_QSB_LP_APCS_QSB_LP_OVERWRITE_BIT_BMSK                       0x1
#define HWIO_APCS_GLB_QSB_LP_APCS_QSB_LP_OVERWRITE_BIT_SHFT                       0x0

#define HWIO_APCS_GLB_AHB_CLKON_ADDR                                       (APCS_GLB_REG_BASE      + 0x00000028)
#define HWIO_APCS_GLB_AHB_CLKON_PHYS                                       (APCS_GLB_REG_BASE_PHYS + 0x00000028)
#define HWIO_APCS_GLB_AHB_CLKON_OFFS                                       (APCS_GLB_REG_BASE_OFFS + 0x00000028)
#define HWIO_APCS_GLB_AHB_CLKON_RMSK                                           0xffff
#define HWIO_APCS_GLB_AHB_CLKON_IN          \
        in_dword_masked(HWIO_APCS_GLB_AHB_CLKON_ADDR, HWIO_APCS_GLB_AHB_CLKON_RMSK)
#define HWIO_APCS_GLB_AHB_CLKON_INM(m)      \
        in_dword_masked(HWIO_APCS_GLB_AHB_CLKON_ADDR, m)
#define HWIO_APCS_GLB_AHB_CLKON_OUT(v)      \
        out_dword(HWIO_APCS_GLB_AHB_CLKON_ADDR,v)
#define HWIO_APCS_GLB_AHB_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_GLB_AHB_CLKON_ADDR,m,v,HWIO_APCS_GLB_AHB_CLKON_IN)
#define HWIO_APCS_GLB_AHB_CLKON_APCS_AHB_CLKON_CNTR_BMSK                       0xfffe
#define HWIO_APCS_GLB_AHB_CLKON_APCS_AHB_CLKON_CNTR_SHFT                          0x1
#define HWIO_APCS_GLB_AHB_CLKON_APCS_AHB_CLKON_OVERWRITE_BIT_BMSK                 0x1
#define HWIO_APCS_GLB_AHB_CLKON_APCS_AHB_CLKON_OVERWRITE_BIT_SHFT                 0x0

#define HWIO_APCS_GLB_QGIC_CFG_ADDR                                        (APCS_GLB_REG_BASE      + 0x0000002c)
#define HWIO_APCS_GLB_QGIC_CFG_PHYS                                        (APCS_GLB_REG_BASE_PHYS + 0x0000002c)
#define HWIO_APCS_GLB_QGIC_CFG_OFFS                                        (APCS_GLB_REG_BASE_OFFS + 0x0000002c)
#define HWIO_APCS_GLB_QGIC_CFG_RMSK                                            0x7f87
#define HWIO_APCS_GLB_QGIC_CFG_IN          \
        in_dword_masked(HWIO_APCS_GLB_QGIC_CFG_ADDR, HWIO_APCS_GLB_QGIC_CFG_RMSK)
#define HWIO_APCS_GLB_QGIC_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_GLB_QGIC_CFG_ADDR, m)
#define HWIO_APCS_GLB_QGIC_CFG_OUT(v)      \
        out_dword(HWIO_APCS_GLB_QGIC_CFG_ADDR,v)
#define HWIO_APCS_GLB_QGIC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_GLB_QGIC_CFG_ADDR,m,v,HWIO_APCS_GLB_QGIC_CFG_IN)
#define HWIO_APCS_GLB_QGIC_CFG_CFG_PID_BMSK                                    0x7c00
#define HWIO_APCS_GLB_QGIC_CFG_CFG_PID_SHFT                                       0xa
#define HWIO_APCS_GLB_QGIC_CFG_CFG_BID_BMSK                                     0x380
#define HWIO_APCS_GLB_QGIC_CFG_CFG_BID_SHFT                                       0x7
#define HWIO_APCS_GLB_QGIC_CFG_CFG_MID_BMSK                                       0x7
#define HWIO_APCS_GLB_QGIC_CFG_CFG_MID_SHFT                                       0x0

#define HWIO_APCS_GLB_GHDS_CNTR_ADDR                                       (APCS_GLB_REG_BASE      + 0x00000030)
#define HWIO_APCS_GLB_GHDS_CNTR_PHYS                                       (APCS_GLB_REG_BASE_PHYS + 0x00000030)
#define HWIO_APCS_GLB_GHDS_CNTR_OFFS                                       (APCS_GLB_REG_BASE_OFFS + 0x00000030)
#define HWIO_APCS_GLB_GHDS_CNTR_RMSK                                            0x3ff
#define HWIO_APCS_GLB_GHDS_CNTR_IN          \
        in_dword_masked(HWIO_APCS_GLB_GHDS_CNTR_ADDR, HWIO_APCS_GLB_GHDS_CNTR_RMSK)
#define HWIO_APCS_GLB_GHDS_CNTR_INM(m)      \
        in_dword_masked(HWIO_APCS_GLB_GHDS_CNTR_ADDR, m)
#define HWIO_APCS_GLB_GHDS_CNTR_OUT(v)      \
        out_dword(HWIO_APCS_GLB_GHDS_CNTR_ADDR,v)
#define HWIO_APCS_GLB_GHDS_CNTR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_GLB_GHDS_CNTR_ADDR,m,v,HWIO_APCS_GLB_GHDS_CNTR_IN)
#define HWIO_APCS_GLB_GHDS_CNTR_GHDS_CNTR_VALUE_BMSK                            0x3ff
#define HWIO_APCS_GLB_GHDS_CNTR_GHDS_CNTR_VALUE_SHFT                              0x0

#define HWIO_APCS_TCM_REDIRECT_ADDR_ADDR                                   (APCS_GLB_REG_BASE      + 0x00000034)
#define HWIO_APCS_TCM_REDIRECT_ADDR_PHYS                                   (APCS_GLB_REG_BASE_PHYS + 0x00000034)
#define HWIO_APCS_TCM_REDIRECT_ADDR_OFFS                                   (APCS_GLB_REG_BASE_OFFS + 0x00000034)
#define HWIO_APCS_TCM_REDIRECT_ADDR_RMSK                                   0xfffc0001
#define HWIO_APCS_TCM_REDIRECT_ADDR_IN          \
        in_dword_masked(HWIO_APCS_TCM_REDIRECT_ADDR_ADDR, HWIO_APCS_TCM_REDIRECT_ADDR_RMSK)
#define HWIO_APCS_TCM_REDIRECT_ADDR_INM(m)      \
        in_dword_masked(HWIO_APCS_TCM_REDIRECT_ADDR_ADDR, m)
#define HWIO_APCS_TCM_REDIRECT_ADDR_OUT(v)      \
        out_dword(HWIO_APCS_TCM_REDIRECT_ADDR_ADDR,v)
#define HWIO_APCS_TCM_REDIRECT_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_TCM_REDIRECT_ADDR_ADDR,m,v,HWIO_APCS_TCM_REDIRECT_ADDR_IN)
#define HWIO_APCS_TCM_REDIRECT_ADDR_TCM_START_ADDR_BMSK                    0xfffc0000
#define HWIO_APCS_TCM_REDIRECT_ADDR_TCM_START_ADDR_SHFT                          0x12
#define HWIO_APCS_TCM_REDIRECT_ADDR_TCM_REDIRECT_EN_0_BMSK                        0x1
#define HWIO_APCS_TCM_REDIRECT_ADDR_TCM_REDIRECT_EN_0_SHFT                        0x0

#define HWIO_APCS_A7_GLB_CFG_ADDR                                          (APCS_GLB_REG_BASE      + 0x00000038)
#define HWIO_APCS_A7_GLB_CFG_PHYS                                          (APCS_GLB_REG_BASE_PHYS + 0x00000038)
#define HWIO_APCS_A7_GLB_CFG_OFFS                                          (APCS_GLB_REG_BASE_OFFS + 0x00000038)
#define HWIO_APCS_A7_GLB_CFG_RMSK                                               0x1f1
#define HWIO_APCS_A7_GLB_CFG_IN          \
        in_dword_masked(HWIO_APCS_A7_GLB_CFG_ADDR, HWIO_APCS_A7_GLB_CFG_RMSK)
#define HWIO_APCS_A7_GLB_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_A7_GLB_CFG_ADDR, m)
#define HWIO_APCS_A7_GLB_CFG_OUT(v)      \
        out_dword(HWIO_APCS_A7_GLB_CFG_ADDR,v)
#define HWIO_APCS_A7_GLB_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_A7_GLB_CFG_ADDR,m,v,HWIO_APCS_A7_GLB_CFG_IN)
#define HWIO_APCS_A7_GLB_CFG_ACINACTM_BMSK                                      0x100
#define HWIO_APCS_A7_GLB_CFG_ACINACTM_SHFT                                        0x8
#define HWIO_APCS_A7_GLB_CFG_CLUSTER_ID_BMSK                                     0xf0
#define HWIO_APCS_A7_GLB_CFG_CLUSTER_ID_SHFT                                      0x4
#define HWIO_APCS_A7_GLB_CFG_CFGSDISABLE_BMSK                                     0x1
#define HWIO_APCS_A7_GLB_CFG_CFGSDISABLE_SHFT                                     0x0

#define HWIO_SPM_VOTE_TZ_ADDR                                              (APCS_GLB_REG_BASE      + 0x0000003c)
#define HWIO_SPM_VOTE_TZ_PHYS                                              (APCS_GLB_REG_BASE_PHYS + 0x0000003c)
#define HWIO_SPM_VOTE_TZ_OFFS                                              (APCS_GLB_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SPM_VOTE_TZ_RMSK                                              0xc000003f
#define HWIO_SPM_VOTE_TZ_IN          \
        in_dword_masked(HWIO_SPM_VOTE_TZ_ADDR, HWIO_SPM_VOTE_TZ_RMSK)
#define HWIO_SPM_VOTE_TZ_INM(m)      \
        in_dword_masked(HWIO_SPM_VOTE_TZ_ADDR, m)
#define HWIO_SPM_VOTE_TZ_OUT(v)      \
        out_dword(HWIO_SPM_VOTE_TZ_ADDR,v)
#define HWIO_SPM_VOTE_TZ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_VOTE_TZ_ADDR,m,v,HWIO_SPM_VOTE_TZ_IN)
#define HWIO_SPM_VOTE_TZ_PMIC_HANDSHAKE_EN_BMSK                            0x80000000
#define HWIO_SPM_VOTE_TZ_PMIC_HANDSHAKE_EN_SHFT                                  0x1f
#define HWIO_SPM_VOTE_TZ_RPM_HANDSHAKE_EN_BMSK                             0x40000000
#define HWIO_SPM_VOTE_TZ_RPM_HANDSHAKE_EN_SHFT                                   0x1e
#define HWIO_SPM_VOTE_TZ_PWR_CTL_EN_BMSK                                         0x3f
#define HWIO_SPM_VOTE_TZ_PWR_CTL_EN_SHFT                                          0x0

#define HWIO_SPM_VOTE_HLOS_ADDR                                            (APCS_GLB_REG_BASE      + 0x00000040)
#define HWIO_SPM_VOTE_HLOS_PHYS                                            (APCS_GLB_REG_BASE_PHYS + 0x00000040)
#define HWIO_SPM_VOTE_HLOS_OFFS                                            (APCS_GLB_REG_BASE_OFFS + 0x00000040)
#define HWIO_SPM_VOTE_HLOS_RMSK                                            0xc000003f
#define HWIO_SPM_VOTE_HLOS_IN          \
        in_dword_masked(HWIO_SPM_VOTE_HLOS_ADDR, HWIO_SPM_VOTE_HLOS_RMSK)
#define HWIO_SPM_VOTE_HLOS_INM(m)      \
        in_dword_masked(HWIO_SPM_VOTE_HLOS_ADDR, m)
#define HWIO_SPM_VOTE_HLOS_OUT(v)      \
        out_dword(HWIO_SPM_VOTE_HLOS_ADDR,v)
#define HWIO_SPM_VOTE_HLOS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_VOTE_HLOS_ADDR,m,v,HWIO_SPM_VOTE_HLOS_IN)
#define HWIO_SPM_VOTE_HLOS_PMIC_HANDSHAKE_EN_BMSK                          0x80000000
#define HWIO_SPM_VOTE_HLOS_PMIC_HANDSHAKE_EN_SHFT                                0x1f
#define HWIO_SPM_VOTE_HLOS_RPM_HANDSHAKE_EN_BMSK                           0x40000000
#define HWIO_SPM_VOTE_HLOS_RPM_HANDSHAKE_EN_SHFT                                 0x1e
#define HWIO_SPM_VOTE_HLOS_PWR_CTL_EN_BMSK                                       0x3f
#define HWIO_SPM_VOTE_HLOS_PWR_CTL_EN_SHFT                                        0x0

#define HWIO_SPM_VOTE_HYP_ADDR                                             (APCS_GLB_REG_BASE      + 0x00000044)
#define HWIO_SPM_VOTE_HYP_PHYS                                             (APCS_GLB_REG_BASE_PHYS + 0x00000044)
#define HWIO_SPM_VOTE_HYP_OFFS                                             (APCS_GLB_REG_BASE_OFFS + 0x00000044)
#define HWIO_SPM_VOTE_HYP_RMSK                                             0xc000003f
#define HWIO_SPM_VOTE_HYP_IN          \
        in_dword_masked(HWIO_SPM_VOTE_HYP_ADDR, HWIO_SPM_VOTE_HYP_RMSK)
#define HWIO_SPM_VOTE_HYP_INM(m)      \
        in_dword_masked(HWIO_SPM_VOTE_HYP_ADDR, m)
#define HWIO_SPM_VOTE_HYP_OUT(v)      \
        out_dword(HWIO_SPM_VOTE_HYP_ADDR,v)
#define HWIO_SPM_VOTE_HYP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_VOTE_HYP_ADDR,m,v,HWIO_SPM_VOTE_HYP_IN)
#define HWIO_SPM_VOTE_HYP_PMIC_HANDSHAKE_EN_BMSK                           0x80000000
#define HWIO_SPM_VOTE_HYP_PMIC_HANDSHAKE_EN_SHFT                                 0x1f
#define HWIO_SPM_VOTE_HYP_RPM_HANDSHAKE_EN_BMSK                            0x40000000
#define HWIO_SPM_VOTE_HYP_RPM_HANDSHAKE_EN_SHFT                                  0x1e
#define HWIO_SPM_VOTE_HYP_PWR_CTL_EN_BMSK                                        0x3f
#define HWIO_SPM_VOTE_HYP_PWR_CTL_EN_SHFT                                         0x0

#define HWIO_SPM_VOTE_INT_STS_ADDR                                         (APCS_GLB_REG_BASE      + 0x00000048)
#define HWIO_SPM_VOTE_INT_STS_PHYS                                         (APCS_GLB_REG_BASE_PHYS + 0x00000048)
#define HWIO_SPM_VOTE_INT_STS_OFFS                                         (APCS_GLB_REG_BASE_OFFS + 0x00000048)
#define HWIO_SPM_VOTE_INT_STS_RMSK                                         0xc000003f
#define HWIO_SPM_VOTE_INT_STS_IN          \
        in_dword_masked(HWIO_SPM_VOTE_INT_STS_ADDR, HWIO_SPM_VOTE_INT_STS_RMSK)
#define HWIO_SPM_VOTE_INT_STS_INM(m)      \
        in_dword_masked(HWIO_SPM_VOTE_INT_STS_ADDR, m)
#define HWIO_SPM_VOTE_INT_STS_PMIC_HANDSHAKE_INT_BMSK                      0x80000000
#define HWIO_SPM_VOTE_INT_STS_PMIC_HANDSHAKE_INT_SHFT                            0x1f
#define HWIO_SPM_VOTE_INT_STS_RPM_HANDSHAKE_INT_BMSK                       0x40000000
#define HWIO_SPM_VOTE_INT_STS_RPM_HANDSHAKE_INT_SHFT                             0x1e
#define HWIO_SPM_VOTE_INT_STS_PWR_CTL_INT_BMSK                                   0x3f
#define HWIO_SPM_VOTE_INT_STS_PWR_CTL_INT_SHFT                                    0x0

#define HWIO_SPM_VOTE_INT_CLR_ADDR                                         (APCS_GLB_REG_BASE      + 0x0000004c)
#define HWIO_SPM_VOTE_INT_CLR_PHYS                                         (APCS_GLB_REG_BASE_PHYS + 0x0000004c)
#define HWIO_SPM_VOTE_INT_CLR_OFFS                                         (APCS_GLB_REG_BASE_OFFS + 0x0000004c)
#define HWIO_SPM_VOTE_INT_CLR_RMSK                                         0xc000003f
#define HWIO_SPM_VOTE_INT_CLR_OUT(v)      \
        out_dword(HWIO_SPM_VOTE_INT_CLR_ADDR,v)
#define HWIO_SPM_VOTE_INT_CLR_PMIC_HANDSHAKE_CLR_BMSK                      0x80000000
#define HWIO_SPM_VOTE_INT_CLR_PMIC_HANDSHAKE_CLR_SHFT                            0x1f
#define HWIO_SPM_VOTE_INT_CLR_RPM_HANDSHAKE_CLR_BMSK                       0x40000000
#define HWIO_SPM_VOTE_INT_CLR_RPM_HANDSHAKE_CLR_SHFT                             0x1e
#define HWIO_SPM_VOTE_INT_CLR_PWR_CTL_CLR_BMSK                                   0x3f
#define HWIO_SPM_VOTE_INT_CLR_PWR_CTL_CLR_SHFT                                    0x0

#define HWIO_APPS_BOOTFSM_CTL_ADDR                                         (APCS_GLB_REG_BASE      + 0x00000050)
#define HWIO_APPS_BOOTFSM_CTL_PHYS                                         (APCS_GLB_REG_BASE_PHYS + 0x00000050)
#define HWIO_APPS_BOOTFSM_CTL_OFFS                                         (APCS_GLB_REG_BASE_OFFS + 0x00000050)
#define HWIO_APPS_BOOTFSM_CTL_RMSK                                               0xf3
#define HWIO_APPS_BOOTFSM_CTL_IN          \
        in_dword_masked(HWIO_APPS_BOOTFSM_CTL_ADDR, HWIO_APPS_BOOTFSM_CTL_RMSK)
#define HWIO_APPS_BOOTFSM_CTL_INM(m)      \
        in_dword_masked(HWIO_APPS_BOOTFSM_CTL_ADDR, m)
#define HWIO_APPS_BOOTFSM_CTL_OUT(v)      \
        out_dword(HWIO_APPS_BOOTFSM_CTL_ADDR,v)
#define HWIO_APPS_BOOTFSM_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APPS_BOOTFSM_CTL_ADDR,m,v,HWIO_APPS_BOOTFSM_CTL_IN)
#define HWIO_APPS_BOOTFSM_CTL_STATE_OVERIDE_VAL_BMSK                             0xf0
#define HWIO_APPS_BOOTFSM_CTL_STATE_OVERIDE_VAL_SHFT                              0x4
#define HWIO_APPS_BOOTFSM_CTL_STATE_SW_MODE_BMSK                                  0x2
#define HWIO_APPS_BOOTFSM_CTL_STATE_SW_MODE_SHFT                                  0x1
#define HWIO_APPS_BOOTFSM_CTL_STATE_OVERIDE_BMSK                                  0x1
#define HWIO_APPS_BOOTFSM_CTL_STATE_OVERIDE_SHFT                                  0x0

#define HWIO_APPS_BOOTFSM_STATUS_ADDR                                      (APCS_GLB_REG_BASE      + 0x00000054)
#define HWIO_APPS_BOOTFSM_STATUS_PHYS                                      (APCS_GLB_REG_BASE_PHYS + 0x00000054)
#define HWIO_APPS_BOOTFSM_STATUS_OFFS                                      (APCS_GLB_REG_BASE_OFFS + 0x00000054)
#define HWIO_APPS_BOOTFSM_STATUS_RMSK                                      0xffffffff
#define HWIO_APPS_BOOTFSM_STATUS_IN          \
        in_dword_masked(HWIO_APPS_BOOTFSM_STATUS_ADDR, HWIO_APPS_BOOTFSM_STATUS_RMSK)
#define HWIO_APPS_BOOTFSM_STATUS_INM(m)      \
        in_dword_masked(HWIO_APPS_BOOTFSM_STATUS_ADDR, m)
#define HWIO_APPS_BOOTFSM_STATUS_BOOTFSM_STATUS_BMSK                       0xffffffff
#define HWIO_APPS_BOOTFSM_STATUS_BOOTFSM_STATUS_SHFT                              0x0

#define HWIO_RBCPR_CLK_SEL_ADDR                                            (APCS_GLB_REG_BASE      + 0x00000058)
#define HWIO_RBCPR_CLK_SEL_PHYS                                            (APCS_GLB_REG_BASE_PHYS + 0x00000058)
#define HWIO_RBCPR_CLK_SEL_OFFS                                            (APCS_GLB_REG_BASE_OFFS + 0x00000058)
#define HWIO_RBCPR_CLK_SEL_RMSK                                                   0x1
#define HWIO_RBCPR_CLK_SEL_IN          \
        in_dword_masked(HWIO_RBCPR_CLK_SEL_ADDR, HWIO_RBCPR_CLK_SEL_RMSK)
#define HWIO_RBCPR_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_RBCPR_CLK_SEL_ADDR, m)
#define HWIO_RBCPR_CLK_SEL_OUT(v)      \
        out_dword(HWIO_RBCPR_CLK_SEL_ADDR,v)
#define HWIO_RBCPR_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RBCPR_CLK_SEL_ADDR,m,v,HWIO_RBCPR_CLK_SEL_IN)
#define HWIO_RBCPR_CLK_SEL_CLK_SEL_BMSK                                           0x1
#define HWIO_RBCPR_CLK_SEL_CLK_SEL_SHFT                                           0x0
#define HWIO_RBCPR_CLK_SEL_CLK_SEL_FAST_CLK_DIS_FVAL                              0x0
#define HWIO_RBCPR_CLK_SEL_CLK_SEL_FAST_CLK_EN_FVAL                               0x1

#define HWIO_RBCPR_BCR_ADDR                                                (APCS_GLB_REG_BASE      + 0x0000005c)
#define HWIO_RBCPR_BCR_PHYS                                                (APCS_GLB_REG_BASE_PHYS + 0x0000005c)
#define HWIO_RBCPR_BCR_OFFS                                                (APCS_GLB_REG_BASE_OFFS + 0x0000005c)
#define HWIO_RBCPR_BCR_RMSK                                                       0x1
#define HWIO_RBCPR_BCR_IN          \
        in_dword_masked(HWIO_RBCPR_BCR_ADDR, HWIO_RBCPR_BCR_RMSK)
#define HWIO_RBCPR_BCR_INM(m)      \
        in_dword_masked(HWIO_RBCPR_BCR_ADDR, m)
#define HWIO_RBCPR_BCR_OUT(v)      \
        out_dword(HWIO_RBCPR_BCR_ADDR,v)
#define HWIO_RBCPR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RBCPR_BCR_ADDR,m,v,HWIO_RBCPR_BCR_IN)
#define HWIO_RBCPR_BCR_RBCPR_ARES_BMSK                                            0x1
#define HWIO_RBCPR_BCR_RBCPR_ARES_SHFT                                            0x0
#define HWIO_RBCPR_BCR_RBCPR_ARES_DISABLE_FVAL                                    0x0
#define HWIO_RBCPR_BCR_RBCPR_ARES_ENABLE_FVAL                                     0x1

#define HWIO_RBCPR_PMIC_ADDR                                               (APCS_GLB_REG_BASE      + 0x00000060)
#define HWIO_RBCPR_PMIC_PHYS                                               (APCS_GLB_REG_BASE_PHYS + 0x00000060)
#define HWIO_RBCPR_PMIC_OFFS                                               (APCS_GLB_REG_BASE_OFFS + 0x00000060)
#define HWIO_RBCPR_PMIC_RMSK                                                      0x3
#define HWIO_RBCPR_PMIC_IN          \
        in_dword_masked(HWIO_RBCPR_PMIC_ADDR, HWIO_RBCPR_PMIC_RMSK)
#define HWIO_RBCPR_PMIC_INM(m)      \
        in_dword_masked(HWIO_RBCPR_PMIC_ADDR, m)
#define HWIO_RBCPR_PMIC_OUT(v)      \
        out_dword(HWIO_RBCPR_PMIC_ADDR,v)
#define HWIO_RBCPR_PMIC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RBCPR_PMIC_ADDR,m,v,HWIO_RBCPR_PMIC_IN)
#define HWIO_RBCPR_PMIC_PMIC_ADDRIDX_BMSK                                         0x2
#define HWIO_RBCPR_PMIC_PMIC_ADDRIDX_SHFT                                         0x1
#define HWIO_RBCPR_PMIC_PMIC_ADDRIDX_ID0_FVAL                                     0x0
#define HWIO_RBCPR_PMIC_PMIC_ADDRIDX_ID1_FVAL                                     0x1
#define HWIO_RBCPR_PMIC_PMIC_SIZE_BMSK                                            0x1
#define HWIO_RBCPR_PMIC_PMIC_SIZE_SHFT                                            0x0
#define HWIO_RBCPR_PMIC_PMIC_SIZE_SIZE2_FVAL                                      0x0
#define HWIO_RBCPR_PMIC_PMIC_SIZE_SIZE1_FVAL                                      0x1

/*----------------------------------------------------------------------------
 * MODULE: APCS_GCC
 *--------------------------------------------------------------------------*/

#define APCS_GCC_REG_BASE                                          (A7SS_BASE      + 0x00011000)
#define APCS_GCC_REG_BASE_SIZE                                     0x1000
#define APCS_GCC_REG_BASE_USED                                     0xb4
#define APCS_GCC_REG_BASE_PHYS                                     (A7SS_BASE_PHYS + 0x00011000)
#define APCS_GCC_REG_BASE_OFFS                                     0x00011000

#define HWIO_APCS_GCCSECURE_ADDR                                   (APCS_GCC_REG_BASE      + 0x00000000)
#define HWIO_APCS_GCCSECURE_PHYS                                   (APCS_GCC_REG_BASE_PHYS + 0x00000000)
#define HWIO_APCS_GCCSECURE_OFFS                                   (APCS_GCC_REG_BASE_OFFS + 0x00000000)
#define HWIO_APCS_GCCSECURE_RMSK                                   0xffffffff
#define HWIO_APCS_GCCSECURE_IN          \
        in_dword_masked(HWIO_APCS_GCCSECURE_ADDR, HWIO_APCS_GCCSECURE_RMSK)
#define HWIO_APCS_GCCSECURE_INM(m)      \
        in_dword_masked(HWIO_APCS_GCCSECURE_ADDR, m)
#define HWIO_APCS_GCCSECURE_OUT(v)      \
        out_dword(HWIO_APCS_GCCSECURE_ADDR,v)
#define HWIO_APCS_GCCSECURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_GCCSECURE_ADDR,m,v,HWIO_APCS_GCCSECURE_IN)
#define HWIO_APCS_GCCSECURE_APCS_GCCSECURE_BMSK                    0xffffffff
#define HWIO_APCS_GCCSECURE_APCS_GCCSECURE_SHFT                           0x0

#define HWIO_APCS_IPC_SECURITY_ADDR                                (APCS_GCC_REG_BASE      + 0x00000004)
#define HWIO_APCS_IPC_SECURITY_PHYS                                (APCS_GCC_REG_BASE_PHYS + 0x00000004)
#define HWIO_APCS_IPC_SECURITY_OFFS                                (APCS_GCC_REG_BASE_OFFS + 0x00000004)
#define HWIO_APCS_IPC_SECURITY_RMSK                                0xffffffff
#define HWIO_APCS_IPC_SECURITY_IN          \
        in_dword_masked(HWIO_APCS_IPC_SECURITY_ADDR, HWIO_APCS_IPC_SECURITY_RMSK)
#define HWIO_APCS_IPC_SECURITY_INM(m)      \
        in_dword_masked(HWIO_APCS_IPC_SECURITY_ADDR, m)
#define HWIO_APCS_IPC_SECURITY_OUT(v)      \
        out_dword(HWIO_APCS_IPC_SECURITY_ADDR,v)
#define HWIO_APCS_IPC_SECURITY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_IPC_SECURITY_ADDR,m,v,HWIO_APCS_IPC_SECURITY_IN)
#define HWIO_APCS_IPC_SECURITY_APCS_IPC_SECURITY_BMSK              0xffffffff
#define HWIO_APCS_IPC_SECURITY_APCS_IPC_SECURITY_SHFT                     0x0

#define HWIO_APCS_IPC_ADDR                                         (APCS_GCC_REG_BASE      + 0x00000008)
#define HWIO_APCS_IPC_PHYS                                         (APCS_GCC_REG_BASE_PHYS + 0x00000008)
#define HWIO_APCS_IPC_OFFS                                         (APCS_GCC_REG_BASE_OFFS + 0x00000008)
#define HWIO_APCS_IPC_RMSK                                           0xffff07
#define HWIO_APCS_IPC_OUT(v)      \
        out_dword(HWIO_APCS_IPC_ADDR,v)
#define HWIO_APCS_IPC_SPARE_IPC_BMSK                                 0xf00000
#define HWIO_APCS_IPC_SPARE_IPC_SHFT                                     0x14
#define HWIO_APCS_IPC_WCN_IPC_BMSK                                    0xf0000
#define HWIO_APCS_IPC_WCN_IPC_SHFT                                       0x10
#define HWIO_APCS_IPC_MPSS_IPC_BMSK                                    0xf000
#define HWIO_APCS_IPC_MPSS_IPC_SHFT                                       0xc
#define HWIO_APCS_IPC_ADSP_IPC_BMSK                                     0xf00
#define HWIO_APCS_IPC_ADSP_IPC_SHFT                                       0x8
#define HWIO_APCS_IPC_RPM_IPC_BMSK                                        0x7
#define HWIO_APCS_IPC_RPM_IPC_SHFT                                        0x0

#define HWIO_APCS_PWR_CTL_OVERRIDE_ADDR                            (APCS_GCC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_PWR_CTL_OVERRIDE_PHYS                            (APCS_GCC_REG_BASE_PHYS + 0x0000000c)
#define HWIO_APCS_PWR_CTL_OVERRIDE_OFFS                            (APCS_GCC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_APCS_PWR_CTL_OVERRIDE_RMSK                               0x103ff
#define HWIO_APCS_PWR_CTL_OVERRIDE_IN          \
        in_dword_masked(HWIO_APCS_PWR_CTL_OVERRIDE_ADDR, HWIO_APCS_PWR_CTL_OVERRIDE_RMSK)
#define HWIO_APCS_PWR_CTL_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_APCS_PWR_CTL_OVERRIDE_ADDR, m)
#define HWIO_APCS_PWR_CTL_OVERRIDE_OUT(v)      \
        out_dword(HWIO_APCS_PWR_CTL_OVERRIDE_ADDR,v)
#define HWIO_APCS_PWR_CTL_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_PWR_CTL_OVERRIDE_ADDR,m,v,HWIO_APCS_PWR_CTL_OVERRIDE_IN)
#define HWIO_APCS_PWR_CTL_OVERRIDE_L2_RET_SLP_DIS_BMSK                0x10000
#define HWIO_APCS_PWR_CTL_OVERRIDE_L2_RET_SLP_DIS_SHFT                   0x10
#define HWIO_APCS_PWR_CTL_OVERRIDE_CLK_EN_BMSK                          0x3ff
#define HWIO_APCS_PWR_CTL_OVERRIDE_CLK_EN_SHFT                            0x0
#define HWIO_APCS_PWR_CTL_OVERRIDE_CLK_EN_DYNAMICALLY_ENABLED_BY_HARDWARE_FVAL        0x0
#define HWIO_APCS_PWR_CTL_OVERRIDE_CLK_EN_ALWAYS_ENABLED_FVAL             0x1

#define HWIO_APCS_GCLK_STS_ADDR                                    (APCS_GCC_REG_BASE      + 0x00000010)
#define HWIO_APCS_GCLK_STS_PHYS                                    (APCS_GCC_REG_BASE_PHYS + 0x00000010)
#define HWIO_APCS_GCLK_STS_OFFS                                    (APCS_GCC_REG_BASE_OFFS + 0x00000010)
#define HWIO_APCS_GCLK_STS_RMSK                                         0x3ff
#define HWIO_APCS_GCLK_STS_IN          \
        in_dword_masked(HWIO_APCS_GCLK_STS_ADDR, HWIO_APCS_GCLK_STS_RMSK)
#define HWIO_APCS_GCLK_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_GCLK_STS_ADDR, m)
#define HWIO_APCS_GCLK_STS_STS_BMSK                                     0x3ff
#define HWIO_APCS_GCLK_STS_STS_SHFT                                       0x0
#define HWIO_APCS_GCLK_STS_STS_HALTED_FVAL                                0x0
#define HWIO_APCS_GCLK_STS_STS_TOGGLING_FVAL                              0x1

#define HWIO_APCS_L2_PWR_CTL_ADDR                                  (APCS_GCC_REG_BASE      + 0x00000014)
#define HWIO_APCS_L2_PWR_CTL_PHYS                                  (APCS_GCC_REG_BASE_PHYS + 0x00000014)
#define HWIO_APCS_L2_PWR_CTL_OFFS                                  (APCS_GCC_REG_BASE_OFFS + 0x00000014)
#define HWIO_APCS_L2_PWR_CTL_RMSK                                   0x3fff703
#define HWIO_APCS_L2_PWR_CTL_IN          \
        in_dword_masked(HWIO_APCS_L2_PWR_CTL_ADDR, HWIO_APCS_L2_PWR_CTL_RMSK)
#define HWIO_APCS_L2_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_L2_PWR_CTL_ADDR, m)
#define HWIO_APCS_L2_PWR_CTL_OUT(v)      \
        out_dword(HWIO_APCS_L2_PWR_CTL_ADDR,v)
#define HWIO_APCS_L2_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L2_PWR_CTL_ADDR,m,v,HWIO_APCS_L2_PWR_CTL_IN)
#define HWIO_APCS_L2_PWR_CTL_L2_HS_CNT_BMSK                         0x3ff0000
#define HWIO_APCS_L2_PWR_CTL_L2_HS_CNT_SHFT                              0x10
#define HWIO_APCS_L2_PWR_CTL_PLL_CLAMP_BMSK                            0x8000
#define HWIO_APCS_L2_PWR_CTL_PLL_CLAMP_SHFT                               0xf
#define HWIO_APCS_L2_PWR_CTL_LVE_BMSK                                  0x4000
#define HWIO_APCS_L2_PWR_CTL_LVE_SHFT                                     0xe
#define HWIO_APCS_L2_PWR_CTL_L2_RET_SLP_BMSK                           0x2000
#define HWIO_APCS_L2_PWR_CTL_L2_RET_SLP_SHFT                              0xd
#define HWIO_APCS_L2_PWR_CTL_SYS_RESET_BMSK                            0x1000
#define HWIO_APCS_L2_PWR_CTL_SYS_RESET_SHFT                               0xc
#define HWIO_APCS_L2_PWR_CTL_L2_HS_RST_BMSK                             0x400
#define HWIO_APCS_L2_PWR_CTL_L2_HS_RST_SHFT                               0xa
#define HWIO_APCS_L2_PWR_CTL_L2_HS_EN_BMSK                              0x200
#define HWIO_APCS_L2_PWR_CTL_L2_HS_EN_SHFT                                0x9
#define HWIO_APCS_L2_PWR_CTL_L2_HS_CLAMP_BMSK                           0x100
#define HWIO_APCS_L2_PWR_CTL_L2_HS_CLAMP_SHFT                             0x8
#define HWIO_APCS_L2_PWR_CTL_L2_ARRAY_HS_BMSK                             0x3
#define HWIO_APCS_L2_PWR_CTL_L2_ARRAY_HS_SHFT                             0x0

#define HWIO_APCS_PWR_STS_ADDR                                     (APCS_GCC_REG_BASE      + 0x00000018)
#define HWIO_APCS_PWR_STS_PHYS                                     (APCS_GCC_REG_BASE_PHYS + 0x00000018)
#define HWIO_APCS_PWR_STS_OFFS                                     (APCS_GCC_REG_BASE_OFFS + 0x00000018)
#define HWIO_APCS_PWR_STS_RMSK                                         0x1ffb
#define HWIO_APCS_PWR_STS_IN          \
        in_dword_masked(HWIO_APCS_PWR_STS_ADDR, HWIO_APCS_PWR_STS_RMSK)
#define HWIO_APCS_PWR_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_PWR_STS_ADDR, m)
#define HWIO_APCS_PWR_STS_SPM_SLP_STATE_BMSK                           0x1000
#define HWIO_APCS_PWR_STS_SPM_SLP_STATE_SHFT                              0xc
#define HWIO_APCS_PWR_STS_SAW_SLP_ACK_BMSK                              0x800
#define HWIO_APCS_PWR_STS_SAW_SLP_ACK_SHFT                                0xb
#define HWIO_APCS_PWR_STS_DBG_RST_STS_BMSK                              0x400
#define HWIO_APCS_PWR_STS_DBG_RST_STS_SHFT                                0xa
#define HWIO_APCS_PWR_STS_L2_HS_RST_STS_BMSK                            0x200
#define HWIO_APCS_PWR_STS_L2_HS_RST_STS_SHFT                              0x9
#define HWIO_APCS_PWR_STS_L2_CLMP_STS_BMSK                              0x100
#define HWIO_APCS_PWR_STS_L2_CLMP_STS_SHFT                                0x8
#define HWIO_APCS_PWR_STS_L2_RET_SLP_STS_BMSK                            0x80
#define HWIO_APCS_PWR_STS_L2_RET_SLP_STS_SHFT                             0x7
#define HWIO_APCS_PWR_STS_L2_HS_STS_BMSK                                 0x60
#define HWIO_APCS_PWR_STS_L2_HS_STS_SHFT                                  0x5
#define HWIO_APCS_PWR_STS_DBG_PWRUP_REQ_BMSK                             0x10
#define HWIO_APCS_PWR_STS_DBG_PWRUP_REQ_SHFT                              0x4
#define HWIO_APCS_PWR_STS_L2_FS_STS_BMSK                                  0x8
#define HWIO_APCS_PWR_STS_L2_FS_STS_SHFT                                  0x3
#define HWIO_APCS_PWR_STS_L2_CLK_IDLE_BMSK                                0x2
#define HWIO_APCS_PWR_STS_L2_CLK_IDLE_SHFT                                0x1
#define HWIO_APCS_PWR_STS_L2_SLV_IDLE_BMSK                                0x1
#define HWIO_APCS_PWR_STS_L2_SLV_IDLE_SHFT                                0x0

#define HWIO_APCS_CLK_DIAG_ADDR                                    (APCS_GCC_REG_BASE      + 0x0000001c)
#define HWIO_APCS_CLK_DIAG_PHYS                                    (APCS_GCC_REG_BASE_PHYS + 0x0000001c)
#define HWIO_APCS_CLK_DIAG_OFFS                                    (APCS_GCC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_APCS_CLK_DIAG_RMSK                                          0x38
#define HWIO_APCS_CLK_DIAG_IN          \
        in_dword_masked(HWIO_APCS_CLK_DIAG_ADDR, HWIO_APCS_CLK_DIAG_RMSK)
#define HWIO_APCS_CLK_DIAG_INM(m)      \
        in_dword_masked(HWIO_APCS_CLK_DIAG_ADDR, m)
#define HWIO_APCS_CLK_DIAG_OUT(v)      \
        out_dword(HWIO_APCS_CLK_DIAG_ADDR,v)
#define HWIO_APCS_CLK_DIAG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CLK_DIAG_ADDR,m,v,HWIO_APCS_CLK_DIAG_IN)
#define HWIO_APCS_CLK_DIAG_FAST_CLK_SEL_BMSK                             0x38
#define HWIO_APCS_CLK_DIAG_FAST_CLK_SEL_SHFT                              0x3
#define HWIO_APCS_CLK_DIAG_FAST_CLK_SEL_SYS_APCSQSB_CLK_FVAL              0x0
#define HWIO_APCS_CLK_DIAG_FAST_CLK_SEL_SYS_APCSAHB_CLK_FVAL              0x1
#define HWIO_APCS_CLK_DIAG_FAST_CLK_SEL_L2_DATARAM_CLK_FVAL               0x2
#define HWIO_APCS_CLK_DIAG_FAST_CLK_SEL_APC0_SYSLEAF_CLK_FVAL             0x3
#define HWIO_APCS_CLK_DIAG_FAST_CLK_SEL_PLL_LOCK_DETECT_FVAL              0x4
#define HWIO_APCS_CLK_DIAG_FAST_CLK_SEL_PLL_DTEST_FVAL                    0x5

#define HWIO_APCS_ALL_TSTBUS_SEL_ADDR                              (APCS_GCC_REG_BASE      + 0x00000020)
#define HWIO_APCS_ALL_TSTBUS_SEL_PHYS                              (APCS_GCC_REG_BASE_PHYS + 0x00000020)
#define HWIO_APCS_ALL_TSTBUS_SEL_OFFS                              (APCS_GCC_REG_BASE_OFFS + 0x00000020)
#define HWIO_APCS_ALL_TSTBUS_SEL_RMSK                                    0x1f
#define HWIO_APCS_ALL_TSTBUS_SEL_IN          \
        in_dword_masked(HWIO_APCS_ALL_TSTBUS_SEL_ADDR, HWIO_APCS_ALL_TSTBUS_SEL_RMSK)
#define HWIO_APCS_ALL_TSTBUS_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_ALL_TSTBUS_SEL_ADDR, m)
#define HWIO_APCS_ALL_TSTBUS_SEL_OUT(v)      \
        out_dword(HWIO_APCS_ALL_TSTBUS_SEL_ADDR,v)
#define HWIO_APCS_ALL_TSTBUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_ALL_TSTBUS_SEL_ADDR,m,v,HWIO_APCS_ALL_TSTBUS_SEL_IN)
#define HWIO_APCS_ALL_TSTBUS_SEL_EN_BMSK                                 0x10
#define HWIO_APCS_ALL_TSTBUS_SEL_EN_SHFT                                  0x4
#define HWIO_APCS_ALL_TSTBUS_SEL_EN_DISABLED_FVAL                         0x0
#define HWIO_APCS_ALL_TSTBUS_SEL_EN_ENABLED_FVAL                          0x1
#define HWIO_APCS_ALL_TSTBUS_SEL_SEL_BMSK                                 0xf
#define HWIO_APCS_ALL_TSTBUS_SEL_SEL_SHFT                                 0x0
#define HWIO_APCS_ALL_TSTBUS_SEL_SEL_APC0_FVAL                            0x0
#define HWIO_APCS_ALL_TSTBUS_SEL_SEL_APC1_FVAL                            0x1
#define HWIO_APCS_ALL_TSTBUS_SEL_SEL_APC2_FVAL                            0x2
#define HWIO_APCS_ALL_TSTBUS_SEL_SEL_APC3_FVAL                            0x3
#define HWIO_APCS_ALL_TSTBUS_SEL_SEL_GLB_FVAL                             0x4
#define HWIO_APCS_ALL_TSTBUS_SEL_SEL_L2_GDHS_FVAL                         0x5
#define HWIO_APCS_ALL_TSTBUS_SEL_SEL_CONSTANT_FVAL                        0x6

#define HWIO_APCS_DBG_PWR_CTL_ADDR                                 (APCS_GCC_REG_BASE      + 0x00000024)
#define HWIO_APCS_DBG_PWR_CTL_PHYS                                 (APCS_GCC_REG_BASE_PHYS + 0x00000024)
#define HWIO_APCS_DBG_PWR_CTL_OFFS                                 (APCS_GCC_REG_BASE_OFFS + 0x00000024)
#define HWIO_APCS_DBG_PWR_CTL_RMSK                                        0x1
#define HWIO_APCS_DBG_PWR_CTL_IN          \
        in_dword_masked(HWIO_APCS_DBG_PWR_CTL_ADDR, HWIO_APCS_DBG_PWR_CTL_RMSK)
#define HWIO_APCS_DBG_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_DBG_PWR_CTL_ADDR, m)
#define HWIO_APCS_DBG_PWR_CTL_OUT(v)      \
        out_dword(HWIO_APCS_DBG_PWR_CTL_ADDR,v)
#define HWIO_APCS_DBG_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_DBG_PWR_CTL_ADDR,m,v,HWIO_APCS_DBG_PWR_CTL_IN)
#define HWIO_APCS_DBG_PWR_CTL_REQ_BMSK                                    0x1
#define HWIO_APCS_DBG_PWR_CTL_REQ_SHFT                                    0x0

#define HWIO_APCS_L2_AUX_CLK_SEL_ADDR                              (APCS_GCC_REG_BASE      + 0x00000028)
#define HWIO_APCS_L2_AUX_CLK_SEL_PHYS                              (APCS_GCC_REG_BASE_PHYS + 0x00000028)
#define HWIO_APCS_L2_AUX_CLK_SEL_OFFS                              (APCS_GCC_REG_BASE_OFFS + 0x00000028)
#define HWIO_APCS_L2_AUX_CLK_SEL_RMSK                                     0x3
#define HWIO_APCS_L2_AUX_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_L2_AUX_CLK_SEL_ADDR, HWIO_APCS_L2_AUX_CLK_SEL_RMSK)
#define HWIO_APCS_L2_AUX_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_L2_AUX_CLK_SEL_ADDR, m)
#define HWIO_APCS_L2_AUX_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_L2_AUX_CLK_SEL_ADDR,v)
#define HWIO_APCS_L2_AUX_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_L2_AUX_CLK_SEL_ADDR,m,v,HWIO_APCS_L2_AUX_CLK_SEL_IN)
#define HWIO_APCS_L2_AUX_CLK_SEL_APCS_L2_AUX_CLK_SEL_BMSK                 0x3
#define HWIO_APCS_L2_AUX_CLK_SEL_APCS_L2_AUX_CLK_SEL_SHFT                 0x0

#define HWIO_APCS_SPARE_ADDR                                       (APCS_GCC_REG_BASE      + 0x0000002c)
#define HWIO_APCS_SPARE_PHYS                                       (APCS_GCC_REG_BASE_PHYS + 0x0000002c)
#define HWIO_APCS_SPARE_OFFS                                       (APCS_GCC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_APCS_SPARE_RMSK                                       0xffffffff
#define HWIO_APCS_SPARE_IN          \
        in_dword_masked(HWIO_APCS_SPARE_ADDR, HWIO_APCS_SPARE_RMSK)
#define HWIO_APCS_SPARE_INM(m)      \
        in_dword_masked(HWIO_APCS_SPARE_ADDR, m)
#define HWIO_APCS_SPARE_OUT(v)      \
        out_dword(HWIO_APCS_SPARE_ADDR,v)
#define HWIO_APCS_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_SPARE_ADDR,m,v,HWIO_APCS_SPARE_IN)
#define HWIO_APCS_SPARE_BITS_BMSK                                  0xffffffff
#define HWIO_APCS_SPARE_BITS_SHFT                                         0x0

#define HWIO_APCS_SPARE_STS_ADDR                                   (APCS_GCC_REG_BASE      + 0x00000030)
#define HWIO_APCS_SPARE_STS_PHYS                                   (APCS_GCC_REG_BASE_PHYS + 0x00000030)
#define HWIO_APCS_SPARE_STS_OFFS                                   (APCS_GCC_REG_BASE_OFFS + 0x00000030)
#define HWIO_APCS_SPARE_STS_RMSK                                         0xff
#define HWIO_APCS_SPARE_STS_IN          \
        in_dword_masked(HWIO_APCS_SPARE_STS_ADDR, HWIO_APCS_SPARE_STS_RMSK)
#define HWIO_APCS_SPARE_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_SPARE_STS_ADDR, m)
#define HWIO_APCS_SPARE_STS_BITS_BMSK                                    0xff
#define HWIO_APCS_SPARE_STS_BITS_SHFT                                     0x0

#define HWIO_XPU_STATUS_ADDR                                       (APCS_GCC_REG_BASE      + 0x00000034)
#define HWIO_XPU_STATUS_PHYS                                       (APCS_GCC_REG_BASE_PHYS + 0x00000034)
#define HWIO_XPU_STATUS_OFFS                                       (APCS_GCC_REG_BASE_OFFS + 0x00000034)
#define HWIO_XPU_STATUS_RMSK                                              0x7
#define HWIO_XPU_STATUS_IN          \
        in_dword_masked(HWIO_XPU_STATUS_ADDR, HWIO_XPU_STATUS_RMSK)
#define HWIO_XPU_STATUS_INM(m)      \
        in_dword_masked(HWIO_XPU_STATUS_ADDR, m)
#define HWIO_XPU_STATUS_VMIDENSTATUS_BMSK                                 0x4
#define HWIO_XPU_STATUS_VMIDENSTATUS_SHFT                                 0x2
#define HWIO_XPU_STATUS_NSENSTATUS_BMSK                                   0x2
#define HWIO_XPU_STATUS_NSENSTATUS_SHFT                                   0x1
#define HWIO_XPU_STATUS_MSAENSTATUS_BMSK                                  0x1
#define HWIO_XPU_STATUS_MSAENSTATUS_SHFT                                  0x0

#define HWIO_APCS_HW_EVENT_SEL_n_ADDR(n)                           (APCS_GCC_REG_BASE      + 0x00000038 + 0x4 * (n))
#define HWIO_APCS_HW_EVENT_SEL_n_PHYS(n)                           (APCS_GCC_REG_BASE_PHYS + 0x00000038 + 0x4 * (n))
#define HWIO_APCS_HW_EVENT_SEL_n_OFFS(n)                           (APCS_GCC_REG_BASE_OFFS + 0x00000038 + 0x4 * (n))
#define HWIO_APCS_HW_EVENT_SEL_n_RMSK                              0x80000003
#define HWIO_APCS_HW_EVENT_SEL_n_MAXn                                      31
#define HWIO_APCS_HW_EVENT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_APCS_HW_EVENT_SEL_n_ADDR(n), HWIO_APCS_HW_EVENT_SEL_n_RMSK)
#define HWIO_APCS_HW_EVENT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_APCS_HW_EVENT_SEL_n_ADDR(n), mask)
#define HWIO_APCS_HW_EVENT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_APCS_HW_EVENT_SEL_n_ADDR(n),val)
#define HWIO_APCS_HW_EVENT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_APCS_HW_EVENT_SEL_n_ADDR(n),mask,val,HWIO_APCS_HW_EVENT_SEL_n_INI(n))
#define HWIO_APCS_HW_EVENT_SEL_n_EN_BMSK                           0x80000000
#define HWIO_APCS_HW_EVENT_SEL_n_EN_SHFT                                 0x1f
#define HWIO_APCS_HW_EVENT_SEL_n_SEL_BMSK                                 0x3
#define HWIO_APCS_HW_EVENT_SEL_n_SEL_SHFT                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_ACC
 *--------------------------------------------------------------------------*/

#define APCS_ACC_REG_BASE                                                  (A7SS_BASE      + 0x00008000)
#define APCS_ACC_REG_BASE_SIZE                                             0x1000
#define APCS_ACC_REG_BASE_USED                                             0x4c
#define APCS_ACC_REG_BASE_PHYS                                             (A7SS_BASE_PHYS + 0x00008000)
#define APCS_ACC_REG_BASE_OFFS                                             0x00008000

#define HWIO_APCS_ACCSECURE_ADDR                                           (APCS_ACC_REG_BASE      + 0x00000000)
#define HWIO_APCS_ACCSECURE_PHYS                                           (APCS_ACC_REG_BASE_PHYS + 0x00000000)
#define HWIO_APCS_ACCSECURE_OFFS                                           (APCS_ACC_REG_BASE_OFFS + 0x00000000)
#define HWIO_APCS_ACCSECURE_RMSK                                           0xffffffff
#define HWIO_APCS_ACCSECURE_IN          \
        in_dword_masked(HWIO_APCS_ACCSECURE_ADDR, HWIO_APCS_ACCSECURE_RMSK)
#define HWIO_APCS_ACCSECURE_INM(m)      \
        in_dword_masked(HWIO_APCS_ACCSECURE_ADDR, m)
#define HWIO_APCS_ACCSECURE_OUT(v)      \
        out_dword(HWIO_APCS_ACCSECURE_ADDR,v)
#define HWIO_APCS_ACCSECURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_ACCSECURE_ADDR,m,v,HWIO_APCS_ACCSECURE_IN)
#define HWIO_APCS_ACCSECURE_APCS_ACCSECURE_BMSK                            0xffffffff
#define HWIO_APCS_ACCSECURE_APCS_ACCSECURE_SHFT                                   0x0

#define HWIO_APCS_CPU_PWR_CTL_ADDR                                         (APCS_ACC_REG_BASE      + 0x00000004)
#define HWIO_APCS_CPU_PWR_CTL_PHYS                                         (APCS_ACC_REG_BASE_PHYS + 0x00000004)
#define HWIO_APCS_CPU_PWR_CTL_OFFS                                         (APCS_ACC_REG_BASE_OFFS + 0x00000004)
#define HWIO_APCS_CPU_PWR_CTL_RMSK                                           0x3f03ff
#define HWIO_APCS_CPU_PWR_CTL_IN          \
        in_dword_masked(HWIO_APCS_CPU_PWR_CTL_ADDR, HWIO_APCS_CPU_PWR_CTL_RMSK)
#define HWIO_APCS_CPU_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PWR_CTL_ADDR, m)
#define HWIO_APCS_CPU_PWR_CTL_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PWR_CTL_ADDR,v)
#define HWIO_APCS_CPU_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PWR_CTL_ADDR,m,v,HWIO_APCS_CPU_PWR_CTL_IN)
#define HWIO_APCS_CPU_PWR_CTL_CLK_EN_BMSK                                    0x3f0000
#define HWIO_APCS_CPU_PWR_CTL_CLK_EN_SHFT                                        0x10
#define HWIO_APCS_CPU_PWR_CTL_CLK_EN_DYNAMICALLY_ENABLED_BY_HARDWARE_FVAL         0x0
#define HWIO_APCS_CPU_PWR_CTL_CLK_EN_ALWAYS_ENABLED_FVAL                          0x1
#define HWIO_APCS_CPU_PWR_CTL_RET_SLP_REQ_BMSK                                  0x200
#define HWIO_APCS_CPU_PWR_CTL_RET_SLP_REQ_SHFT                                    0x9
#define HWIO_APCS_CPU_PWR_CTL_PLL_CLAMP_BMSK                                    0x100
#define HWIO_APCS_CPU_PWR_CTL_PLL_CLAMP_SHFT                                      0x8
#define HWIO_APCS_CPU_PWR_CTL_CORE_PWRD_UP_BMSK                                  0x80
#define HWIO_APCS_CPU_PWR_CTL_CORE_PWRD_UP_SHFT                                   0x7
#define HWIO_APCS_CPU_PWR_CTL_GATE_CLK_BMSK                                      0x40
#define HWIO_APCS_CPU_PWR_CTL_GATE_CLK_SHFT                                       0x6
#define HWIO_APCS_CPU_PWR_CTL_COREPOR_RST_BMSK                                   0x20
#define HWIO_APCS_CPU_PWR_CTL_COREPOR_RST_SHFT                                    0x5
#define HWIO_APCS_CPU_PWR_CTL_CORE_RST_BMSK                                      0x10
#define HWIO_APCS_CPU_PWR_CTL_CORE_RST_SHFT                                       0x4
#define HWIO_APCS_CPU_PWR_CTL_L2DT_SLP_BMSK                                       0x8
#define HWIO_APCS_CPU_PWR_CTL_L2DT_SLP_SHFT                                       0x3
#define HWIO_APCS_CPU_PWR_CTL_L2_STDBY_BMSK                                       0x4
#define HWIO_APCS_CPU_PWR_CTL_L2_STDBY_SHFT                                       0x2
#define HWIO_APCS_CPU_PWR_CTL_L2_CLKEN_BMSK                                       0x2
#define HWIO_APCS_CPU_PWR_CTL_L2_CLKEN_SHFT                                       0x1
#define HWIO_APCS_CPU_PWR_CTL_CLAMP_BMSK                                          0x1
#define HWIO_APCS_CPU_PWR_CTL_CLAMP_SHFT                                          0x0

#define HWIO_APCS_ACC_STS_ADDR                                             (APCS_ACC_REG_BASE      + 0x00000008)
#define HWIO_APCS_ACC_STS_PHYS                                             (APCS_ACC_REG_BASE_PHYS + 0x00000008)
#define HWIO_APCS_ACC_STS_OFFS                                             (APCS_ACC_REG_BASE_OFFS + 0x00000008)
#define HWIO_APCS_ACC_STS_RMSK                                                0x3ffff
#define HWIO_APCS_ACC_STS_IN          \
        in_dword_masked(HWIO_APCS_ACC_STS_ADDR, HWIO_APCS_ACC_STS_RMSK)
#define HWIO_APCS_ACC_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_ACC_STS_ADDR, m)
#define HWIO_APCS_ACC_STS_RET_SLP_ACK_BMSK                                    0x20000
#define HWIO_APCS_ACC_STS_RET_SLP_ACK_SHFT                                       0x11
#define HWIO_APCS_ACC_STS_SLP_CLK_BMSK                                        0x10000
#define HWIO_APCS_ACC_STS_SLP_CLK_SHFT                                           0x10
#define HWIO_APCS_ACC_STS_AHB_CLK_BMSK                                         0x8000
#define HWIO_APCS_ACC_STS_AHB_CLK_SHFT                                            0xf
#define HWIO_APCS_ACC_STS_REF_CLK_BMSK                                         0x4000
#define HWIO_APCS_ACC_STS_REF_CLK_SHFT                                            0xe
#define HWIO_APCS_ACC_STS_SPM_SLP_STATE_BMSK                                   0x2000
#define HWIO_APCS_ACC_STS_SPM_SLP_STATE_SHFT                                      0xd
#define HWIO_APCS_ACC_STS_FRC_CLK_OFF_BMSK                                     0x1000
#define HWIO_APCS_ACC_STS_FRC_CLK_OFF_SHFT                                        0xc
#define HWIO_APCS_ACC_STS_RET_SLP_REQ_BMSK                                      0x800
#define HWIO_APCS_ACC_STS_RET_SLP_REQ_SHFT                                        0xb
#define HWIO_APCS_ACC_STS_TRGTD_DBG_RST_BMSK                                    0x400
#define HWIO_APCS_ACC_STS_TRGTD_DBG_RST_SHFT                                      0xa
#define HWIO_APCS_ACC_STS_CORE_RST_BMSK                                         0x200
#define HWIO_APCS_ACC_STS_CORE_RST_SHFT                                           0x9
#define HWIO_APCS_ACC_STS_COREPOR_RST_BMSK                                      0x100
#define HWIO_APCS_ACC_STS_COREPOR_RST_SHFT                                        0x8
#define HWIO_APCS_ACC_STS_L2DT_HS_BMSK                                           0x80
#define HWIO_APCS_ACC_STS_L2DT_HS_SHFT                                            0x7
#define HWIO_APCS_ACC_STS_CLAMP_BMSK                                             0x40
#define HWIO_APCS_ACC_STS_CLAMP_SHFT                                              0x6
#define HWIO_APCS_ACC_STS_CORE_AUX_CLK_BMSK                                      0x38
#define HWIO_APCS_ACC_STS_CORE_AUX_CLK_SHFT                                       0x3
#define HWIO_APCS_ACC_STS_CORE_PLL_CLK_BMSK                                       0x4
#define HWIO_APCS_ACC_STS_CORE_PLL_CLK_SHFT                                       0x2
#define HWIO_APCS_ACC_STS_CORE_NO_PWR_DWN_BMSK                                    0x2
#define HWIO_APCS_ACC_STS_CORE_NO_PWR_DWN_SHFT                                    0x1
#define HWIO_APCS_ACC_STS_CORE_PWRUP_REQ_BMSK                                     0x1
#define HWIO_APCS_ACC_STS_CORE_PWRUP_REQ_SHFT                                     0x0

#define HWIO_APCS_ATSTBUS_SEL_ADDR                                         (APCS_ACC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_ATSTBUS_SEL_PHYS                                         (APCS_ACC_REG_BASE_PHYS + 0x0000000c)
#define HWIO_APCS_ATSTBUS_SEL_OFFS                                         (APCS_ACC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_APCS_ATSTBUS_SEL_RMSK                                                0x7
#define HWIO_APCS_ATSTBUS_SEL_IN          \
        in_dword_masked(HWIO_APCS_ATSTBUS_SEL_ADDR, HWIO_APCS_ATSTBUS_SEL_RMSK)
#define HWIO_APCS_ATSTBUS_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_ATSTBUS_SEL_ADDR, m)
#define HWIO_APCS_ATSTBUS_SEL_OUT(v)      \
        out_dword(HWIO_APCS_ATSTBUS_SEL_ADDR,v)
#define HWIO_APCS_ATSTBUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_ATSTBUS_SEL_ADDR,m,v,HWIO_APCS_ATSTBUS_SEL_IN)
#define HWIO_APCS_ATSTBUS_SEL_EN_BMSK                                             0x4
#define HWIO_APCS_ATSTBUS_SEL_EN_SHFT                                             0x2
#define HWIO_APCS_ATSTBUS_SEL_EN_DISABLED_FVAL                                    0x0
#define HWIO_APCS_ATSTBUS_SEL_EN_ENABLED_FVAL                                     0x1
#define HWIO_APCS_ATSTBUS_SEL_SEL_BMSK                                            0x3
#define HWIO_APCS_ATSTBUS_SEL_SEL_SHFT                                            0x0
#define HWIO_APCS_ATSTBUS_SEL_SEL_CLK_FVAL                                        0x0
#define HWIO_APCS_ATSTBUS_SEL_SEL_TMR_FVAL                                        0x1
#define HWIO_APCS_ATSTBUS_SEL_SEL_SAW_FVAL                                        0x2
#define HWIO_APCS_ATSTBUS_SEL_SEL_CONSTANT_FVAL                                   0x3

#define HWIO_APCS_CPU_TRGTD_DBG_RST_ADDR                                   (APCS_ACC_REG_BASE      + 0x00000010)
#define HWIO_APCS_CPU_TRGTD_DBG_RST_PHYS                                   (APCS_ACC_REG_BASE_PHYS + 0x00000010)
#define HWIO_APCS_CPU_TRGTD_DBG_RST_OFFS                                   (APCS_ACC_REG_BASE_OFFS + 0x00000010)
#define HWIO_APCS_CPU_TRGTD_DBG_RST_RMSK                                          0x1
#define HWIO_APCS_CPU_TRGTD_DBG_RST_IN          \
        in_dword_masked(HWIO_APCS_CPU_TRGTD_DBG_RST_ADDR, HWIO_APCS_CPU_TRGTD_DBG_RST_RMSK)
#define HWIO_APCS_CPU_TRGTD_DBG_RST_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_TRGTD_DBG_RST_ADDR, m)
#define HWIO_APCS_CPU_TRGTD_DBG_RST_OUT(v)      \
        out_dword(HWIO_APCS_CPU_TRGTD_DBG_RST_ADDR,v)
#define HWIO_APCS_CPU_TRGTD_DBG_RST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_TRGTD_DBG_RST_ADDR,m,v,HWIO_APCS_CPU_TRGTD_DBG_RST_IN)
#define HWIO_APCS_CPU_TRGTD_DBG_RST_RST_BMSK                                      0x1
#define HWIO_APCS_CPU_TRGTD_DBG_RST_RST_SHFT                                      0x0

#define HWIO_APCS_CPU_AUX_CLK_SEL_ADDR                                     (APCS_ACC_REG_BASE      + 0x00000014)
#define HWIO_APCS_CPU_AUX_CLK_SEL_PHYS                                     (APCS_ACC_REG_BASE_PHYS + 0x00000014)
#define HWIO_APCS_CPU_AUX_CLK_SEL_OFFS                                     (APCS_ACC_REG_BASE_OFFS + 0x00000014)
#define HWIO_APCS_CPU_AUX_CLK_SEL_RMSK                                            0x3
#define HWIO_APCS_CPU_AUX_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_CPU_AUX_CLK_SEL_ADDR, HWIO_APCS_CPU_AUX_CLK_SEL_RMSK)
#define HWIO_APCS_CPU_AUX_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_AUX_CLK_SEL_ADDR, m)
#define HWIO_APCS_CPU_AUX_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_CPU_AUX_CLK_SEL_ADDR,v)
#define HWIO_APCS_CPU_AUX_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_AUX_CLK_SEL_ADDR,m,v,HWIO_APCS_CPU_AUX_CLK_SEL_IN)
#define HWIO_APCS_CPU_AUX_CLK_SEL_APCS_CPU_AUX_CLK_SEL_BMSK                       0x3
#define HWIO_APCS_CPU_AUX_CLK_SEL_APCS_CPU_AUX_CLK_SEL_SHFT                       0x0

#define HWIO_APCS_CPU_PLL_MODE_ADDR                                        (APCS_ACC_REG_BASE      + 0x00000018)
#define HWIO_APCS_CPU_PLL_MODE_PHYS                                        (APCS_ACC_REG_BASE_PHYS + 0x00000018)
#define HWIO_APCS_CPU_PLL_MODE_OFFS                                        (APCS_ACC_REG_BASE_OFFS + 0x00000018)
#define HWIO_APCS_CPU_PLL_MODE_RMSK                                        0xffffffff
#define HWIO_APCS_CPU_PLL_MODE_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_MODE_ADDR, HWIO_APCS_CPU_PLL_MODE_RMSK)
#define HWIO_APCS_CPU_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_MODE_ADDR, m)
#define HWIO_APCS_CPU_PLL_MODE_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PLL_MODE_ADDR,v)
#define HWIO_APCS_CPU_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PLL_MODE_ADDR,m,v,HWIO_APCS_CPU_PLL_MODE_IN)
#define HWIO_APCS_CPU_PLL_MODE_PLL_LOCK_DET_BMSK                           0x80000000
#define HWIO_APCS_CPU_PLL_MODE_PLL_LOCK_DET_SHFT                                 0x1f
#define HWIO_APCS_CPU_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                        0x40000000
#define HWIO_APCS_CPU_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                              0x1e
#define HWIO_APCS_CPU_PLL_MODE_PLL_ACK_LATCH_BMSK                          0x20000000
#define HWIO_APCS_CPU_PLL_MODE_PLL_ACK_LATCH_SHFT                                0x1d
#define HWIO_APCS_CPU_PLL_MODE_RESERVE_BITS28_24_BMSK                      0x1f000000
#define HWIO_APCS_CPU_PLL_MODE_RESERVE_BITS28_24_SHFT                            0x18
#define HWIO_APCS_CPU_PLL_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK              0x800000
#define HWIO_APCS_CPU_PLL_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                  0x17
#define HWIO_APCS_CPU_PLL_MODE_PLL_UPDATE_BMSK                               0x400000
#define HWIO_APCS_CPU_PLL_MODE_PLL_UPDATE_SHFT                                   0x16
#define HWIO_APCS_CPU_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                       0x200000
#define HWIO_APCS_CPU_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                           0x15
#define HWIO_APCS_CPU_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                         0x100000
#define HWIO_APCS_CPU_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                             0x14
#define HWIO_APCS_CPU_PLL_MODE_PLL_BIAS_COUNT_BMSK                            0xfc000
#define HWIO_APCS_CPU_PLL_MODE_PLL_BIAS_COUNT_SHFT                                0xe
#define HWIO_APCS_CPU_PLL_MODE_PLL_LOCK_COUNT_BMSK                             0x3f00
#define HWIO_APCS_CPU_PLL_MODE_PLL_LOCK_COUNT_SHFT                                0x8
#define HWIO_APCS_CPU_PLL_MODE_RESERVE_BITS7_4_BMSK                              0xf0
#define HWIO_APCS_CPU_PLL_MODE_RESERVE_BITS7_4_SHFT                               0x4
#define HWIO_APCS_CPU_PLL_MODE_PLL_PLLTEST_BMSK                                   0x8
#define HWIO_APCS_CPU_PLL_MODE_PLL_PLLTEST_SHFT                                   0x3
#define HWIO_APCS_CPU_PLL_MODE_PLL_RESET_N_BMSK                                   0x4
#define HWIO_APCS_CPU_PLL_MODE_PLL_RESET_N_SHFT                                   0x2
#define HWIO_APCS_CPU_PLL_MODE_PLL_BYPASSNL_BMSK                                  0x2
#define HWIO_APCS_CPU_PLL_MODE_PLL_BYPASSNL_SHFT                                  0x1
#define HWIO_APCS_CPU_PLL_MODE_PLL_OUTCTRL_BMSK                                   0x1
#define HWIO_APCS_CPU_PLL_MODE_PLL_OUTCTRL_SHFT                                   0x0

#define HWIO_APCS_CPU_PLL_L_VAL_ADDR                                       (APCS_ACC_REG_BASE      + 0x0000001c)
#define HWIO_APCS_CPU_PLL_L_VAL_PHYS                                       (APCS_ACC_REG_BASE_PHYS + 0x0000001c)
#define HWIO_APCS_CPU_PLL_L_VAL_OFFS                                       (APCS_ACC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_APCS_CPU_PLL_L_VAL_RMSK                                           0xffff
#define HWIO_APCS_CPU_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_L_VAL_ADDR, HWIO_APCS_CPU_PLL_L_VAL_RMSK)
#define HWIO_APCS_CPU_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_L_VAL_ADDR, m)
#define HWIO_APCS_CPU_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PLL_L_VAL_ADDR,v)
#define HWIO_APCS_CPU_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PLL_L_VAL_ADDR,m,v,HWIO_APCS_CPU_PLL_L_VAL_IN)
#define HWIO_APCS_CPU_PLL_L_VAL_PLL_L_BMSK                                     0xffff
#define HWIO_APCS_CPU_PLL_L_VAL_PLL_L_SHFT                                        0x0

#define HWIO_APCS_CPU_PLL_ALPHA_VAL_ADDR                                   (APCS_ACC_REG_BASE      + 0x00000020)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_PHYS                                   (APCS_ACC_REG_BASE_PHYS + 0x00000020)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_OFFS                                   (APCS_ACC_REG_BASE_OFFS + 0x00000020)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_RMSK                                   0xffffffff
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_ALPHA_VAL_ADDR, HWIO_APCS_CPU_PLL_ALPHA_VAL_RMSK)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_ALPHA_VAL_ADDR, m)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PLL_ALPHA_VAL_ADDR,v)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PLL_ALPHA_VAL_ADDR,m,v,HWIO_APCS_CPU_PLL_ALPHA_VAL_IN)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_PLL_ALPHA_BMSK                         0xffffffff
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_PLL_ALPHA_SHFT                                0x0

#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_ADDR                                 (APCS_ACC_REG_BASE      + 0x00000024)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_PHYS                                 (APCS_ACC_REG_BASE_PHYS + 0x00000024)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_OFFS                                 (APCS_ACC_REG_BASE_OFFS + 0x00000024)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_RMSK                                 0xffffffff
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_ALPHA_VAL_U_ADDR, HWIO_APCS_CPU_PLL_ALPHA_VAL_U_RMSK)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_ALPHA_VAL_U_ADDR, m)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PLL_ALPHA_VAL_U_ADDR,v)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PLL_ALPHA_VAL_U_ADDR,m,v,HWIO_APCS_CPU_PLL_ALPHA_VAL_U_IN)
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_RESERVE_BITS31_8_BMSK                0xffffff00
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_RESERVE_BITS31_8_SHFT                       0x8
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_PLL_ALPHA_BMSK                             0xff
#define HWIO_APCS_CPU_PLL_ALPHA_VAL_U_PLL_ALPHA_SHFT                              0x0

#define HWIO_APCS_CPU_PLL_USER_CTL_ADDR                                    (APCS_ACC_REG_BASE      + 0x00000028)
#define HWIO_APCS_CPU_PLL_USER_CTL_PHYS                                    (APCS_ACC_REG_BASE_PHYS + 0x00000028)
#define HWIO_APCS_CPU_PLL_USER_CTL_OFFS                                    (APCS_ACC_REG_BASE_OFFS + 0x00000028)
#define HWIO_APCS_CPU_PLL_USER_CTL_RMSK                                    0xffffffff
#define HWIO_APCS_CPU_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_USER_CTL_ADDR, HWIO_APCS_CPU_PLL_USER_CTL_RMSK)
#define HWIO_APCS_CPU_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_USER_CTL_ADDR, m)
#define HWIO_APCS_CPU_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PLL_USER_CTL_ADDR,v)
#define HWIO_APCS_CPU_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PLL_USER_CTL_ADDR,m,v,HWIO_APCS_CPU_PLL_USER_CTL_IN)
#define HWIO_APCS_CPU_PLL_USER_CTL_RESERVE_BITS31_28_BMSK                  0xf0000000
#define HWIO_APCS_CPU_PLL_USER_CTL_RESERVE_BITS31_28_SHFT                        0x1c
#define HWIO_APCS_CPU_PLL_USER_CTL_SSC_MODE_CONTROL_BMSK                    0x8000000
#define HWIO_APCS_CPU_PLL_USER_CTL_SSC_MODE_CONTROL_SHFT                         0x1b
#define HWIO_APCS_CPU_PLL_USER_CTL_RESERVE_BITS26_25_BMSK                   0x6000000
#define HWIO_APCS_CPU_PLL_USER_CTL_RESERVE_BITS26_25_SHFT                        0x19
#define HWIO_APCS_CPU_PLL_USER_CTL_ALPHA_EN_BMSK                            0x1000000
#define HWIO_APCS_CPU_PLL_USER_CTL_ALPHA_EN_SHFT                                 0x18
#define HWIO_APCS_CPU_PLL_USER_CTL_RESERVE_BITS23_22_BMSK                    0xc00000
#define HWIO_APCS_CPU_PLL_USER_CTL_RESERVE_BITS23_22_SHFT                        0x16
#define HWIO_APCS_CPU_PLL_USER_CTL_VCO_SEL_BMSK                              0x300000
#define HWIO_APCS_CPU_PLL_USER_CTL_VCO_SEL_SHFT                                  0x14
#define HWIO_APCS_CPU_PLL_USER_CTL_RESERVE_BITS19_15_BMSK                     0xf8000
#define HWIO_APCS_CPU_PLL_USER_CTL_RESERVE_BITS19_15_SHFT                         0xf
#define HWIO_APCS_CPU_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                          0x7000
#define HWIO_APCS_CPU_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                             0xc
#define HWIO_APCS_CPU_PLL_USER_CTL_POST_DIV_RATIO_BMSK                          0xf00
#define HWIO_APCS_CPU_PLL_USER_CTL_POST_DIV_RATIO_SHFT                            0x8
#define HWIO_APCS_CPU_PLL_USER_CTL_OUTPUT_INV_BMSK                               0x80
#define HWIO_APCS_CPU_PLL_USER_CTL_OUTPUT_INV_SHFT                                0x7
#define HWIO_APCS_CPU_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                          0x60
#define HWIO_APCS_CPU_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                           0x5
#define HWIO_APCS_CPU_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                           0x10
#define HWIO_APCS_CPU_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                            0x4
#define HWIO_APCS_CPU_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                           0x8
#define HWIO_APCS_CPU_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                           0x3
#define HWIO_APCS_CPU_PLL_USER_CTL_PLLOUT_LV_AUX2_BMSK                            0x4
#define HWIO_APCS_CPU_PLL_USER_CTL_PLLOUT_LV_AUX2_SHFT                            0x2
#define HWIO_APCS_CPU_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                             0x2
#define HWIO_APCS_CPU_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                             0x1
#define HWIO_APCS_CPU_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                            0x1
#define HWIO_APCS_CPU_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                            0x0

#define HWIO_APCS_CPU_PLL_USER_CTL_U_ADDR                                  (APCS_ACC_REG_BASE      + 0x0000002c)
#define HWIO_APCS_CPU_PLL_USER_CTL_U_PHYS                                  (APCS_ACC_REG_BASE_PHYS + 0x0000002c)
#define HWIO_APCS_CPU_PLL_USER_CTL_U_OFFS                                  (APCS_ACC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_APCS_CPU_PLL_USER_CTL_U_RMSK                                  0xffffffff
#define HWIO_APCS_CPU_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_USER_CTL_U_ADDR, HWIO_APCS_CPU_PLL_USER_CTL_U_RMSK)
#define HWIO_APCS_CPU_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_USER_CTL_U_ADDR, m)
#define HWIO_APCS_CPU_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PLL_USER_CTL_U_ADDR,v)
#define HWIO_APCS_CPU_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PLL_USER_CTL_U_ADDR,m,v,HWIO_APCS_CPU_PLL_USER_CTL_U_IN)
#define HWIO_APCS_CPU_PLL_USER_CTL_U_RESERVE_BITS31_12_BMSK                0xfffff000
#define HWIO_APCS_CPU_PLL_USER_CTL_U_RESERVE_BITS31_12_SHFT                       0xc
#define HWIO_APCS_CPU_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                0x800
#define HWIO_APCS_CPU_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                  0xb
#define HWIO_APCS_CPU_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                       0x700
#define HWIO_APCS_CPU_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                         0x8
#define HWIO_APCS_CPU_PLL_USER_CTL_U_DSM_BMSK                                    0x80
#define HWIO_APCS_CPU_PLL_USER_CTL_U_DSM_SHFT                                     0x7
#define HWIO_APCS_CPU_PLL_USER_CTL_U_WRITE_STATE_BMSK                            0x40
#define HWIO_APCS_CPU_PLL_USER_CTL_U_WRITE_STATE_SHFT                             0x6
#define HWIO_APCS_CPU_PLL_USER_CTL_U_TARGET_CTL_BMSK                             0x38
#define HWIO_APCS_CPU_PLL_USER_CTL_U_TARGET_CTL_SHFT                              0x3
#define HWIO_APCS_CPU_PLL_USER_CTL_U_LOCK_DET_BMSK                                0x4
#define HWIO_APCS_CPU_PLL_USER_CTL_U_LOCK_DET_SHFT                                0x2
#define HWIO_APCS_CPU_PLL_USER_CTL_U_FREEZE_PLL_BMSK                              0x2
#define HWIO_APCS_CPU_PLL_USER_CTL_U_FREEZE_PLL_SHFT                              0x1
#define HWIO_APCS_CPU_PLL_USER_CTL_U_TOGGLE_DET_BMSK                              0x1
#define HWIO_APCS_CPU_PLL_USER_CTL_U_TOGGLE_DET_SHFT                              0x0

#define HWIO_APCS_CPU_PLL_CONFIG_CTL_ADDR                                  (APCS_ACC_REG_BASE      + 0x00000030)
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_PHYS                                  (APCS_ACC_REG_BASE_PHYS + 0x00000030)
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_OFFS                                  (APCS_ACC_REG_BASE_OFFS + 0x00000030)
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_RMSK                                  0xffffffff
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_CONFIG_CTL_ADDR, HWIO_APCS_CPU_PLL_CONFIG_CTL_RMSK)
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PLL_CONFIG_CTL_ADDR,m,v,HWIO_APCS_CPU_PLL_CONFIG_CTL_IN)
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK          0x80000000
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                0x1f
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK               0x40000000
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                     0x1e
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK          0x3c000000
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                0x1a
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK              0x3800000
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                   0x17
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                  0x700000
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                      0x14
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                  0xff000
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                      0xc
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                  0xf00
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                    0x8
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_RESERVE_BITS7_6_BMSK                        0xc0
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_RESERVE_BITS7_6_SHFT                         0x6
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_REF_CYCLE_BMSK                              0x30
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_REF_CYCLE_SHFT                               0x4
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_KFN_BMSK                                     0xf
#define HWIO_APCS_CPU_PLL_CONFIG_CTL_KFN_SHFT                                     0x0

#define HWIO_APCS_CPU_PLL_TEST_CTL_ADDR                                    (APCS_ACC_REG_BASE      + 0x00000034)
#define HWIO_APCS_CPU_PLL_TEST_CTL_PHYS                                    (APCS_ACC_REG_BASE_PHYS + 0x00000034)
#define HWIO_APCS_CPU_PLL_TEST_CTL_OFFS                                    (APCS_ACC_REG_BASE_OFFS + 0x00000034)
#define HWIO_APCS_CPU_PLL_TEST_CTL_RMSK                                    0xffffffff
#define HWIO_APCS_CPU_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_TEST_CTL_ADDR, HWIO_APCS_CPU_PLL_TEST_CTL_RMSK)
#define HWIO_APCS_CPU_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_TEST_CTL_ADDR, m)
#define HWIO_APCS_CPU_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PLL_TEST_CTL_ADDR,v)
#define HWIO_APCS_CPU_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PLL_TEST_CTL_ADDR,m,v,HWIO_APCS_CPU_PLL_TEST_CTL_IN)
#define HWIO_APCS_CPU_PLL_TEST_CTL_BIAS_GEN_TRIM_BMSK                      0xe0000000
#define HWIO_APCS_CPU_PLL_TEST_CTL_BIAS_GEN_TRIM_SHFT                            0x1d
#define HWIO_APCS_CPU_PLL_TEST_CTL_DCO_BMSK                                0x10000000
#define HWIO_APCS_CPU_PLL_TEST_CTL_DCO_SHFT                                      0x1c
#define HWIO_APCS_CPU_PLL_TEST_CTL_PROCESS_CALB_BMSK                        0xc000000
#define HWIO_APCS_CPU_PLL_TEST_CTL_PROCESS_CALB_SHFT                             0x1a
#define HWIO_APCS_CPU_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK               0x2000000
#define HWIO_APCS_CPU_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                    0x19
#define HWIO_APCS_CPU_PLL_TEST_CTL_FINE_FCW_BMSK                            0x1f00000
#define HWIO_APCS_CPU_PLL_TEST_CTL_FINE_FCW_SHFT                                 0x14
#define HWIO_APCS_CPU_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                     0x80000
#define HWIO_APCS_CPU_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                        0x13
#define HWIO_APCS_CPU_PLL_TEST_CTL_COARSE_FCW_BMSK                            0x7e000
#define HWIO_APCS_CPU_PLL_TEST_CTL_COARSE_FCW_SHFT                                0xd
#define HWIO_APCS_CPU_PLL_TEST_CTL_OVERRIDE_COARSE_BMSK                        0x1000
#define HWIO_APCS_CPU_PLL_TEST_CTL_OVERRIDE_COARSE_SHFT                           0xc
#define HWIO_APCS_CPU_PLL_TEST_CTL_DISABLE_LFSR_BMSK                            0x800
#define HWIO_APCS_CPU_PLL_TEST_CTL_DISABLE_LFSR_SHFT                              0xb
#define HWIO_APCS_CPU_PLL_TEST_CTL_DTEST_SEL_BMSK                               0x700
#define HWIO_APCS_CPU_PLL_TEST_CTL_DTEST_SEL_SHFT                                 0x8
#define HWIO_APCS_CPU_PLL_TEST_CTL_DTEST_EN_BMSK                                 0x80
#define HWIO_APCS_CPU_PLL_TEST_CTL_DTEST_EN_SHFT                                  0x7
#define HWIO_APCS_CPU_PLL_TEST_CTL_BYP_TESTAMP_BMSK                              0x40
#define HWIO_APCS_CPU_PLL_TEST_CTL_BYP_TESTAMP_SHFT                               0x6
#define HWIO_APCS_CPU_PLL_TEST_CTL_ATEST1_SEL_BMSK                               0x30
#define HWIO_APCS_CPU_PLL_TEST_CTL_ATEST1_SEL_SHFT                                0x4
#define HWIO_APCS_CPU_PLL_TEST_CTL_ATEST0_SEL_BMSK                                0xc
#define HWIO_APCS_CPU_PLL_TEST_CTL_ATEST0_SEL_SHFT                                0x2
#define HWIO_APCS_CPU_PLL_TEST_CTL_ATEST1_EN_BMSK                                 0x2
#define HWIO_APCS_CPU_PLL_TEST_CTL_ATEST1_EN_SHFT                                 0x1
#define HWIO_APCS_CPU_PLL_TEST_CTL_ATEST0_EN_BMSK                                 0x1
#define HWIO_APCS_CPU_PLL_TEST_CTL_ATEST0_EN_SHFT                                 0x0

#define HWIO_APCS_CPU_PLL_TEST_CTL_U_ADDR                                  (APCS_ACC_REG_BASE      + 0x00000038)
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_PHYS                                  (APCS_ACC_REG_BASE_PHYS + 0x00000038)
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_OFFS                                  (APCS_ACC_REG_BASE_OFFS + 0x00000038)
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_RMSK                                  0xffffffff
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_TEST_CTL_U_ADDR, HWIO_APCS_CPU_PLL_TEST_CTL_U_RMSK)
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PLL_TEST_CTL_U_ADDR,m,v,HWIO_APCS_CPU_PLL_TEST_CTL_U_IN)
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_RESERVE_BITS31_14_BMSK                0xffffc000
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_RESERVE_BITS31_14_SHFT                       0xe
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                0x2000
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                   0xd
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_DTEST_MODE_SEL_BMSK                       0x1800
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_DTEST_MODE_SEL_SHFT                          0xb
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                           0x600
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                             0x9
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_NMO_EN_BMSK                                0x100
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_NMO_EN_SHFT                                  0x8
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_NOISE_MAG_BMSK                              0xe0
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_NOISE_MAG_SHFT                               0x5
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_NOISE_GEN_BMSK                              0x10
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_NOISE_GEN_SHFT                               0x4
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                            0x8
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                            0x3
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                        0x6
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                        0x1
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                         0x1
#define HWIO_APCS_CPU_PLL_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                         0x0

#define HWIO_APCS_CPU_PLL_STATUS_ADDR                                      (APCS_ACC_REG_BASE      + 0x0000003c)
#define HWIO_APCS_CPU_PLL_STATUS_PHYS                                      (APCS_ACC_REG_BASE_PHYS + 0x0000003c)
#define HWIO_APCS_CPU_PLL_STATUS_OFFS                                      (APCS_ACC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_APCS_CPU_PLL_STATUS_RMSK                                       0x7ffffff
#define HWIO_APCS_CPU_PLL_STATUS_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_STATUS_ADDR, HWIO_APCS_CPU_PLL_STATUS_RMSK)
#define HWIO_APCS_CPU_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_STATUS_ADDR, m)
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_26_24_BMSK                          0x7000000
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_26_24_SHFT                               0x18
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_23_BMSK                              0x800000
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_23_SHFT                                  0x17
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_22_20_BMSK                           0x700000
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_22_20_SHFT                               0x14
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_19_17_BMSK                            0xe0000
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_19_17_SHFT                               0x11
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_16_12_BMSK                            0x1f000
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_16_12_SHFT                                0xc
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_11_6_BMSK                               0xfc0
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_11_6_SHFT                                 0x6
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_5_BMSK                                   0x20
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_5_SHFT                                    0x5
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_4_2_BMSK                                 0x1c
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_4_2_SHFT                                  0x2
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_1_BMSK                                    0x2
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_1_SHFT                                    0x1
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_0_BMSK                                    0x1
#define HWIO_APCS_CPU_PLL_STATUS_STATUS_0_SHFT                                    0x0

#define HWIO_APCS_CPU_PLL_FREQ_CTL_ADDR                                    (APCS_ACC_REG_BASE      + 0x00000040)
#define HWIO_APCS_CPU_PLL_FREQ_CTL_PHYS                                    (APCS_ACC_REG_BASE_PHYS + 0x00000040)
#define HWIO_APCS_CPU_PLL_FREQ_CTL_OFFS                                    (APCS_ACC_REG_BASE_OFFS + 0x00000040)
#define HWIO_APCS_CPU_PLL_FREQ_CTL_RMSK                                    0xffffffff
#define HWIO_APCS_CPU_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_APCS_CPU_PLL_FREQ_CTL_ADDR, HWIO_APCS_CPU_PLL_FREQ_CTL_RMSK)
#define HWIO_APCS_CPU_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_CPU_PLL_FREQ_CTL_ADDR, m)
#define HWIO_APCS_CPU_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_APCS_CPU_PLL_FREQ_CTL_ADDR,v)
#define HWIO_APCS_CPU_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_CPU_PLL_FREQ_CTL_ADDR,m,v,HWIO_APCS_CPU_PLL_FREQ_CTL_IN)
#define HWIO_APCS_CPU_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                 0xffffffff
#define HWIO_APCS_CPU_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                        0x0

#define HWIO_APCS_TZIPC_INTERRUPT_ADDR                                     (APCS_ACC_REG_BASE      + 0x00000044)
#define HWIO_APCS_TZIPC_INTERRUPT_PHYS                                     (APCS_ACC_REG_BASE_PHYS + 0x00000044)
#define HWIO_APCS_TZIPC_INTERRUPT_OFFS                                     (APCS_ACC_REG_BASE_OFFS + 0x00000044)
#define HWIO_APCS_TZIPC_INTERRUPT_RMSK                                       0xf00007
#define HWIO_APCS_TZIPC_INTERRUPT_OUT(v)      \
        out_dword(HWIO_APCS_TZIPC_INTERRUPT_ADDR,v)
#define HWIO_APCS_TZIPC_INTERRUPT_SPARE_IPC_BMSK                             0xf00000
#define HWIO_APCS_TZIPC_INTERRUPT_SPARE_IPC_SHFT                                 0x14
#define HWIO_APCS_TZIPC_INTERRUPT_RPM_IPC_BMSK                                    0x7
#define HWIO_APCS_TZIPC_INTERRUPT_RPM_IPC_SHFT                                    0x0

#define HWIO_APCS_A7_CFG_ADDR                                              (APCS_ACC_REG_BASE      + 0x00000048)
#define HWIO_APCS_A7_CFG_PHYS                                              (APCS_ACC_REG_BASE_PHYS + 0x00000048)
#define HWIO_APCS_A7_CFG_OFFS                                              (APCS_ACC_REG_BASE_OFFS + 0x00000048)
#define HWIO_APCS_A7_CFG_RMSK                                              0x1000000f
#define HWIO_APCS_A7_CFG_IN          \
        in_dword_masked(HWIO_APCS_A7_CFG_ADDR, HWIO_APCS_A7_CFG_RMSK)
#define HWIO_APCS_A7_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_A7_CFG_ADDR, m)
#define HWIO_APCS_A7_CFG_OUT(v)      \
        out_dword(HWIO_APCS_A7_CFG_ADDR,v)
#define HWIO_APCS_A7_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_A7_CFG_ADDR,m,v,HWIO_APCS_A7_CFG_IN)
#define HWIO_APCS_A7_CFG_SMPNAMP_BMSK                                      0x10000000
#define HWIO_APCS_A7_CFG_SMPNAMP_SHFT                                            0x1c
#define HWIO_APCS_A7_CFG_DBGOSUNLOCKCATCH_BMSK                                    0x8
#define HWIO_APCS_A7_CFG_DBGOSUNLOCKCATCH_SHFT                                    0x3
#define HWIO_APCS_A7_CFG_DBGHALTREQ_BMSK                                          0x4
#define HWIO_APCS_A7_CFG_DBGHALTREQ_SHFT                                          0x2
#define HWIO_APCS_A7_CFG_DBGLOCKSET_BMSK                                          0x2
#define HWIO_APCS_A7_CFG_DBGLOCKSET_SHFT                                          0x1
#define HWIO_APCS_A7_CFG_DBGHOLDRST_BMSK                                          0x1
#define HWIO_APCS_A7_CFG_DBGHOLDRST_SHFT                                          0x0

#define HWIO_GCC_DBG_CLK_ON_REQ_ADDR                                       (APCS_ACC_REG_BASE      + 0x0000004c)
#define HWIO_GCC_DBG_CLK_ON_REQ_PHYS                                       (APCS_ACC_REG_BASE_PHYS + 0x0000004c)
#define HWIO_GCC_DBG_CLK_ON_REQ_OFFS                                       (APCS_ACC_REG_BASE_OFFS + 0x0000004c)
#define HWIO_GCC_DBG_CLK_ON_REQ_RMSK                                       0xffffffff
#define HWIO_GCC_DBG_CLK_ON_REQ_IN          \
        in_dword_masked(HWIO_GCC_DBG_CLK_ON_REQ_ADDR, HWIO_GCC_DBG_CLK_ON_REQ_RMSK)
#define HWIO_GCC_DBG_CLK_ON_REQ_INM(m)      \
        in_dword_masked(HWIO_GCC_DBG_CLK_ON_REQ_ADDR, m)
#define HWIO_GCC_DBG_CLK_ON_REQ_OUT(v)      \
        out_dword(HWIO_GCC_DBG_CLK_ON_REQ_ADDR,v)
#define HWIO_GCC_DBG_CLK_ON_REQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DBG_CLK_ON_REQ_ADDR,m,v,HWIO_GCC_DBG_CLK_ON_REQ_IN)
#define HWIO_GCC_DBG_CLK_ON_REQ_CLK_ON_ACK_BMSK                            0x80000000
#define HWIO_GCC_DBG_CLK_ON_REQ_CLK_ON_ACK_SHFT                                  0x1f
#define HWIO_GCC_DBG_CLK_ON_REQ_RESERVE_BITS30_1_BMSK                      0x7ffffffe
#define HWIO_GCC_DBG_CLK_ON_REQ_RESERVE_BITS30_1_SHFT                             0x1
#define HWIO_GCC_DBG_CLK_ON_REQ_CLK_ON_REQ_BMSK                                   0x1
#define HWIO_GCC_DBG_CLK_ON_REQ_CLK_ON_REQ_SHFT                                   0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                              (CLK_CTL_BASE      + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_SIZE                                                         0x80000
#define GCC_CLK_CTL_REG_REG_BASE_USED                                                         0x7f000
#define GCC_CLK_CTL_REG_REG_BASE_PHYS                                                         (CLK_CTL_BASE_PHYS + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_OFFS                                                         0x00000000

#define HWIO_GCC_GPLL0_MODE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_RMSK                                                              0xe0ffff0f
#define HWIO_GCC_GPLL0_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, HWIO_GCC_GPLL0_MODE_RMSK)
#define HWIO_GCC_GPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, m)
#define HWIO_GCC_GPLL0_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_MODE_ADDR,v)
#define HWIO_GCC_GPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_MODE_ADDR,m,v,HWIO_GCC_GPLL0_MODE_IN)
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_BMSK                                                 0x80000000
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_SHFT                                                       0x1f
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_BMSK                                              0x40000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_SHFT                                                    0x1e
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_BMSK                                                0x20000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_SHFT                                                      0x1d
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                    0x800000
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                        0x17
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_BMSK                                                     0x400000
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_SHFT                                                         0x16
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                                             0x200000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                                 0x15
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                               0x100000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                                   0x14
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_BMSK                                                  0xfc000
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_SHFT                                                      0xe
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_BMSK                                                   0x3f00
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_SHFT                                                      0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_BMSK                                                         0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_SHFT                                                         0x3
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_BMSK                                                         0x4
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_SHFT                                                         0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_BMSK                                                        0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_SHFT                                                        0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_BMSK                                                         0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_SHFT                                                         0x0

#define HWIO_GCC_GPLL0_L_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_RMSK                                                                 0xffff
#define HWIO_GCC_GPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, HWIO_GCC_GPLL0_L_VAL_RMSK)
#define HWIO_GCC_GPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_L_VAL_ADDR,m,v,HWIO_GCC_GPLL0_L_VAL_IN)
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_BMSK                                                           0xffff
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_SHFT                                                              0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00021008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_RMSK                                                         0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, HWIO_GCC_GPLL0_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL0_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_BMSK                                               0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_SHFT                                                      0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002100c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002100c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002100c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK                                                             0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                   0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                    0x0

#define HWIO_GCC_GPLL0_USER_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, HWIO_GCC_GPLL0_USER_CTL_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_IN)
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_BMSK                                        0xf0000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_SHFT                                              0x1c
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_BMSK                                          0x8000000
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_SHFT                                               0x1b
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_BMSK                                         0x6000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_SHFT                                              0x19
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_BMSK                                                  0x1000000
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_SHFT                                                       0x18
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_BMSK                                          0xc00000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_SHFT                                              0x16
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_BMSK                                                    0x300000
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_SHFT                                                        0x14
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_BMSK                                           0xf8000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_SHFT                                               0xf
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                                0x7000
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                                   0xc
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_BMSK                                                0xf00
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_SHFT                                                  0x8
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_BMSK                                                     0x80
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_SHFT                                                      0x7
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_BMSK                                                0x60
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_SHFT                                                 0x5
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_BMSK                                                 0x10
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_SHFT                                                  0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                 0x8
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                 0x3
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                  0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                  0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_BMSK                                                   0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_SHFT                                                   0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                  0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                  0x0

#define HWIO_GCC_GPLL0_USER_CTL_U_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00021014)
#define HWIO_GCC_GPLL0_USER_CTL_U_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021014)
#define HWIO_GCC_GPLL0_USER_CTL_U_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021014)
#define HWIO_GCC_GPLL0_USER_CTL_U_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, HWIO_GCC_GPLL0_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_U_IN)
#define HWIO_GCC_GPLL0_USER_CTL_U_L_CALIBRATION_BMSK                                          0xffff0000
#define HWIO_GCC_GPLL0_USER_CTL_U_L_CALIBRATION_SHFT                                                0x10
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS15_12_BMSK                                          0xf000
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS15_12_SHFT                                             0xc
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                      0x800
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                        0xb
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_BMSK                                             0x700
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_SHFT                                               0x8
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_BMSK                                                          0x80
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_SHFT                                                           0x7
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_BMSK                                                  0x40
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_SHFT                                                   0x6
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_BMSK                                                   0x38
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_SHFT                                                    0x3
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_BMSK                                                      0x4
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_SHFT                                                      0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_BMSK                                                    0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_SHFT                                                    0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_BMSK                                                    0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_SHFT                                                    0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00021018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL0_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                0x80000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                      0x1f
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                     0x40000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                           0x1e
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                0x3c000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                      0x1a
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                    0x3800000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                         0x17
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                        0x700000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                            0x14
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                        0xff000
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                            0xc
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                        0xf00
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                          0x8
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                         0xc0
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                          0x6
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_BMSK                                                    0x30
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_SHFT                                                     0x4
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_BMSK                                                           0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_SHFT                                                           0x0

#define HWIO_GCC_GPLL0_TEST_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002101c)
#define HWIO_GCC_GPLL0_TEST_CTL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002101c)
#define HWIO_GCC_GPLL0_TEST_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002101c)
#define HWIO_GCC_GPLL0_TEST_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, HWIO_GCC_GPLL0_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_BMSK                                            0xe0000000
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                  0x1d
#define HWIO_GCC_GPLL0_TEST_CTL_DCO_BMSK                                                      0x10000000
#define HWIO_GCC_GPLL0_TEST_CTL_DCO_SHFT                                                            0x1c
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_BMSK                                              0xc000000
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_SHFT                                                   0x1a
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                     0x2000000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                          0x19
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_BMSK                                                  0x1f00000
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_SHFT                                                       0x14
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                           0x80000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                              0x13
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_BMSK                                                  0x7e000
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_SHFT                                                      0xd
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_BMSK                                              0x1000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_SHFT                                                 0xc
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_BMSK                                                  0x800
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_SHFT                                                    0xb
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_BMSK                                                     0x700
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_SHFT                                                       0x8
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_BMSK                                                       0x80
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_SHFT                                                        0x7
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_BMSK                                                    0x40
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_SHFT                                                     0x6
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_BMSK                                                     0x30
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_SHFT                                                      0x4
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_BMSK                                                      0xc
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_SHFT                                                      0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_BMSK                                                       0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_SHFT                                                       0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_BMSK                                                       0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_SHFT                                                       0x0

#define HWIO_GCC_GPLL0_TEST_CTL_U_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00021020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, HWIO_GCC_GPLL0_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_26_BMSK                                      0xfc000000
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_26_SHFT                                            0x1a
#define HWIO_GCC_GPLL0_TEST_CTL_U_VCASCODE_SCALE_BMSK                                          0x3000000
#define HWIO_GCC_GPLL0_TEST_CTL_U_VCASCODE_SCALE_SHFT                                               0x18
#define HWIO_GCC_GPLL0_TEST_CTL_U_IDCO_SCALE_BMSK                                               0xc00000
#define HWIO_GCC_GPLL0_TEST_CTL_U_IDCO_SCALE_SHFT                                                   0x16
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_DET_COUNT_LIM_BMSK                                     0x300000
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_DET_COUNT_LIM_SHFT                                         0x14
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_PREVENTION_DIS_BMSK                                     0x80000
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_PREVENTION_DIS_SHFT                                        0x13
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_UPPER_BMSK                                      0x60000
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_UPPER_SHFT                                         0x11
#define HWIO_GCC_GPLL0_TEST_CTL_U_DITHER_ALPHA_SEL_BMSK                                          0x18000
#define HWIO_GCC_GPLL0_TEST_CTL_U_DITHER_ALPHA_SEL_SHFT                                              0xf
#define HWIO_GCC_GPLL0_TEST_CTL_U_BIT2_BIT3_CAL_SEL_BMSK                                          0x4000
#define HWIO_GCC_GPLL0_TEST_CTL_U_BIT2_BIT3_CAL_SEL_SHFT                                             0xe
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                      0x2000
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                         0xd
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                             0x1800
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                0xb
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                 0x600
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                   0x9
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_EN_BMSK                                                      0x100
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_EN_SHFT                                                        0x8
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_BMSK                                                    0xe0
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_SHFT                                                     0x5
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_BMSK                                                    0x10
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_SHFT                                                     0x4
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                  0x8
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                  0x3
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                              0x6
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                              0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                               0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                               0x0

#define HWIO_GCC_GPLL0_STATUS_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00021024)
#define HWIO_GCC_GPLL0_STATUS_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021024)
#define HWIO_GCC_GPLL0_STATUS_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021024)
#define HWIO_GCC_GPLL0_STATUS_RMSK                                                             0x7ffffff
#define HWIO_GCC_GPLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, HWIO_GCC_GPLL0_STATUS_RMSK)
#define HWIO_GCC_GPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, m)
#define HWIO_GCC_GPLL0_STATUS_STATUS_26_24_BMSK                                                0x7000000
#define HWIO_GCC_GPLL0_STATUS_STATUS_26_24_SHFT                                                     0x18
#define HWIO_GCC_GPLL0_STATUS_STATUS_23_BMSK                                                    0x800000
#define HWIO_GCC_GPLL0_STATUS_STATUS_23_SHFT                                                        0x17
#define HWIO_GCC_GPLL0_STATUS_STATUS_22_20_BMSK                                                 0x700000
#define HWIO_GCC_GPLL0_STATUS_STATUS_22_20_SHFT                                                     0x14
#define HWIO_GCC_GPLL0_STATUS_STATUS_19_17_BMSK                                                  0xe0000
#define HWIO_GCC_GPLL0_STATUS_STATUS_19_17_SHFT                                                     0x11
#define HWIO_GCC_GPLL0_STATUS_STATUS_16_12_BMSK                                                  0x1f000
#define HWIO_GCC_GPLL0_STATUS_STATUS_16_12_SHFT                                                      0xc
#define HWIO_GCC_GPLL0_STATUS_STATUS_11_6_BMSK                                                     0xfc0
#define HWIO_GCC_GPLL0_STATUS_STATUS_11_6_SHFT                                                       0x6
#define HWIO_GCC_GPLL0_STATUS_STATUS_5_BMSK                                                         0x20
#define HWIO_GCC_GPLL0_STATUS_STATUS_5_SHFT                                                          0x5
#define HWIO_GCC_GPLL0_STATUS_STATUS_4_2_BMSK                                                       0x1c
#define HWIO_GCC_GPLL0_STATUS_STATUS_4_2_SHFT                                                        0x2
#define HWIO_GCC_GPLL0_STATUS_STATUS_1_BMSK                                                          0x2
#define HWIO_GCC_GPLL0_STATUS_STATUS_1_SHFT                                                          0x1
#define HWIO_GCC_GPLL0_STATUS_STATUS_0_BMSK                                                          0x1
#define HWIO_GCC_GPLL0_STATUS_STATUS_0_SHFT                                                          0x0

#define HWIO_GCC_GPLL0_FREQ_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00021028)
#define HWIO_GCC_GPLL0_FREQ_CTL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021028)
#define HWIO_GCC_GPLL0_FREQ_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021028)
#define HWIO_GCC_GPLL0_FREQ_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, HWIO_GCC_GPLL0_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL0_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL0_FREQ_CTL_IN)
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                       0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                              0x0

#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002102c)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002102c)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002102c)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_RMSK                                                         0xff
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_UPDATE_RATE_ADDR, HWIO_GCC_GPLL0_SSC_UPDATE_RATE_RMSK)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_SSC_UPDATE_RATE_ADDR,m,v,HWIO_GCC_GPLL0_SSC_UPDATE_RATE_IN)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                                         0xff
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                                          0x0

#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00021030)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021030)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021030)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_RMSK                                                       0xffff
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_ADDR, HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_RMSK)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_IN)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                                       0xffff
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                                          0x0

#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00021034)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021034)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021034)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_RMSK                                                           0xff
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_NUM_STEPS_ADDR, HWIO_GCC_GPLL0_SSC_NUM_STEPS_RMSK)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_NUM_STEPS_ADDR, m)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_SSC_NUM_STEPS_ADDR,v)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_SSC_NUM_STEPS_ADDR,m,v,HWIO_GCC_GPLL0_SSC_NUM_STEPS_IN)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                                             0xff
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                                              0x0

#define HWIO_GCC_GPLL1_MODE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_RMSK                                                                0x3fff0f
#define HWIO_GCC_GPLL1_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, HWIO_GCC_GPLL1_MODE_RMSK)
#define HWIO_GCC_GPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, m)
#define HWIO_GCC_GPLL1_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_MODE_ADDR,v)
#define HWIO_GCC_GPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_MODE_ADDR,m,v,HWIO_GCC_GPLL1_MODE_IN)
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_BMSK                                             0x200000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_SHFT                                                 0x15
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_BMSK                                               0x100000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_SHFT                                                   0x14
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_BMSK                                                  0xfc000
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_SHFT                                                      0xe
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_BMSK                                                   0x3f00
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_SHFT                                                      0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_BMSK                                                         0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_SHFT                                                         0x3
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_BMSK                                                         0x4
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_SHFT                                                         0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_BMSK                                                        0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_SHFT                                                        0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_BMSK                                                         0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_SHFT                                                         0x0

#define HWIO_GCC_GPLL1_L_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_RMSK                                                                   0xff
#define HWIO_GCC_GPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, HWIO_GCC_GPLL1_L_VAL_RMSK)
#define HWIO_GCC_GPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_L_VAL_ADDR,m,v,HWIO_GCC_GPLL1_L_VAL_IN)
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_BMSK                                                             0xff
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_SHFT                                                              0x0

#define HWIO_GCC_GPLL1_M_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00020008)
#define HWIO_GCC_GPLL1_M_VAL_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020008)
#define HWIO_GCC_GPLL1_M_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020008)
#define HWIO_GCC_GPLL1_M_VAL_RMSK                                                                0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, HWIO_GCC_GPLL1_M_VAL_RMSK)
#define HWIO_GCC_GPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_M_VAL_ADDR,m,v,HWIO_GCC_GPLL1_M_VAL_IN)
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_BMSK                                                          0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_SHFT                                                              0x0

#define HWIO_GCC_GPLL1_N_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002000c)
#define HWIO_GCC_GPLL1_N_VAL_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002000c)
#define HWIO_GCC_GPLL1_N_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002000c)
#define HWIO_GCC_GPLL1_N_VAL_RMSK                                                                0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, HWIO_GCC_GPLL1_N_VAL_RMSK)
#define HWIO_GCC_GPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_N_VAL_ADDR,m,v,HWIO_GCC_GPLL1_N_VAL_IN)
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_BMSK                                                          0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_SHFT                                                              0x0

#define HWIO_GCC_GPLL1_USER_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, HWIO_GCC_GPLL1_USER_CTL_RMSK)
#define HWIO_GCC_GPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_IN)
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_25_BMSK                                        0xfe000000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_25_SHFT                                              0x19
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_BMSK                                                     0x1000000
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_SHFT                                                          0x18
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_21_BMSK                                          0xe00000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_21_SHFT                                              0x15
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_BMSK                                                    0x100000
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_SHFT                                                        0x14
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_13_BMSK                                           0xfe000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_13_SHFT                                               0xd
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_BMSK                                                0x1000
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_SHFT                                                   0xc
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_BMSK                                             0xc00
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_SHFT                                               0xa
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_BMSK                                                0x300
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_SHFT                                                  0x8
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_BMSK                                                     0x80
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_SHFT                                                      0x7
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_BMSK                                                0x60
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_SHFT                                                 0x5
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_BMSK                                                 0x10
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_SHFT                                                  0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                 0x8
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                 0x3
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_BIST_BMSK                                                  0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_BIST_SHFT                                                  0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_BMSK                                                   0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_SHFT                                                   0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                  0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                  0x0

#define HWIO_GCC_GPLL1_CONFIG_CTL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00020014)
#define HWIO_GCC_GPLL1_CONFIG_CTL_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020014)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020014)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, HWIO_GCC_GPLL1_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL1_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS31_30_BMSK                                      0xc0000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS31_30_SHFT                                            0x1e
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_UP_BMSK                                           0x20000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_UP_SHFT                                                 0x1d
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_DOWN_BMSK                                         0x10000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_DOWN_SHFT                                               0x1c
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_FREQ_CTRL_BMSK                                         0xc000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_FREQ_CTRL_SHFT                                              0x1a
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_BMSK                                               0x3000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_SHFT                                                    0x18
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_EN_BMSK                                                 0x800000
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_EN_SHFT                                                     0x17
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT22_BMSK                                            0x400000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT22_SHFT                                                0x16
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_BMSK                                                  0x300000
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_SHFT                                                      0x14
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_BMSK                                                  0xc0000
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_SHFT                                                     0x12
#define HWIO_GCC_GPLL1_CONFIG_CTL_CUSEL_BMSK                                                     0x30000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CUSEL_SHFT                                                        0x10
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_MODE_BMSK                                                   0x8000
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_MODE_SHFT                                                      0xf
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT14_BMSK                                              0x4000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT14_SHFT                                                 0xe
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_BMSK                                                0x3000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_SHFT                                                   0xc
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_BMSK                                                 0x800
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_SHFT                                                   0xb
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS10_0_BMSK                                            0x7ff
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS10_0_SHFT                                              0x0

#define HWIO_GCC_GPLL1_TEST_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00020018)
#define HWIO_GCC_GPLL1_TEST_CTL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020018)
#define HWIO_GCC_GPLL1_TEST_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020018)
#define HWIO_GCC_GPLL1_TEST_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, HWIO_GCC_GPLL1_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS31_15_BMSK                                        0xffff8000
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS31_15_SHFT                                               0xf
#define HWIO_GCC_GPLL1_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                           0x4000
#define HWIO_GCC_GPLL1_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                              0xe
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS13_10_BMSK                                            0x3c00
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS13_10_SHFT                                               0xa
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_BMSK                                                    0x200
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_SHFT                                                      0x9
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_BMSK                                                   0x100
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_SHFT                                                     0x8
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_BMSK                                                      0x80
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_SHFT                                                       0x7
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                                    0x40
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                                     0x6
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_BMSK                                                     0x30
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_SHFT                                                      0x4
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_BMSK                                                      0xc
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_SHFT                                                      0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_BMSK                                                       0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_SHFT                                                       0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_BMSK                                                       0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_SHFT                                                       0x0

#define HWIO_GCC_GPLL1_STATUS_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002001c)
#define HWIO_GCC_GPLL1_STATUS_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002001c)
#define HWIO_GCC_GPLL1_STATUS_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002001c)
#define HWIO_GCC_GPLL1_STATUS_RMSK                                                               0x3ffff
#define HWIO_GCC_GPLL1_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, HWIO_GCC_GPLL1_STATUS_RMSK)
#define HWIO_GCC_GPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, m)
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_BMSK                                               0x20000
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_SHFT                                                  0x11
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_BMSK                                                  0x10000
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_SHFT                                                     0x10
#define HWIO_GCC_GPLL1_STATUS_PLL_D_BMSK                                                          0xffff
#define HWIO_GCC_GPLL1_STATUS_PLL_D_SHFT                                                             0x0

#define HWIO_GCC_GPLL2_MODE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00025000)
#define HWIO_GCC_GPLL2_MODE_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025000)
#define HWIO_GCC_GPLL2_MODE_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025000)
#define HWIO_GCC_GPLL2_MODE_RMSK                                                              0xe0ffff0f
#define HWIO_GCC_GPLL2_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, HWIO_GCC_GPLL2_MODE_RMSK)
#define HWIO_GCC_GPLL2_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, m)
#define HWIO_GCC_GPLL2_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_MODE_ADDR,v)
#define HWIO_GCC_GPLL2_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_MODE_ADDR,m,v,HWIO_GCC_GPLL2_MODE_IN)
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_BMSK                                                 0x80000000
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_SHFT                                                       0x1f
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_BMSK                                              0x40000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_SHFT                                                    0x1e
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_BMSK                                                0x20000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_SHFT                                                      0x1d
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                    0x800000
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                        0x17
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_BMSK                                                     0x400000
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_SHFT                                                         0x16
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_BMSK                                             0x200000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_SHFT                                                 0x15
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_BMSK                                               0x100000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_SHFT                                                   0x14
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_BMSK                                                  0xfc000
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_SHFT                                                      0xe
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_BMSK                                                   0x3f00
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_SHFT                                                      0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_BMSK                                                         0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_SHFT                                                         0x3
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_BMSK                                                         0x4
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_SHFT                                                         0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_BMSK                                                        0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_SHFT                                                        0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_BMSK                                                         0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_SHFT                                                         0x0

#define HWIO_GCC_GPLL2_L_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00025004)
#define HWIO_GCC_GPLL2_L_VAL_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025004)
#define HWIO_GCC_GPLL2_L_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025004)
#define HWIO_GCC_GPLL2_L_VAL_RMSK                                                                 0xffff
#define HWIO_GCC_GPLL2_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, HWIO_GCC_GPLL2_L_VAL_RMSK)
#define HWIO_GCC_GPLL2_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_L_VAL_ADDR,m,v,HWIO_GCC_GPLL2_L_VAL_IN)
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_BMSK                                                           0xffff
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_SHFT                                                              0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00025008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_RMSK                                                         0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, HWIO_GCC_GPLL2_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL2_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_BMSK                                               0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_SHFT                                                      0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002500c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002500c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002500c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK                                                             0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                   0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                    0x0

#define HWIO_GCC_GPLL2_USER_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00025010)
#define HWIO_GCC_GPLL2_USER_CTL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025010)
#define HWIO_GCC_GPLL2_USER_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025010)
#define HWIO_GCC_GPLL2_USER_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, HWIO_GCC_GPLL2_USER_CTL_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_IN)
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_BMSK                                        0xf0000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_SHFT                                              0x1c
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_BMSK                                          0x8000000
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_SHFT                                               0x1b
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_BMSK                                         0x6000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_SHFT                                              0x19
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_BMSK                                                  0x1000000
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_SHFT                                                       0x18
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_BMSK                                          0xc00000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_SHFT                                              0x16
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_BMSK                                                    0x300000
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_SHFT                                                        0x14
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_BMSK                                           0xf8000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_SHFT                                               0xf
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_BMSK                                                0x7000
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_SHFT                                                   0xc
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_BMSK                                                0xf00
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_SHFT                                                  0x8
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_BMSK                                                     0x80
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_SHFT                                                      0x7
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_BMSK                                                0x60
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_SHFT                                                 0x5
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_BMSK                                                 0x10
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_SHFT                                                  0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                 0x8
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                 0x3
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                  0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                  0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_BMSK                                                   0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_SHFT                                                   0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                  0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                  0x0

#define HWIO_GCC_GPLL2_USER_CTL_U_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00025014)
#define HWIO_GCC_GPLL2_USER_CTL_U_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025014)
#define HWIO_GCC_GPLL2_USER_CTL_U_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025014)
#define HWIO_GCC_GPLL2_USER_CTL_U_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, HWIO_GCC_GPLL2_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_U_IN)
#define HWIO_GCC_GPLL2_USER_CTL_U_L_CALIBRATION_BMSK                                          0xffff0000
#define HWIO_GCC_GPLL2_USER_CTL_U_L_CALIBRATION_SHFT                                                0x10
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS15_12_BMSK                                          0xf000
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS15_12_SHFT                                             0xc
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                      0x800
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                        0xb
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_BMSK                                             0x700
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_SHFT                                               0x8
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_BMSK                                                          0x80
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_SHFT                                                           0x7
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_BMSK                                                  0x40
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_SHFT                                                   0x6
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_BMSK                                                   0x38
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_SHFT                                                    0x3
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_BMSK                                                      0x4
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_SHFT                                                      0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_BMSK                                                    0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_SHFT                                                    0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_BMSK                                                    0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_SHFT                                                    0x0

#define HWIO_GCC_GPLL2_CONFIG_CTL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00025018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, HWIO_GCC_GPLL2_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL2_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL2_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                0x80000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                      0x1f
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                     0x40000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                           0x1e
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                0x3c000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                      0x1a
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                    0x3800000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                         0x17
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                        0x700000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                            0x14
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                        0xff000
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                            0xc
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                        0xf00
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                          0x8
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                         0xc0
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                          0x6
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_BMSK                                                    0x30
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_SHFT                                                     0x4
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_BMSK                                                           0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_SHFT                                                           0x0

#define HWIO_GCC_GPLL2_TEST_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002501c)
#define HWIO_GCC_GPLL2_TEST_CTL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002501c)
#define HWIO_GCC_GPLL2_TEST_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002501c)
#define HWIO_GCC_GPLL2_TEST_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, HWIO_GCC_GPLL2_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_BMSK                                            0xe0000000
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                  0x1d
#define HWIO_GCC_GPLL2_TEST_CTL_DCO_BMSK                                                      0x10000000
#define HWIO_GCC_GPLL2_TEST_CTL_DCO_SHFT                                                            0x1c
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_BMSK                                              0xc000000
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_SHFT                                                   0x1a
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                     0x2000000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                          0x19
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_BMSK                                                  0x1f00000
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_SHFT                                                       0x14
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                           0x80000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                              0x13
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_BMSK                                                  0x7e000
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_SHFT                                                      0xd
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_BMSK                                              0x1000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_SHFT                                                 0xc
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_BMSK                                                  0x800
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_SHFT                                                    0xb
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_BMSK                                                     0x700
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_SHFT                                                       0x8
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_BMSK                                                       0x80
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_SHFT                                                        0x7
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_BMSK                                                    0x40
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_SHFT                                                     0x6
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_BMSK                                                     0x30
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_SHFT                                                      0x4
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_BMSK                                                      0xc
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_SHFT                                                      0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_BMSK                                                       0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_SHFT                                                       0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_BMSK                                                       0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_SHFT                                                       0x0

#define HWIO_GCC_GPLL2_TEST_CTL_U_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00025020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, HWIO_GCC_GPLL2_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_26_BMSK                                      0xfc000000
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_26_SHFT                                            0x1a
#define HWIO_GCC_GPLL2_TEST_CTL_U_VCASCODE_SCALE_BMSK                                          0x3000000
#define HWIO_GCC_GPLL2_TEST_CTL_U_VCASCODE_SCALE_SHFT                                               0x18
#define HWIO_GCC_GPLL2_TEST_CTL_U_IDCO_SCALE_BMSK                                               0xc00000
#define HWIO_GCC_GPLL2_TEST_CTL_U_IDCO_SCALE_SHFT                                                   0x16
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_DET_COUNT_LIM_BMSK                                     0x300000
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_DET_COUNT_LIM_SHFT                                         0x14
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_PREVENTION_DIS_BMSK                                     0x80000
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_PREVENTION_DIS_SHFT                                        0x13
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_UPPER_BMSK                                      0x60000
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_UPPER_SHFT                                         0x11
#define HWIO_GCC_GPLL2_TEST_CTL_U_DITHER_ALPHA_SEL_BMSK                                          0x18000
#define HWIO_GCC_GPLL2_TEST_CTL_U_DITHER_ALPHA_SEL_SHFT                                              0xf
#define HWIO_GCC_GPLL2_TEST_CTL_U_BIT2_BIT3_CAL_SEL_BMSK                                          0x4000
#define HWIO_GCC_GPLL2_TEST_CTL_U_BIT2_BIT3_CAL_SEL_SHFT                                             0xe
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                      0x2000
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                         0xd
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                             0x1800
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                0xb
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                 0x600
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                   0x9
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_EN_BMSK                                                      0x100
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_EN_SHFT                                                        0x8
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_BMSK                                                    0xe0
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_SHFT                                                     0x5
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_BMSK                                                    0x10
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_SHFT                                                     0x4
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                  0x8
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                  0x3
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                              0x6
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                              0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                               0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                               0x0

#define HWIO_GCC_GPLL2_STATUS_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00025024)
#define HWIO_GCC_GPLL2_STATUS_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025024)
#define HWIO_GCC_GPLL2_STATUS_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025024)
#define HWIO_GCC_GPLL2_STATUS_RMSK                                                             0x7ffffff
#define HWIO_GCC_GPLL2_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, HWIO_GCC_GPLL2_STATUS_RMSK)
#define HWIO_GCC_GPLL2_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, m)
#define HWIO_GCC_GPLL2_STATUS_STATUS_26_24_BMSK                                                0x7000000
#define HWIO_GCC_GPLL2_STATUS_STATUS_26_24_SHFT                                                     0x18
#define HWIO_GCC_GPLL2_STATUS_STATUS_23_BMSK                                                    0x800000
#define HWIO_GCC_GPLL2_STATUS_STATUS_23_SHFT                                                        0x17
#define HWIO_GCC_GPLL2_STATUS_STATUS_22_20_BMSK                                                 0x700000
#define HWIO_GCC_GPLL2_STATUS_STATUS_22_20_SHFT                                                     0x14
#define HWIO_GCC_GPLL2_STATUS_STATUS_19_17_BMSK                                                  0xe0000
#define HWIO_GCC_GPLL2_STATUS_STATUS_19_17_SHFT                                                     0x11
#define HWIO_GCC_GPLL2_STATUS_STATUS_16_12_BMSK                                                  0x1f000
#define HWIO_GCC_GPLL2_STATUS_STATUS_16_12_SHFT                                                      0xc
#define HWIO_GCC_GPLL2_STATUS_STATUS_11_6_BMSK                                                     0xfc0
#define HWIO_GCC_GPLL2_STATUS_STATUS_11_6_SHFT                                                       0x6
#define HWIO_GCC_GPLL2_STATUS_STATUS_5_BMSK                                                         0x20
#define HWIO_GCC_GPLL2_STATUS_STATUS_5_SHFT                                                          0x5
#define HWIO_GCC_GPLL2_STATUS_STATUS_4_2_BMSK                                                       0x1c
#define HWIO_GCC_GPLL2_STATUS_STATUS_4_2_SHFT                                                        0x2
#define HWIO_GCC_GPLL2_STATUS_STATUS_1_BMSK                                                          0x2
#define HWIO_GCC_GPLL2_STATUS_STATUS_1_SHFT                                                          0x1
#define HWIO_GCC_GPLL2_STATUS_STATUS_0_BMSK                                                          0x1
#define HWIO_GCC_GPLL2_STATUS_STATUS_0_SHFT                                                          0x0

#define HWIO_GCC_GPLL2_FREQ_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00025028)
#define HWIO_GCC_GPLL2_FREQ_CTL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025028)
#define HWIO_GCC_GPLL2_FREQ_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025028)
#define HWIO_GCC_GPLL2_FREQ_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, HWIO_GCC_GPLL2_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL2_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL2_FREQ_CTL_IN)
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                       0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                              0x0

#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002502c)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002502c)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002502c)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_RMSK                                                         0xff
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_UPDATE_RATE_ADDR, HWIO_GCC_GPLL2_SSC_UPDATE_RATE_RMSK)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_SSC_UPDATE_RATE_ADDR,m,v,HWIO_GCC_GPLL2_SSC_UPDATE_RATE_IN)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                                         0xff
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                                          0x0

#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00025030)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025030)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025030)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_RMSK                                                       0xffff
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_ADDR, HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_RMSK)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_IN)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                                       0xffff
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                                          0x0

#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00025034)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025034)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025034)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_RMSK                                                           0xff
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_NUM_STEPS_ADDR, HWIO_GCC_GPLL2_SSC_NUM_STEPS_RMSK)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_NUM_STEPS_ADDR, m)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_SSC_NUM_STEPS_ADDR,v)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_SSC_NUM_STEPS_ADDR,m,v,HWIO_GCC_GPLL2_SSC_NUM_STEPS_IN)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                                             0xff
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                                              0x0

#define HWIO_GCC_BIMC_PLL_MODE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00023000)
#define HWIO_GCC_BIMC_PLL_MODE_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023000)
#define HWIO_GCC_BIMC_PLL_MODE_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023000)
#define HWIO_GCC_BIMC_PLL_MODE_RMSK                                                           0xe0ffff0f
#define HWIO_GCC_BIMC_PLL_MODE_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_MODE_ADDR, HWIO_GCC_BIMC_PLL_MODE_RMSK)
#define HWIO_GCC_BIMC_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_MODE_ADDR, m)
#define HWIO_GCC_BIMC_PLL_MODE_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_MODE_ADDR,v)
#define HWIO_GCC_BIMC_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_MODE_ADDR,m,v,HWIO_GCC_BIMC_PLL_MODE_IN)
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_DET_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_DET_SHFT                                                    0x1f
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                                           0x40000000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                                 0x1e
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACK_LATCH_BMSK                                             0x20000000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACK_LATCH_SHFT                                                   0x1d
#define HWIO_GCC_BIMC_PLL_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                 0x800000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                     0x17
#define HWIO_GCC_BIMC_PLL_MODE_PLL_UPDATE_BMSK                                                  0x400000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_UPDATE_SHFT                                                      0x16
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                          0x200000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                              0x15
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                            0x100000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                                0x14
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BIAS_COUNT_BMSK                                               0xfc000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BIAS_COUNT_SHFT                                                   0xe
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_COUNT_BMSK                                                0x3f00
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_COUNT_SHFT                                                   0x8
#define HWIO_GCC_BIMC_PLL_MODE_PLL_PLLTEST_BMSK                                                      0x8
#define HWIO_GCC_BIMC_PLL_MODE_PLL_PLLTEST_SHFT                                                      0x3
#define HWIO_GCC_BIMC_PLL_MODE_PLL_RESET_N_BMSK                                                      0x4
#define HWIO_GCC_BIMC_PLL_MODE_PLL_RESET_N_SHFT                                                      0x2
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BYPASSNL_BMSK                                                     0x2
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BYPASSNL_SHFT                                                     0x1
#define HWIO_GCC_BIMC_PLL_MODE_PLL_OUTCTRL_BMSK                                                      0x1
#define HWIO_GCC_BIMC_PLL_MODE_PLL_OUTCTRL_SHFT                                                      0x0

#define HWIO_GCC_BIMC_PLL_L_VAL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00023004)
#define HWIO_GCC_BIMC_PLL_L_VAL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023004)
#define HWIO_GCC_BIMC_PLL_L_VAL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023004)
#define HWIO_GCC_BIMC_PLL_L_VAL_RMSK                                                              0xffff
#define HWIO_GCC_BIMC_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_L_VAL_ADDR, HWIO_GCC_BIMC_PLL_L_VAL_RMSK)
#define HWIO_GCC_BIMC_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_L_VAL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_L_VAL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_L_VAL_ADDR,m,v,HWIO_GCC_BIMC_PLL_L_VAL_IN)
#define HWIO_GCC_BIMC_PLL_L_VAL_PLL_L_BMSK                                                        0xffff
#define HWIO_GCC_BIMC_PLL_L_VAL_PLL_L_SHFT                                                           0x0

#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00023008)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023008)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023008)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_RMSK                                                      0xffffffff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR, HWIO_GCC_BIMC_PLL_ALPHA_VAL_RMSK)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR,m,v,HWIO_GCC_BIMC_PLL_ALPHA_VAL_IN)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_PLL_ALPHA_BMSK                                            0xffffffff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_PLL_ALPHA_SHFT                                                   0x0

#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002300c)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002300c)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002300c)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_RMSK                                                          0xff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR, HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_IN)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                0xff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                 0x0

#define HWIO_GCC_BIMC_PLL_USER_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00023010)
#define HWIO_GCC_BIMC_PLL_USER_CTL_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023010)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023010)
#define HWIO_GCC_BIMC_PLL_USER_CTL_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR, HWIO_GCC_BIMC_PLL_USER_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_USER_CTL_IN)
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS31_28_BMSK                                     0xf0000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS31_28_SHFT                                           0x1c
#define HWIO_GCC_BIMC_PLL_USER_CTL_SSC_MODE_CONTROL_BMSK                                       0x8000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_SSC_MODE_CONTROL_SHFT                                            0x1b
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS26_25_BMSK                                      0x6000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS26_25_SHFT                                           0x19
#define HWIO_GCC_BIMC_PLL_USER_CTL_ALPHA_EN_BMSK                                               0x1000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_ALPHA_EN_SHFT                                                    0x18
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS23_22_BMSK                                       0xc00000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS23_22_SHFT                                           0x16
#define HWIO_GCC_BIMC_PLL_USER_CTL_VCO_SEL_BMSK                                                 0x300000
#define HWIO_GCC_BIMC_PLL_USER_CTL_VCO_SEL_SHFT                                                     0x14
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS19_15_BMSK                                        0xf8000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS19_15_SHFT                                            0xf
#define HWIO_GCC_BIMC_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                                             0x7000
#define HWIO_GCC_BIMC_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                                0xc
#define HWIO_GCC_BIMC_PLL_USER_CTL_POST_DIV_RATIO_BMSK                                             0xf00
#define HWIO_GCC_BIMC_PLL_USER_CTL_POST_DIV_RATIO_SHFT                                               0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTPUT_INV_BMSK                                                  0x80
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTPUT_INV_SHFT                                                   0x7
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                                             0x60
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                                              0x5
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                                              0x10
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                                               0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                                              0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                                              0x3
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX2_BMSK                                               0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX2_SHFT                                               0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                                                0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                                                0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                                               0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                                               0x0

#define HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00023014)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023014)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023014)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR, HWIO_GCC_BIMC_PLL_USER_CTL_U_RMSK)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR, m)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR,v)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR,m,v,HWIO_GCC_BIMC_PLL_USER_CTL_U_IN)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_L_CALIBRATION_BMSK                                       0xffff0000
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_L_CALIBRATION_SHFT                                             0x10
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_RESERVE_BITS15_12_BMSK                                       0xf000
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_RESERVE_BITS15_12_SHFT                                          0xc
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                   0x800
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                     0xb
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                                          0x700
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                                            0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_DSM_BMSK                                                       0x80
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_DSM_SHFT                                                        0x7
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_WRITE_STATE_BMSK                                               0x40
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_WRITE_STATE_SHFT                                                0x6
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TARGET_CTL_BMSK                                                0x38
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TARGET_CTL_SHFT                                                 0x3
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LOCK_DET_BMSK                                                   0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LOCK_DET_SHFT                                                   0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_FREEZE_PLL_BMSK                                                 0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_FREEZE_PLL_SHFT                                                 0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TOGGLE_DET_BMSK                                                 0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TOGGLE_DET_SHFT                                                 0x0

#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00023018)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023018)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023018)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR, HWIO_GCC_BIMC_PLL_CONFIG_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_CONFIG_CTL_IN)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                             0x80000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                   0x1f
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                  0x40000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                        0x1e
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                             0x3c000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                   0x1a
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                 0x3800000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                      0x17
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                     0x700000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                         0x14
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                     0xff000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                         0xc
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                     0xf00
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                       0x8
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                      0xc0
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                       0x6
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_REF_CYCLE_BMSK                                                 0x30
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_REF_CYCLE_SHFT                                                  0x4
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_KFN_BMSK                                                        0xf
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_KFN_SHFT                                                        0x0

#define HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002301c)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002301c)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002301c)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR, HWIO_GCC_BIMC_PLL_TEST_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_TEST_CTL_IN)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BIAS_GEN_TRIM_BMSK                                         0xe0000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BIAS_GEN_TRIM_SHFT                                               0x1d
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DCO_BMSK                                                   0x10000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DCO_SHFT                                                         0x1c
#define HWIO_GCC_BIMC_PLL_TEST_CTL_PROCESS_CALB_BMSK                                           0xc000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_PROCESS_CALB_SHFT                                                0x1a
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                  0x2000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                       0x19
#define HWIO_GCC_BIMC_PLL_TEST_CTL_FINE_FCW_BMSK                                               0x1f00000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_FINE_FCW_SHFT                                                    0x14
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                        0x80000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                           0x13
#define HWIO_GCC_BIMC_PLL_TEST_CTL_COARSE_FCW_BMSK                                               0x7e000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_COARSE_FCW_SHFT                                                   0xd
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_COARSE_BMSK                                           0x1000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_COARSE_SHFT                                              0xc
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DISABLE_LFSR_BMSK                                               0x800
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                                 0xb
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_SEL_BMSK                                                  0x700
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_SEL_SHFT                                                    0x8
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_EN_BMSK                                                    0x80
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_EN_SHFT                                                     0x7
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BYP_TESTAMP_BMSK                                                 0x40
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BYP_TESTAMP_SHFT                                                  0x6
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_SEL_BMSK                                                  0x30
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_SEL_SHFT                                                   0x4
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_SEL_BMSK                                                   0xc
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_SEL_SHFT                                                   0x2
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_EN_BMSK                                                    0x2
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_EN_SHFT                                                    0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_EN_BMSK                                                    0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_EN_SHFT                                                    0x0

#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00023020)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023020)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023020)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR, HWIO_GCC_BIMC_PLL_TEST_CTL_U_RMSK)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR,m,v,HWIO_GCC_BIMC_PLL_TEST_CTL_U_IN)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_RESERVE_BITS31_26_BMSK                                   0xfc000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_RESERVE_BITS31_26_SHFT                                         0x1a
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_VCASCODE_SCALE_BMSK                                       0x3000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_VCASCODE_SCALE_SHFT                                            0x18
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_IDCO_SCALE_BMSK                                            0xc00000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_IDCO_SCALE_SHFT                                                0x16
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_GLITCH_DET_COUNT_LIM_BMSK                                  0x300000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_GLITCH_DET_COUNT_LIM_SHFT                                      0x14
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_GLITCH_PREVENTION_DIS_BMSK                                  0x80000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_GLITCH_PREVENTION_DIS_SHFT                                     0x13
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DTEST_MODE_SEL_UPPER_BMSK                                   0x60000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DTEST_MODE_SEL_UPPER_SHFT                                      0x11
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DITHER_ALPHA_SEL_BMSK                                       0x18000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DITHER_ALPHA_SEL_SHFT                                           0xf
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_BIT2_BIT3_CAL_SEL_BMSK                                       0x4000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_BIT2_BIT3_CAL_SEL_SHFT                                          0xe
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                   0x2000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                      0xd
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                          0x1800
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                             0xb
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                                              0x600
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                0x9
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_EN_BMSK                                                   0x100
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_EN_SHFT                                                     0x8
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                                 0xe0
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                                  0x5
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_GEN_BMSK                                                 0x10
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_GEN_SHFT                                                  0x4
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                                               0x8
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                                               0x3
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                           0x6
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                           0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                            0x0

#define HWIO_GCC_BIMC_PLL_STATUS_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00023024)
#define HWIO_GCC_BIMC_PLL_STATUS_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023024)
#define HWIO_GCC_BIMC_PLL_STATUS_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023024)
#define HWIO_GCC_BIMC_PLL_STATUS_RMSK                                                          0x7ffffff
#define HWIO_GCC_BIMC_PLL_STATUS_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_STATUS_ADDR, HWIO_GCC_BIMC_PLL_STATUS_RMSK)
#define HWIO_GCC_BIMC_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_STATUS_ADDR, m)
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_26_24_BMSK                                             0x7000000
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_26_24_SHFT                                                  0x18
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_23_BMSK                                                 0x800000
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_23_SHFT                                                     0x17
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_22_20_BMSK                                              0x700000
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_22_20_SHFT                                                  0x14
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_19_17_BMSK                                               0xe0000
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_19_17_SHFT                                                  0x11
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_16_12_BMSK                                               0x1f000
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_16_12_SHFT                                                   0xc
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_11_6_BMSK                                                  0xfc0
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_11_6_SHFT                                                    0x6
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_5_BMSK                                                      0x20
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_5_SHFT                                                       0x5
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_4_2_BMSK                                                    0x1c
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_4_2_SHFT                                                     0x2
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_1_BMSK                                                       0x2
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_1_SHFT                                                       0x1
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_0_BMSK                                                       0x1
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_0_SHFT                                                       0x0

#define HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00023028)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023028)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023028)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR, HWIO_GCC_BIMC_PLL_FREQ_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_FREQ_CTL_IN)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                    0xffffffff
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                           0x0

#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002302c)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002302c)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002302c)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_RMSK                                                      0xff
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_ADDR, HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_RMSK)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_ADDR,m,v,HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_IN)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                                      0xff
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                                       0x0

#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00023030)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023030)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023030)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_RMSK                                                    0xffff
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_ADDR, HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_RMSK)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_IN)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                                    0xffff
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                                       0x0

#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00023034)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023034)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023034)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_RMSK                                                        0xff
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_ADDR, HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_RMSK)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_ADDR, m)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_ADDR,v)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_ADDR,m,v,HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_IN)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                                          0xff
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                                           0x0

#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR, HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_RMSK)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_IN)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR, HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_RMSK)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_IN)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_PCNOC_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_RMSK                                                                      0x1
#define HWIO_GCC_PCNOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BCR_ADDR, HWIO_GCC_PCNOC_BCR_RMSK)
#define HWIO_GCC_PCNOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BCR_IN)
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_PCNOC_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00032024)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00032024)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032024)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_RMSK                                                      0xf0008001
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR, HWIO_GCC_PCNOC_DDR_CFG_CBCR_RMSK)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_DDR_CFG_CBCR_IN)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                0x0
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                 0x1
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_RPM_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_RPM_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_AT_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_PCNOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_AT_CBCR_ADDR, HWIO_GCC_PCNOC_AT_CBCR_RMSK)
#define HWIO_GCC_PCNOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_AT_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_AT_CBCR_IN)
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0002702c)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002702c)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002702c)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_ADDR, HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_RMSK)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00027030)
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027030)
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027030)
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_RMSK                                                     0x80000000
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_APSS_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_APSS_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_APSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f

#define HWIO_GCC_PCNOC_USB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00027034)
#define HWIO_GCC_PCNOC_USB_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027034)
#define HWIO_GCC_PCNOC_USB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027034)
#define HWIO_GCC_PCNOC_USB_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_PCNOC_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_USB_CBCR_ADDR, HWIO_GCC_PCNOC_USB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_USB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_USB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_USB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_USB_CBCR_IN)
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_PCNOC_XO_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00027038)
#define HWIO_GCC_PCNOC_XO_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027038)
#define HWIO_GCC_PCNOC_XO_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027038)
#define HWIO_GCC_PCNOC_XO_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_PCNOC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_XO_CBCR_ADDR, HWIO_GCC_PCNOC_XO_CBCR_RMSK)
#define HWIO_GCC_PCNOC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_XO_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_XO_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_XO_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_XO_CBCR_IN)
#define HWIO_GCC_PCNOC_XO_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PCNOC_XO_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_PCNOC_XO_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_PCNOC_XO_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_PCNOC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_PCNOC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_PCNOC_EXTREF_CTL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002703c)
#define HWIO_GCC_PCNOC_EXTREF_CTL_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002703c)
#define HWIO_GCC_PCNOC_EXTREF_CTL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002703c)
#define HWIO_GCC_PCNOC_EXTREF_CTL_RMSK                                                           0x30001
#define HWIO_GCC_PCNOC_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_EXTREF_CTL_ADDR, HWIO_GCC_PCNOC_EXTREF_CTL_RMSK)
#define HWIO_GCC_PCNOC_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_PCNOC_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_PCNOC_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_EXTREF_CTL_ADDR,m,v,HWIO_GCC_PCNOC_EXTREF_CTL_IN)
#define HWIO_GCC_PCNOC_EXTREF_CTL_DIVIDE_BMSK                                                    0x30000
#define HWIO_GCC_PCNOC_EXTREF_CTL_DIVIDE_SHFT                                                       0x10
#define HWIO_GCC_PCNOC_EXTREF_CTL_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PCNOC_EXTREF_CTL_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_PCNOC_EXTREF_CTL_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PCNOC_EXTREF_CTL_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK                                                   0xf0008001
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                          0x70000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                0x1c
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                  0x8000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                     0xf
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                             0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                              0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_IMEM_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_RMSK                                                                       0x1
#define HWIO_GCC_IMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, HWIO_GCC_IMEM_BCR_RMSK)
#define HWIO_GCC_IMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, m)
#define HWIO_GCC_IMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_BCR_ADDR,v)
#define HWIO_GCC_IMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_BCR_ADDR,m,v,HWIO_GCC_IMEM_BCR_IN)
#define HWIO_GCC_IMEM_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_IMEM_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_IMEM_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_IMEM_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                           0xf000fff0
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, HWIO_GCC_IMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                       0xf0008001
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                  0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                        0xf0008001
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK                                                    0x80000003
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_DISABLE_FVAL                                            0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_ENABLE_FVAL                                             0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00049008)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00049008)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049008)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_RMSK                                                      0xf0008001
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6SS_AXIS_CBCR_ADDR, HWIO_GCC_MSS_Q6SS_AXIS_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6SS_AXIS_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6SS_AXIS_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6SS_AXIS_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6SS_AXIS_CBCR_IN)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                0x0
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                 0x1
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0004900c)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004900c)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004900c)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_RMSK                                                            0x7
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_ADDR, HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_RMSK)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_ADDR, m)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_ADDR,v)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_ADDR,m,v,HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_IN)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_MUX_SEL_BMSK                                                    0x4
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_MUX_SEL_SHFT                                                    0x2
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_CLK_DIV_BMSK                                                    0x3
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_CLK_DIV_SHFT                                                    0x0

#define HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_RMSK                                                        0xf0008001
#define HWIO_GCC_RPM_CFG_XPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR, HWIO_GCC_RPM_CFG_XPU_CBCR_RMSK)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR, m)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR,v)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR,m,v,HWIO_GCC_RPM_CFG_XPU_CBCR_IN)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                  0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                   0x1
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_QDSS_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00029000)
#define HWIO_GCC_QDSS_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029000)
#define HWIO_GCC_QDSS_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029000)
#define HWIO_GCC_QDSS_BCR_RMSK                                                                       0x1
#define HWIO_GCC_QDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, HWIO_GCC_QDSS_BCR_RMSK)
#define HWIO_GCC_QDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, m)
#define HWIO_GCC_QDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_BCR_ADDR,v)
#define HWIO_GCC_QDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_BCR_ADDR,m,v,HWIO_GCC_QDSS_BCR_IN)
#define HWIO_GCC_QDSS_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_QDSS_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_QDSS_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_QDSS_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                       0xf0008000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                  0x1

#define HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_QDSS_AT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_SHFT                                                        0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                  0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                  0x1
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                  0x2
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                  0x3
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                  0x4
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                  0x5
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                  0x6
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                  0x7
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_SHFT                                                       0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                  0x1
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                0x2
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                  0x3
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                0x4
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                  0x5
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                0x6
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                  0x7
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                  0x9
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                0xa
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                  0xb
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                0xc
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                  0xd
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                0xe
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                  0xf
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                               0x10
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                 0x11
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                               0x12
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                0x13
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                              0x14
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                0x15
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                              0x16
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                0x17
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                              0x18
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                0x19
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                              0x1a
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                0x1b
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                              0x1c
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                0x1d
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                              0x1e
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                0x1f

#define HWIO_GCC_QDSS_AT_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_RMSK                                                            0x80007ff1
#define HWIO_GCC_QDSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, HWIO_GCC_QDSS_AT_CBCR_RMSK)
#define HWIO_GCC_QDSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_AT_CBCR_IN)
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_QDSS_STM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, HWIO_GCC_QDSS_STM_CBCR_RMSK)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_SHFT                                                0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC0_FVAL                                          0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC1_FVAL                                          0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC2_FVAL                                          0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC3_FVAL                                          0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC4_FVAL                                          0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC5_FVAL                                          0x5
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC6_FVAL                                          0x6
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC7_FVAL                                          0x7
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_SHFT                                               0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                        0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV1_FVAL                                          0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                        0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV2_FVAL                                          0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                        0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV3_FVAL                                          0x5
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                        0x6
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV4_FVAL                                          0x7
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                        0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV5_FVAL                                          0x9
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                        0xa
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV6_FVAL                                          0xb
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                        0xc
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV7_FVAL                                          0xd
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                        0xe
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV8_FVAL                                          0xf
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                       0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV9_FVAL                                         0x11
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                       0x12
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV10_FVAL                                        0x13
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                      0x14
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV11_FVAL                                        0x15
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                      0x16
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV12_FVAL                                        0x17
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                      0x18
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV13_FVAL                                        0x19
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                      0x1a
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV14_FVAL                                        0x1b
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                      0x1c
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV15_FVAL                                        0x1d
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                      0x1e
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV16_FVAL                                        0x1f

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00029064)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029064)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029064)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_RMSK                                                 0x80000013
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ADDR, HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_UPDATE_SHFT                                                 0x0
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_UPDATE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_UPDATE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00029068)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029068)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029068)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_RMSK                                                      0x71f
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_ADDR, HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                           0x0
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                           0x1
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                           0x2
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                           0x3
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                           0x4
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                           0x5
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                           0x6
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                           0x7
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_SHFT                                                0x0
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                         0x0
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                           0x1
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                         0x2
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                           0x3
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                         0x4
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                           0x5
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                         0x6
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                           0x7
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                         0x8
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                           0x9
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                         0xa
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                           0xb
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                         0xc
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                           0xd
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                         0xe
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                           0xf
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                        0x10
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                          0x11
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                        0x12
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                         0x13
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                       0x14
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                         0x15
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                       0x16
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                         0x17
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                       0x18
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                         0x19
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                       0x1a
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                         0x1b
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                       0x1c
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                         0x1d
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                       0x1e
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                         0x1f

#define HWIO_GCC_QDSS_TSCTR_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_QDSS_TSCTR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, HWIO_GCC_QDSS_DAP_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00029090)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029090)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029090)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TRIG_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRIG_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRIG_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRIG_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_UPDATE_SHFT                                                      0x0
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_UPDATE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_UPDATE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00029094)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029094)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029094)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TRIG_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRIG_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRIG_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRIG_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                0x0
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                0x1
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                0x2
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                0x3
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                0x4
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                0x5
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                0x6
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                0x7
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_SHFT                                                     0x0
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                              0x0
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                0x1
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                              0x2
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                0x3
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                              0x4
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                0x5
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                              0x6
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                0x7
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                              0x8
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                0x9
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                              0xa
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                0xb
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                              0xc
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                0xd
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                              0xe
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                0xf
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                             0x10
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV9_FVAL                                               0x11
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                             0x12
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV10_FVAL                                              0x13
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                            0x14
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV11_FVAL                                              0x15
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                            0x16
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV12_FVAL                                              0x17
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                            0x18
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV13_FVAL                                              0x19
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                            0x1a
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV14_FVAL                                              0x1b
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                            0x1c
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV15_FVAL                                              0x1d
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                            0x1e
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_DIV16_FVAL                                              0x1f

#define HWIO_GCC_QDSS_TRIG_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00029098)
#define HWIO_GCC_QDSS_TRIG_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029098)
#define HWIO_GCC_QDSS_TRIG_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029098)
#define HWIO_GCC_QDSS_TRIG_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_QDSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CBCR_ADDR, HWIO_GCC_QDSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRIG_CBCR_IN)
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_QPIC_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f000)
#define HWIO_GCC_QPIC_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f000)
#define HWIO_GCC_QPIC_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f000)
#define HWIO_GCC_QPIC_BCR_RMSK                                                                       0x1
#define HWIO_GCC_QPIC_BCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_BCR_ADDR, HWIO_GCC_QPIC_BCR_RMSK)
#define HWIO_GCC_QPIC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_BCR_ADDR, m)
#define HWIO_GCC_QPIC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_BCR_ADDR,v)
#define HWIO_GCC_QPIC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_BCR_ADDR,m,v,HWIO_GCC_QPIC_BCR_IN)
#define HWIO_GCC_QPIC_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_QPIC_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_QPIC_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_QPIC_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_QPIC_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f004)
#define HWIO_GCC_QPIC_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f004)
#define HWIO_GCC_QPIC_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f004)
#define HWIO_GCC_QPIC_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_QPIC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_CMD_RCGR_ADDR, HWIO_GCC_QPIC_CMD_RCGR_RMSK)
#define HWIO_GCC_QPIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_QPIC_CMD_RCGR_IN)
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_M_BMSK                                                         0x40
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_M_SHFT                                                          0x6
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_N_BMSK                                                         0x20
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_N_SHFT                                                          0x5
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_QPIC_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f008)
#define HWIO_GCC_QPIC_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f008)
#define HWIO_GCC_QPIC_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f008)
#define HWIO_GCC_QPIC_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_QPIC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_CFG_RCGR_ADDR, HWIO_GCC_QPIC_CFG_RCGR_RMSK)
#define HWIO_GCC_QPIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_QPIC_CFG_RCGR_IN)
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_SWALLOW_FVAL                                                     0x1
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                   0x2
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                 0x3
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_QPIC_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f00c)
#define HWIO_GCC_QPIC_M_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f00c)
#define HWIO_GCC_QPIC_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f00c)
#define HWIO_GCC_QPIC_M_RMSK                                                                        0xff
#define HWIO_GCC_QPIC_M_IN          \
        in_dword_masked(HWIO_GCC_QPIC_M_ADDR, HWIO_GCC_QPIC_M_RMSK)
#define HWIO_GCC_QPIC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_M_ADDR, m)
#define HWIO_GCC_QPIC_M_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_M_ADDR,v)
#define HWIO_GCC_QPIC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_M_ADDR,m,v,HWIO_GCC_QPIC_M_IN)
#define HWIO_GCC_QPIC_M_M_BMSK                                                                      0xff
#define HWIO_GCC_QPIC_M_M_SHFT                                                                       0x0

#define HWIO_GCC_QPIC_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f010)
#define HWIO_GCC_QPIC_N_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f010)
#define HWIO_GCC_QPIC_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f010)
#define HWIO_GCC_QPIC_N_RMSK                                                                        0xff
#define HWIO_GCC_QPIC_N_IN          \
        in_dword_masked(HWIO_GCC_QPIC_N_ADDR, HWIO_GCC_QPIC_N_RMSK)
#define HWIO_GCC_QPIC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_N_ADDR, m)
#define HWIO_GCC_QPIC_N_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_N_ADDR,v)
#define HWIO_GCC_QPIC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_N_ADDR,m,v,HWIO_GCC_QPIC_N_IN)
#define HWIO_GCC_QPIC_N_NOT_N_MINUS_M_BMSK                                                          0xff
#define HWIO_GCC_QPIC_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_GCC_QPIC_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f014)
#define HWIO_GCC_QPIC_D_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f014)
#define HWIO_GCC_QPIC_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f014)
#define HWIO_GCC_QPIC_D_RMSK                                                                        0xff
#define HWIO_GCC_QPIC_D_IN          \
        in_dword_masked(HWIO_GCC_QPIC_D_ADDR, HWIO_GCC_QPIC_D_RMSK)
#define HWIO_GCC_QPIC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_D_ADDR, m)
#define HWIO_GCC_QPIC_D_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_D_ADDR,v)
#define HWIO_GCC_QPIC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_D_ADDR,m,v,HWIO_GCC_QPIC_D_IN)
#define HWIO_GCC_QPIC_D_NOT_2D_BMSK                                                                 0xff
#define HWIO_GCC_QPIC_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_GCC_QPIC_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f018)
#define HWIO_GCC_QPIC_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f018)
#define HWIO_GCC_QPIC_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f018)
#define HWIO_GCC_QPIC_CBCR_RMSK                                                               0x80007ff1
#define HWIO_GCC_QPIC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_CBCR_ADDR, HWIO_GCC_QPIC_CBCR_RMSK)
#define HWIO_GCC_QPIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CBCR_ADDR,m,v,HWIO_GCC_QPIC_CBCR_IN)
#define HWIO_GCC_QPIC_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QPIC_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_QPIC_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_QPIC_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_QPIC_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_QPIC_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_QPIC_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f01c)
#define HWIO_GCC_QPIC_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f01c)
#define HWIO_GCC_QPIC_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f01c)
#define HWIO_GCC_QPIC_AHB_CBCR_RMSK                                                           0xf000fff3
#define HWIO_GCC_QPIC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_AHB_CBCR_ADDR, HWIO_GCC_QPIC_AHB_CBCR_RMSK)
#define HWIO_GCC_QPIC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_AHB_CBCR_ADDR,m,v,HWIO_GCC_QPIC_AHB_CBCR_IN)
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f020)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f020)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f020)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_QPIC_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR, HWIO_GCC_QPIC_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_QPIC_SYSTEM_CBCR_IN)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_QPIC_IO_MACRO_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f024)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f024)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f024)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_CBCR_ADDR, HWIO_GCC_QPIC_IO_MACRO_CBCR_RMSK)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_CBCR_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_CBCR_IN)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f028)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f028)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f028)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ADDR, HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_RMSK)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_IN)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_M_BMSK                                                0x40
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_M_SHFT                                                 0x6
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_N_BMSK                                                0x20
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_N_SHFT                                                 0x5
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f02c)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f02c)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f02c)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_RMSK                                                      0x371f
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_ADDR, HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_RMSK)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_IN)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_MODE_BYPASS_FVAL                                             0x0
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_MODE_SWALLOW_FVAL                                            0x1
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                          0x2
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                        0x3
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_GCC_QPIC_IO_MACRO_M_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f030)
#define HWIO_GCC_QPIC_IO_MACRO_M_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f030)
#define HWIO_GCC_QPIC_IO_MACRO_M_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f030)
#define HWIO_GCC_QPIC_IO_MACRO_M_RMSK                                                               0xff
#define HWIO_GCC_QPIC_IO_MACRO_M_IN          \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_M_ADDR, HWIO_GCC_QPIC_IO_MACRO_M_RMSK)
#define HWIO_GCC_QPIC_IO_MACRO_M_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_M_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_M_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_M_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_M_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_M_IN)
#define HWIO_GCC_QPIC_IO_MACRO_M_M_BMSK                                                             0xff
#define HWIO_GCC_QPIC_IO_MACRO_M_M_SHFT                                                              0x0

#define HWIO_GCC_QPIC_IO_MACRO_N_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f034)
#define HWIO_GCC_QPIC_IO_MACRO_N_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f034)
#define HWIO_GCC_QPIC_IO_MACRO_N_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f034)
#define HWIO_GCC_QPIC_IO_MACRO_N_RMSK                                                               0xff
#define HWIO_GCC_QPIC_IO_MACRO_N_IN          \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_N_ADDR, HWIO_GCC_QPIC_IO_MACRO_N_RMSK)
#define HWIO_GCC_QPIC_IO_MACRO_N_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_N_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_N_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_N_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_N_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_N_IN)
#define HWIO_GCC_QPIC_IO_MACRO_N_NOT_N_MINUS_M_BMSK                                                 0xff
#define HWIO_GCC_QPIC_IO_MACRO_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_GCC_QPIC_IO_MACRO_D_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f038)
#define HWIO_GCC_QPIC_IO_MACRO_D_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f038)
#define HWIO_GCC_QPIC_IO_MACRO_D_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f038)
#define HWIO_GCC_QPIC_IO_MACRO_D_RMSK                                                               0xff
#define HWIO_GCC_QPIC_IO_MACRO_D_IN          \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_D_ADDR, HWIO_GCC_QPIC_IO_MACRO_D_RMSK)
#define HWIO_GCC_QPIC_IO_MACRO_D_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_D_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_D_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_D_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_D_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_D_IN)
#define HWIO_GCC_QPIC_IO_MACRO_D_NOT_2D_BMSK                                                        0xff
#define HWIO_GCC_QPIC_IO_MACRO_D_NOT_2D_SHFT                                                         0x0

#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK                                                      0x80000002
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                              0x1

#define HWIO_GCC_USB_HS_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_RMSK                                                                     0x1
#define HWIO_GCC_USB_HS_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, HWIO_GCC_USB_HS_BCR_RMSK)
#define HWIO_GCC_USB_HS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_BCR_ADDR,m,v,HWIO_GCC_USB_HS_BCR_IN)
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK                                                      0xf000fff1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CBCR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                 0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                           0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                            0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                          0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                           0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK0_FVAL                                               0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK1_FVAL                                               0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK2_FVAL                                               0x2
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK3_FVAL                                               0x3
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK4_FVAL                                               0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK5_FVAL                                               0x5
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK6_FVAL                                               0x6
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK7_FVAL                                               0x7
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK8_FVAL                                               0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK9_FVAL                                               0x9
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK10_FVAL                                              0xa
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK11_FVAL                                              0xb
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK12_FVAL                                              0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK13_FVAL                                              0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK14_FVAL                                              0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK15_FVAL                                              0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK0_FVAL                                                0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK1_FVAL                                                0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK2_FVAL                                                0x2
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK3_FVAL                                                0x3
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK4_FVAL                                                0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK5_FVAL                                                0x5
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK6_FVAL                                                0x6
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK7_FVAL                                                0x7
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK8_FVAL                                                0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK9_FVAL                                                0x9
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK10_FVAL                                               0xa
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK11_FVAL                                               0xb
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK12_FVAL                                               0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK13_FVAL                                               0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK14_FVAL                                               0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK15_FVAL                                               0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00041030)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041030)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041030)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_RMSK                                                 0xf0008001
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR, HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_IN)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                        0x70000000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                              0x1c
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                0x8000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                   0xf
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                           0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                            0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_PHYS                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK                                           0x80000001
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                       0x0
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_DISABLE_FVAL                               0x0
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_ENABLE_FVAL                                0x1

#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK                                                  0x80000013
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK                                                       0x71f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_GCC_USB2A_PHY_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_RMSK                                                                  0x1
#define HWIO_GCC_USB2A_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, HWIO_GCC_USB2A_PHY_BCR_RMSK)
#define HWIO_GCC_USB2A_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_BCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_BCR_IN)
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00041034)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041034)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041034)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_RMSK                                                           0x1
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR, HWIO_GCC_USB2_HS_PHY_ONLY_BCR_RMSK)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR, m)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR,v)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR,m,v,HWIO_GCC_USB2_HS_PHY_ONLY_BCR_IN)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00041038)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041038)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041038)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_RMSK                                                         0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR, HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_RMSK)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR,m,v,HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_IN)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_QUSB2_PHY_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004103c)
#define HWIO_GCC_QUSB2_PHY_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004103c)
#define HWIO_GCC_QUSB2_PHY_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004103c)
#define HWIO_GCC_QUSB2_PHY_BCR_RMSK                                                                  0x1
#define HWIO_GCC_QUSB2_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_QUSB2_PHY_BCR_ADDR, HWIO_GCC_QUSB2_PHY_BCR_RMSK)
#define HWIO_GCC_QUSB2_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUSB2_PHY_BCR_ADDR, m)
#define HWIO_GCC_QUSB2_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QUSB2_PHY_BCR_ADDR,v)
#define HWIO_GCC_QUSB2_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUSB2_PHY_BCR_ADDR,m,v,HWIO_GCC_QUSB2_PHY_BCR_IN)
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_RMSK                                                                      0x1
#define HWIO_GCC_BLSP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, HWIO_GCC_BLSP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_BCR_IN)
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK                                                        0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                                      0x1f

#define HWIO_GCC_BLSP1_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_RMSK                                                          0xf000fff0
#define HWIO_GCC_BLSP1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, HWIO_GCC_BLSP1_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_AHB_CBCR_IN)
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                  0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                   0xf

#define HWIO_GCC_BLSP1_QUP1_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_RMSK                                                                 0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, HWIO_GCC_BLSP1_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_BCR_IN)
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                                        0x0
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK                                            0x80000013
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                 0x71f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                    0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                    0x6
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                    0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                      0x9
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                    0xa
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                      0xb
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                    0xc
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                      0xd
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                    0xe
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                      0xf
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                   0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                     0x11
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                   0x12
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                    0x13
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                  0x14
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                    0x15
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                  0x16
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                    0x17
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                  0x18
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                    0x19
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                  0x1a
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                    0x1b
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                  0x1c
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                    0x1d
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                  0x1e
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                    0x1f

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK                                            0x80000013
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                 0x71f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                    0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                    0x6
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                    0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                      0x9
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                    0xa
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                      0xb
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                    0xc
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                      0xd
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                    0xe
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                      0xf
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                   0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                     0x11
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                   0x12
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                    0x13
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                  0x14
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                    0x15
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                  0x16
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                    0x17
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                  0x18
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                    0x19
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                  0x1a
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                    0x1b
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                  0x1c
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                    0x1d
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                  0x1e
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                    0x1f

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK                                            0x80000013
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                 0x71f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                    0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                    0x6
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                    0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                      0x9
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                    0xa
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                      0xb
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                    0xc
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                      0xd
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                    0xe
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                      0xf
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                   0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                     0x11
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                   0x12
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                    0x13
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                  0x14
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                    0x15
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                  0x16
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                    0x17
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                  0x18
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                    0x19
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                  0x1a
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                    0x1b
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                  0x1c
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                    0x1d
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                  0x1e
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                    0x1f

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK                                            0x80000013
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                 0x71f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                    0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                    0x6
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                    0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                      0x9
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                    0xa
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                      0xb
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                    0xc
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                      0xd
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                    0xe
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                      0xf
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                   0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                     0x11
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                   0x12
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                    0x13
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                  0x14
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                    0x15
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                  0x16
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                    0x17
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                  0x18
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                    0x19
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                  0x1a
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                    0x1b
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                  0x1c
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                    0x1d
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                  0x1e
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                    0x1f

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK                                            0x800000f3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                          0x80
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                           0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                          0x40
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                           0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                          0x20
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                           0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                0x371f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                           0x3000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                              0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                  0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                    0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                    0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                    0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                      0x9
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                    0xa
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                      0xb
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                    0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                      0xd
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                    0xe
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                      0xf
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                   0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                     0x11
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                   0x12
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                    0x13
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                  0x14
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                    0x15
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                  0x16
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                    0x17
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                  0x18
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                    0x19
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                  0x1a
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                    0x1b
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                  0x1c
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                    0x1d
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                  0x1e
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                    0x1f

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_BMSK                                                       0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                  0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART1_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_RMSK                                                                0x1
#define HWIO_GCC_BLSP1_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, HWIO_GCC_BLSP1_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_BCR_IN)
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                             0x40
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                              0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                             0x20
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                              0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                               0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                       0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                     0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                         0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                         0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                         0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                         0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                              0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                       0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                       0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                         0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                       0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                         0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                       0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                         0x9
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                       0xa
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                         0xb
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                       0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                         0xd
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                       0xe
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                         0xf
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                      0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                        0x11
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                      0x12
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                       0x13
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                     0x14
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                       0x15
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                     0x16
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                       0x17
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                     0x18
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                       0x19
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                     0x1a
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                       0x1b
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                     0x1c
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                       0x1d
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                     0x1e
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                       0x1f

#define HWIO_GCC_BLSP1_UART1_APPS_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, HWIO_GCC_BLSP1_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_BMSK                                                        0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART1_APPS_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, HWIO_GCC_BLSP1_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART1_APPS_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, HWIO_GCC_BLSP1_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_BMSK                                                   0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_QUP2_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_RMSK                                                                 0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, HWIO_GCC_BLSP1_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_BCR_IN)
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                                        0x0
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK                                            0x800000f3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                          0x80
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                           0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                          0x40
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                           0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                          0x20
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                           0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                0x371f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                           0x3000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                              0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                  0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                    0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                    0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                    0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                      0x9
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                    0xa
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                      0xb
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                    0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                      0xd
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                    0xe
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                      0xf
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                   0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                     0x11
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                   0x12
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                    0x13
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                  0x14
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                    0x15
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                  0x16
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                    0x17
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                  0x18
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                    0x19
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                  0x1a
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                    0x1b
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                  0x1c
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                    0x1d
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                  0x1e
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                    0x1f

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_BMSK                                                       0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                  0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART2_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_RMSK                                                                0x1
#define HWIO_GCC_BLSP1_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, HWIO_GCC_BLSP1_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_BCR_IN)
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                             0x40
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                              0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                             0x20
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                              0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                               0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                       0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                     0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                         0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                         0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                         0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                         0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                              0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                       0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                       0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                         0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                       0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                         0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                       0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                         0x9
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                       0xa
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                         0xb
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                       0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                         0xd
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                       0xe
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                         0xf
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                      0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                        0x11
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                      0x12
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                       0x13
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                     0x14
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                       0x15
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                     0x16
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                       0x17
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                     0x18
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                       0x19
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                     0x1a
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                       0x1b
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                     0x1c
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                       0x1d
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                     0x1e
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                       0x1f

#define HWIO_GCC_BLSP1_UART2_APPS_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, HWIO_GCC_BLSP1_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_BMSK                                                        0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART2_APPS_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, HWIO_GCC_BLSP1_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART2_APPS_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, HWIO_GCC_BLSP1_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_BMSK                                                   0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_QUP3_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_RMSK                                                                 0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, HWIO_GCC_BLSP1_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_BCR_IN)
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                                        0x0
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK                                            0x800000f3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                          0x80
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                           0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                          0x40
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                           0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                          0x20
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                           0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                0x371f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                           0x3000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                              0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                  0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                    0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                    0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                    0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                      0x9
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                    0xa
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                      0xb
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                    0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                      0xd
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                    0xe
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                      0xf
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                   0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                     0x11
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                   0x12
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                    0x13
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                  0x14
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                    0x15
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                  0x16
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                    0x17
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                  0x18
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                    0x19
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                  0x1a
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                    0x1b
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                  0x1c
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                    0x1d
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                  0x1e
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                    0x1f

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_BMSK                                                       0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                  0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART3_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00004038)
#define HWIO_GCC_BLSP1_UART3_BCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004038)
#define HWIO_GCC_BLSP1_UART3_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004038)
#define HWIO_GCC_BLSP1_UART3_BCR_RMSK                                                                0x1
#define HWIO_GCC_BLSP1_UART3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, HWIO_GCC_BLSP1_UART3_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_BCR_IN)
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000403c)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000403c)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000403c)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00004040)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004040)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004040)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00004044)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004044)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004044)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_BMSK                                             0x40
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_SHFT                                              0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_BMSK                                             0x20
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_SHFT                                              0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_SHFT                                               0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00004048)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004048)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004048)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                       0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                     0x3
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                         0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                         0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                         0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                         0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_SHFT                                              0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                       0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                       0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                         0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                       0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                         0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                       0x8
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                         0x9
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                       0xa
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                         0xb
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                       0xc
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                         0xd
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                       0xe
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                         0xf
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                      0x10
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                        0x11
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                      0x12
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                       0x13
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                     0x14
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                       0x15
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                     0x16
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                       0x17
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                     0x18
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                       0x19
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                     0x1a
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                       0x1b
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                     0x1c
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                       0x1d
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                     0x1e
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                       0x1f

#define HWIO_GCC_BLSP1_UART3_APPS_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000404c)
#define HWIO_GCC_BLSP1_UART3_APPS_M_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000404c)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000404c)
#define HWIO_GCC_BLSP1_UART3_APPS_M_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, HWIO_GCC_BLSP1_UART3_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_BMSK                                                        0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART3_APPS_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00004050)
#define HWIO_GCC_BLSP1_UART3_APPS_N_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004050)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004050)
#define HWIO_GCC_BLSP1_UART3_APPS_N_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, HWIO_GCC_BLSP1_UART3_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_N_NOT_N_MINUS_M_BMSK                                            0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART3_APPS_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00004054)
#define HWIO_GCC_BLSP1_UART3_APPS_D_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004054)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004054)
#define HWIO_GCC_BLSP1_UART3_APPS_D_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, HWIO_GCC_BLSP1_UART3_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_D_NOT_2D_BMSK                                                   0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_QUP4_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_RMSK                                                                 0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, HWIO_GCC_BLSP1_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_BCR_IN)
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_SHFT                                                        0x0
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK                                            0x800000f3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                          0x80
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                           0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                          0x40
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                           0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                          0x20
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                           0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                0x371f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                           0x3000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                              0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                  0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                    0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                    0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                    0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                      0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                    0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                      0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                    0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                      0x9
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                    0xa
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                      0xb
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                    0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                      0xd
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                    0xe
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                      0xf
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                   0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                     0x11
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                   0x12
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                    0x13
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                  0x14
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                    0x15
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                  0x16
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                    0x17
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                  0x18
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                    0x19
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                  0x1a
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                    0x1b
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                  0x1c
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                    0x1d
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                  0x1e
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                    0x1f

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_BMSK                                                       0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                  0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART4_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00005038)
#define HWIO_GCC_BLSP1_UART4_BCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005038)
#define HWIO_GCC_BLSP1_UART4_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005038)
#define HWIO_GCC_BLSP1_UART4_BCR_RMSK                                                                0x1
#define HWIO_GCC_BLSP1_UART4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, HWIO_GCC_BLSP1_UART4_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_BCR_IN)
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000503c)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000503c)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00005040)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005040)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005040)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00005044)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005044)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005044)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_BMSK                                             0x40
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_SHFT                                              0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_BMSK                                             0x20
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_SHFT                                              0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_SHFT                                               0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00005048)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005048)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005048)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                       0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                     0x3
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                         0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                         0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                         0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                         0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_SHFT                                              0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                       0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                       0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                       0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                         0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                       0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                         0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                       0x8
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                         0x9
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                       0xa
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                         0xb
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                       0xc
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                         0xd
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                       0xe
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                         0xf
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                      0x10
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                        0x11
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                      0x12
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                       0x13
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                     0x14
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                       0x15
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                     0x16
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                       0x17
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                     0x18
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                       0x19
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                     0x1a
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                       0x1b
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                     0x1c
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                       0x1d
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                     0x1e
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                       0x1f

#define HWIO_GCC_BLSP1_UART4_APPS_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000504c)
#define HWIO_GCC_BLSP1_UART4_APPS_M_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000504c)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000504c)
#define HWIO_GCC_BLSP1_UART4_APPS_M_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, HWIO_GCC_BLSP1_UART4_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_BMSK                                                        0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART4_APPS_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00005050)
#define HWIO_GCC_BLSP1_UART4_APPS_N_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005050)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005050)
#define HWIO_GCC_BLSP1_UART4_APPS_N_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, HWIO_GCC_BLSP1_UART4_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_N_NOT_N_MINUS_M_BMSK                                            0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART4_APPS_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00005054)
#define HWIO_GCC_BLSP1_UART4_APPS_D_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005054)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005054)
#define HWIO_GCC_BLSP1_UART4_APPS_D_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, HWIO_GCC_BLSP1_UART4_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_D_NOT_2D_BMSK                                                   0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK                                                  0x80000013
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK                                                        0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_RMSK                                                   0xf0008001
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                          0x70000000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                0x1c
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                  0x8000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                     0xf
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                             0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                              0x1
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_PDM_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00044000)
#define HWIO_GCC_PDM_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044000)
#define HWIO_GCC_PDM_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044000)
#define HWIO_GCC_PDM_BCR_RMSK                                                                        0x1
#define HWIO_GCC_PDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, HWIO_GCC_PDM_BCR_RMSK)
#define HWIO_GCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, m)
#define HWIO_GCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_BCR_ADDR,v)
#define HWIO_GCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_BCR_ADDR,m,v,HWIO_GCC_PDM_BCR_IN)
#define HWIO_GCC_PDM_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_PDM_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_PDM_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_PDM_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, HWIO_GCC_PDM_AHB_CBCR_RMSK)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                            0x80030001
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, HWIO_GCC_PDM_XO4_CBCR_RMSK)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_BMSK                                                       0x30000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_SHFT                                                          0x10
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_PDM2_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, HWIO_GCC_PDM2_CBCR_RMSK)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_PDM2_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_PDM2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, HWIO_GCC_PDM2_CMD_RCGR_RMSK)
#define HWIO_GCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CMD_RCGR_IN)
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_PDM2_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_PDM2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, HWIO_GCC_PDM2_CFG_RCGR_RMSK)
#define HWIO_GCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CFG_RCGR_IN)
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_PWM0_XO512_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00044018)
#define HWIO_GCC_PWM0_XO512_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044018)
#define HWIO_GCC_PWM0_XO512_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044018)
#define HWIO_GCC_PWM0_XO512_CBCR_RMSK                                                         0x81ff0001
#define HWIO_GCC_PWM0_XO512_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PWM0_XO512_CBCR_ADDR, HWIO_GCC_PWM0_XO512_CBCR_RMSK)
#define HWIO_GCC_PWM0_XO512_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PWM0_XO512_CBCR_ADDR, m)
#define HWIO_GCC_PWM0_XO512_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PWM0_XO512_CBCR_ADDR,v)
#define HWIO_GCC_PWM0_XO512_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PWM0_XO512_CBCR_ADDR,m,v,HWIO_GCC_PWM0_XO512_CBCR_IN)
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_DIV_BMSK                                                  0x1ff0000
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_DIV_SHFT                                                       0x10
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_PRNG_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00013000)
#define HWIO_GCC_PRNG_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013000)
#define HWIO_GCC_PRNG_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013000)
#define HWIO_GCC_PRNG_BCR_RMSK                                                                       0x1
#define HWIO_GCC_PRNG_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, HWIO_GCC_PRNG_BCR_RMSK)
#define HWIO_GCC_PRNG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, m)
#define HWIO_GCC_PRNG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_BCR_ADDR,v)
#define HWIO_GCC_PRNG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_BCR_ADDR,m,v,HWIO_GCC_PRNG_BCR_IN)
#define HWIO_GCC_PRNG_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_PRNG_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_PRNG_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_PRNG_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_PRNG_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00013020)
#define HWIO_GCC_PRNG_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013020)
#define HWIO_GCC_PRNG_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013020)
#define HWIO_GCC_PRNG_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_PRNG_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_CMD_RCGR_ADDR, HWIO_GCC_PRNG_CMD_RCGR_RMSK)
#define HWIO_GCC_PRNG_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PRNG_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PRNG_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_CMD_RCGR_ADDR,m,v,HWIO_GCC_PRNG_CMD_RCGR_IN)
#define HWIO_GCC_PRNG_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PRNG_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PRNG_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_PRNG_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_PRNG_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_PRNG_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_PRNG_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PRNG_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_PRNG_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_PRNG_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_PRNG_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_PRNG_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_PRNG_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00013024)
#define HWIO_GCC_PRNG_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013024)
#define HWIO_GCC_PRNG_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013024)
#define HWIO_GCC_PRNG_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_PRNG_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_CFG_RCGR_ADDR, HWIO_GCC_PRNG_CFG_RCGR_RMSK)
#define HWIO_GCC_PRNG_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PRNG_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PRNG_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_CFG_RCGR_ADDR,m,v,HWIO_GCC_PRNG_CFG_RCGR_IN)
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00013028)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013028)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013028)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_RMSK                                                    0xf0008001
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_ADDR, HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                           0x70000000
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                 0x1c
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                   0x8000
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                      0xf
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                              0x0
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                               0x1
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_TCSR_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00028000)
#define HWIO_GCC_TCSR_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00028000)
#define HWIO_GCC_TCSR_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028000)
#define HWIO_GCC_TCSR_BCR_RMSK                                                                       0x1
#define HWIO_GCC_TCSR_BCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, HWIO_GCC_TCSR_BCR_RMSK)
#define HWIO_GCC_TCSR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, m)
#define HWIO_GCC_TCSR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_BCR_ADDR,v)
#define HWIO_GCC_TCSR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_BCR_ADDR,m,v,HWIO_GCC_TCSR_BCR_IN)
#define HWIO_GCC_TCSR_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_TCSR_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_TCSR_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_TCSR_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, HWIO_GCC_TCSR_AHB_CBCR_RMSK)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BOOT_ROM_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BOOT_ROM_BCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, HWIO_GCC_BOOT_ROM_BCR_RMSK)
#define HWIO_GCC_BOOT_ROM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_BCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_BCR_IN)
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                       0xf000fff0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                  0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                            0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                             0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                           0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                            0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                0x5
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                0x6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                0x7
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                0x9
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                               0xa
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                               0xb
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                               0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                               0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                               0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                               0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                 0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                 0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                 0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                 0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                 0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                 0x5
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                 0x6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                 0x7
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                 0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                 0x9
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                0xa
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                0xb
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                0xf

#define HWIO_GCC_MSG_RAM_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_RMSK                                                                    0x1
#define HWIO_GCC_MSG_RAM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, HWIO_GCC_MSG_RAM_BCR_RMSK)
#define HWIO_GCC_MSG_RAM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_BCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_BCR_ADDR,m,v,HWIO_GCC_MSG_RAM_BCR_IN)
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK                                                        0xf000fff0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSG_RAM_AHB_CBCR_IN)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                 0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                 0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                 0x2
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                 0x3
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                 0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                 0x5
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                 0x6
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                 0x7
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                 0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                 0x9
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                0xa
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                0xb
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                  0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                  0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                  0x2
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                  0x3
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                  0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                  0x5
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                  0x6
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                  0x7
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                  0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                  0x9
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                 0xa
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                 0xb
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                 0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                 0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                 0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                 0xf

#define HWIO_GCC_TLMM_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00034000)
#define HWIO_GCC_TLMM_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00034000)
#define HWIO_GCC_TLMM_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034000)
#define HWIO_GCC_TLMM_BCR_RMSK                                                                       0x1
#define HWIO_GCC_TLMM_BCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, HWIO_GCC_TLMM_BCR_RMSK)
#define HWIO_GCC_TLMM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, m)
#define HWIO_GCC_TLMM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_BCR_ADDR,v)
#define HWIO_GCC_TLMM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_BCR_ADDR,m,v,HWIO_GCC_TLMM_BCR_IN)
#define HWIO_GCC_TLMM_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_TLMM_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_TLMM_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_TLMM_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_TLMM_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_RMSK                                                           0xf0008000
#define HWIO_GCC_TLMM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, HWIO_GCC_TLMM_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1

#define HWIO_GCC_TLMM_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                               0x80000000
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, HWIO_GCC_TLMM_CBCR_RMSK)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                             0x1f

#define HWIO_GCC_MPM_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c000)
#define HWIO_GCC_MPM_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002c000)
#define HWIO_GCC_MPM_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c000)
#define HWIO_GCC_MPM_BCR_RMSK                                                                        0x1
#define HWIO_GCC_MPM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, HWIO_GCC_MPM_BCR_RMSK)
#define HWIO_GCC_MPM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, m)
#define HWIO_GCC_MPM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_BCR_ADDR,v)
#define HWIO_GCC_MPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_BCR_ADDR,m,v,HWIO_GCC_MPM_BCR_IN)
#define HWIO_GCC_MPM_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_MPM_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_MPM_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_MPM_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_MPM_MISC_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c004)
#define HWIO_GCC_MPM_MISC_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002c004)
#define HWIO_GCC_MPM_MISC_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c004)
#define HWIO_GCC_MPM_MISC_RMSK                                                                       0x7
#define HWIO_GCC_MPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, HWIO_GCC_MPM_MISC_RMSK)
#define HWIO_GCC_MPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, m)
#define HWIO_GCC_MPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MPM_MISC_ADDR,v)
#define HWIO_GCC_MPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_MISC_ADDR,m,v,HWIO_GCC_MPM_MISC_IN)
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_BMSK                                                     0x4
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_SHFT                                                     0x2
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_DISABLE_FVAL                                             0x0
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_ENABLE_FVAL                                              0x1
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_BMSK                                                         0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_SHFT                                                         0x1
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_BMSK                                                        0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_SHFT                                                        0x0
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_MPM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_RMSK                                                            0xf0008000
#define HWIO_GCC_MPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, HWIO_GCC_MPM_AHB_CBCR_RMSK)
#define HWIO_GCC_MPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MPM_AHB_CBCR_IN)
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1

#define HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK                                                      0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                    0x1f

#define HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK                                                        0xf000fff0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_BUS_AHB_CBCR_IN)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                  0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                   0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                 0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                 0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                 0x2
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                 0x3
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                 0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                 0x5
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                 0x6
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                 0x7
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                 0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                 0x9
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                0xa
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                0xb
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                  0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                  0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                  0x2
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                  0x3
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                  0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                  0x5
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                  0x6
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                  0x7
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                  0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                  0x9
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                 0xa
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                 0xb
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                 0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                 0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                 0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                 0xf

#define HWIO_GCC_RPM_SLEEP_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_RPM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, HWIO_GCC_RPM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_RPM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_RPM_SLEEP_CBCR_IN)
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_RPM_TIMER_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_RMSK                                                          0x80000003
#define HWIO_GCC_RPM_TIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, HWIO_GCC_RPM_TIMER_CBCR_RMSK)
#define HWIO_GCC_RPM_TIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, m)
#define HWIO_GCC_RPM_TIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR,v)
#define HWIO_GCC_RPM_TIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_TIMER_CBCR_ADDR,m,v,HWIO_GCC_RPM_TIMER_CBCR_IN)
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_RPM_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_RPM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, HWIO_GCC_RPM_CMD_RCGR_RMSK)
#define HWIO_GCC_RPM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CMD_RCGR_ADDR,m,v,HWIO_GCC_RPM_CMD_RCGR_IN)
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_SHFT                                                            0x0
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_RPM_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_RPM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, HWIO_GCC_RPM_CFG_RCGR_RMSK)
#define HWIO_GCC_RPM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_RCGR_ADDR,m,v,HWIO_GCC_RPM_CFG_RCGR_IN)
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                      0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                      0x1
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                      0x2
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                      0x3
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                      0x4
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                      0x5
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                      0x6
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                      0x7
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_SHFT                                                           0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                    0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                      0x1
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                    0x2
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                      0x3
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                    0x4
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                      0x5
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                    0x6
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                      0x7
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                    0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                      0x9
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                    0xa
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                      0xb
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                    0xc
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                      0xd
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                    0xe
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                      0xf
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                   0x10
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                     0x11
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                   0x12
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                    0x13
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                  0x14
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                    0x15
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                  0x16
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                    0x17
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                  0x18
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                    0x19
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                  0x1a
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                    0x1b
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                  0x1c
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                    0x1d
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                  0x1e
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                    0x1f

#define HWIO_GCC_RPM_MISC_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d028)
#define HWIO_GCC_RPM_MISC_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d028)
#define HWIO_GCC_RPM_MISC_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d028)
#define HWIO_GCC_RPM_MISC_RMSK                                                                      0xf1
#define HWIO_GCC_RPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, HWIO_GCC_RPM_MISC_RMSK)
#define HWIO_GCC_RPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, m)
#define HWIO_GCC_RPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MISC_ADDR,v)
#define HWIO_GCC_RPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MISC_ADDR,m,v,HWIO_GCC_RPM_MISC_IN)
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_BMSK                                               0xf0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_SHFT                                                0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV1_FVAL                                           0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV2_FVAL                                           0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV3_FVAL                                           0x2
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV4_FVAL                                           0x3
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV5_FVAL                                           0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV6_FVAL                                           0x5
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV7_FVAL                                           0x6
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV8_FVAL                                           0x7
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV9_FVAL                                           0x8
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV10_FVAL                                          0x9
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV11_FVAL                                          0xa
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV12_FVAL                                          0xb
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV13_FVAL                                          0xc
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV14_FVAL                                          0xd
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV15_FVAL                                          0xe
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV16_FVAL                                          0xf
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_BMSK                                                0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SHFT                                                0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SCALE_NOT_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SCALE_DISABLE_FVAL                                  0x1

#define HWIO_GCC_SEC_CTRL_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_RMSK                                                                   0x1
#define HWIO_GCC_SEC_CTRL_BCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, HWIO_GCC_SEC_CTRL_BCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BCR_IN)
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_ACC_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_ACC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, HWIO_GCC_ACC_CMD_RCGR_RMSK)
#define HWIO_GCC_ACC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ACC_CMD_RCGR_IN)
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_SHFT                                                            0x0
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_ACC_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_ACC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, HWIO_GCC_ACC_CFG_RCGR_RMSK)
#define HWIO_GCC_ACC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ACC_CFG_RCGR_IN)
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                      0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                      0x1
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                      0x2
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                      0x3
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                      0x4
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                      0x5
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                      0x6
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                      0x7
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_SHFT                                                           0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                    0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                      0x1
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                    0x2
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                      0x3
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                    0x4
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                      0x5
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                    0x6
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                      0x7
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                    0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                      0x9
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                    0xa
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                      0xb
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                    0xc
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                      0xd
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                    0xe
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                      0xf
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                   0x10
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                     0x11
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                   0x12
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                    0x13
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                  0x14
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                    0x15
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                  0x16
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                    0x17
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                  0x18
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                    0x19
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                  0x1a
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                    0x1b
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                  0x1c
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                    0x1d
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                  0x1e
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                    0x1f

#define HWIO_GCC_ACC_MISC_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_RMSK                                                                       0x1
#define HWIO_GCC_ACC_MISC_IN          \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, HWIO_GCC_ACC_MISC_RMSK)
#define HWIO_GCC_ACC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, m)
#define HWIO_GCC_ACC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_ACC_MISC_ADDR,v)
#define HWIO_GCC_ACC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_MISC_ADDR,m,v,HWIO_GCC_ACC_MISC_IN)
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_BMSK                                                   0x1
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_SHFT                                                   0x0
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                       0x80007ff1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                            0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                             0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                           0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                            0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK0_FVAL                                                0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK1_FVAL                                                0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK2_FVAL                                                0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK3_FVAL                                                0x3
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK4_FVAL                                                0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK5_FVAL                                                0x5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK6_FVAL                                                0x6
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK7_FVAL                                                0x7
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK8_FVAL                                                0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK9_FVAL                                                0x9
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK10_FVAL                                               0xa
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK11_FVAL                                               0xb
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK12_FVAL                                               0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK13_FVAL                                               0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK14_FVAL                                               0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK15_FVAL                                               0xf
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK0_FVAL                                                 0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK1_FVAL                                                 0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK2_FVAL                                                 0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK3_FVAL                                                 0x3
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK4_FVAL                                                 0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK5_FVAL                                                 0x5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK6_FVAL                                                 0x6
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK7_FVAL                                                 0x7
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK8_FVAL                                                 0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK9_FVAL                                                 0x9
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK10_FVAL                                                0xa
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK11_FVAL                                                0xb
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK12_FVAL                                                0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK13_FVAL                                                0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK14_FVAL                                                0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK15_FVAL                                                0xf
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                       0xf0008001
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, HWIO_GCC_SEC_CTRL_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                     0x80000001
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                            0x80000001
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                        0x0
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_ENABLE_FVAL                                 0x1

#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SPMI_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_RMSK                                                                       0x1
#define HWIO_GCC_SPMI_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, HWIO_GCC_SPMI_BCR_RMSK)
#define HWIO_GCC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, m)
#define HWIO_GCC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_BCR_ADDR,v)
#define HWIO_GCC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_BCR_ADDR,m,v,HWIO_GCC_SPMI_BCR_IN)
#define HWIO_GCC_SPMI_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_SPMI_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_SPMI_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SPMI_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_SPMI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SPMI_SER_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SPMI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, HWIO_GCC_SPMI_SER_CBCR_RMSK)
#define HWIO_GCC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CBCR_ADDR,m,v,HWIO_GCC_SPMI_SER_CBCR_IN)
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_RMSK                                                     0xf0008000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_SPMI_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                0x1

#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SPMI_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SPMI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, HWIO_GCC_SPMI_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SPDM_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_RMSK                                                                       0x1
#define HWIO_GCC_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, HWIO_GCC_SPDM_BCR_RMSK)
#define HWIO_GCC_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, m)
#define HWIO_GCC_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BCR_ADDR,v)
#define HWIO_GCC_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BCR_ADDR,m,v,HWIO_GCC_SPDM_BCR_IN)
#define HWIO_GCC_SPDM_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_SPDM_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_SPDM_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SPDM_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                       0xf0008001
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, HWIO_GCC_SPDM_FF_CBCR_RMSK)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_BIMC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_PCNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PCNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_SPDM_RPM_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_RPM_CY_CBCR_IN)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_CRYPTO_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_RMSK                                                                     0x1
#define HWIO_GCC_CRYPTO_BCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_BCR_ADDR, HWIO_GCC_CRYPTO_BCR_RMSK)
#define HWIO_GCC_CRYPTO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_BCR_ADDR, m)
#define HWIO_GCC_CRYPTO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_BCR_ADDR,v)
#define HWIO_GCC_CRYPTO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_BCR_ADDR,m,v,HWIO_GCC_CRYPTO_BCR_IN)
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_CRYPTO_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_CRYPTO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR, HWIO_GCC_CRYPTO_CMD_RCGR_RMSK)
#define HWIO_GCC_CRYPTO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR,m,v,HWIO_GCC_CRYPTO_CMD_RCGR_IN)
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CRYPTO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_CRYPTO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_CRYPTO_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_CRYPTO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR, HWIO_GCC_CRYPTO_CFG_RCGR_RMSK)
#define HWIO_GCC_CRYPTO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR,m,v,HWIO_GCC_CRYPTO_CFG_RCGR_IN)
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_CRYPTO_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_RMSK                                                             0x80007ff0
#define HWIO_GCC_CRYPTO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CBCR_ADDR, HWIO_GCC_CRYPTO_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CBCR_ADDR,v)
#define HWIO_GCC_CRYPTO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CBCR_ADDR,m,v,HWIO_GCC_CRYPTO_CBCR_IN)
#define HWIO_GCC_CRYPTO_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_CRYPTO_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf

#define HWIO_GCC_CRYPTO_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_RMSK                                                         0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_AXI_CBCR_ADDR, HWIO_GCC_CRYPTO_AXI_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f

#define HWIO_GCC_CRYPTO_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_RMSK                                                         0xf0008000
#define HWIO_GCC_CRYPTO_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR, HWIO_GCC_CRYPTO_AHB_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR,m,v,HWIO_GCC_CRYPTO_AHB_CBCR_IN)
#define HWIO_GCC_CRYPTO_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CRYPTO_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1

#define HWIO_GCC_GCC_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_GCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, HWIO_GCC_GCC_AHB_CBCR_RMSK)
#define HWIO_GCC_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_GCC_AHB_CBCR_IN)
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_GCC_XO_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_RMSK                                                         0x80000002
#define HWIO_GCC_GCC_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, HWIO_GCC_GCC_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CMD_RCGR_IN)
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_GCC_XO_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_GCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, HWIO_GCC_GCC_XO_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_CBCR_IN)
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_GCC_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_GCC_IM_SLEEP_CBCR_IN)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BIMC_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00031000)
#define HWIO_GCC_BIMC_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031000)
#define HWIO_GCC_BIMC_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031000)
#define HWIO_GCC_BIMC_BCR_RMSK                                                                       0x1
#define HWIO_GCC_BIMC_BCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, HWIO_GCC_BIMC_BCR_RMSK)
#define HWIO_GCC_BIMC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, m)
#define HWIO_GCC_BIMC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_BCR_ADDR,v)
#define HWIO_GCC_BIMC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_BCR_ADDR,m,v,HWIO_GCC_BIMC_BCR_IN)
#define HWIO_GCC_BIMC_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_BIMC_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_BIMC_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_BIMC_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_BIMC_GDSCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_RMSK                                                              0xf8ffffff
#define HWIO_GCC_BIMC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, HWIO_GCC_BIMC_GDSCR_RMSK)
#define HWIO_GCC_BIMC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, m)
#define HWIO_GCC_BIMC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSCR_ADDR,v)
#define HWIO_GCC_BIMC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSCR_ADDR,m,v,HWIO_GCC_BIMC_GDSCR_IN)
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_BMSK                                                   0x78000000
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_SHFT                                                         0x1b
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_BMSK                                                   0xf00000
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_SHFT                                                       0x14
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_BMSK                                                     0xf0000
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_SHFT                                                        0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_BMSK                                                     0xf000
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_SHFT                                                        0xc
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                  0x800
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                    0xb
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL                                             0x1
#define HWIO_GCC_BIMC_GDSCR_RESTORE_BMSK                                                           0x400
#define HWIO_GCC_BIMC_GDSCR_RESTORE_SHFT                                                             0xa
#define HWIO_GCC_BIMC_GDSCR_RESTORE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_BIMC_GDSCR_RESTORE_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_BIMC_GDSCR_SAVE_BMSK                                                              0x200
#define HWIO_GCC_BIMC_GDSCR_SAVE_SHFT                                                                0x9
#define HWIO_GCC_BIMC_GDSCR_SAVE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BIMC_GDSCR_SAVE_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_BIMC_GDSCR_RETAIN_BMSK                                                            0x100
#define HWIO_GCC_BIMC_GDSCR_RETAIN_SHFT                                                              0x8
#define HWIO_GCC_BIMC_GDSCR_RETAIN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_BIMC_GDSCR_RETAIN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_BIMC_GDSCR_EN_REST_BMSK                                                            0x80
#define HWIO_GCC_BIMC_GDSCR_EN_REST_SHFT                                                             0x7
#define HWIO_GCC_BIMC_GDSCR_EN_REST_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_BIMC_GDSCR_EN_REST_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_BMSK                                                             0x40
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_SHFT                                                              0x6
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_BMSK                                                           0x20
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_SHFT                                                            0x5
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_BMSK                                                        0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_SHFT                                                         0x4
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL                                             0x1
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_BMSK                                                             0x8
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_SHFT                                                             0x3
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_NO_RESET_FVAL                                                    0x0
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_RESET_FVAL                                                       0x1
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_BMSK                                                         0x4
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_SHFT                                                         0x2
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_BMSK                                                          0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_SHFT                                                          0x1
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK                                                    0x80000002
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BIMC_XO_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BIMC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, HWIO_GCC_BIMC_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_XO_CBCR_IN)
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK                                                       0xf0008001
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                  0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BIMC_SLEEP_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_BIMC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, HWIO_GCC_BIMC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BIMC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SLEEP_CBCR_IN)
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00031024)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031024)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031024)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_RMSK                                                     0xf0008001
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PCNOC_AXI_CBCR_ADDR, HWIO_GCC_BIMC_PCNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PCNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PCNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PCNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_PCNOC_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                               0x0
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                0x1
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BIMC_MISC_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00031018)
#define HWIO_GCC_BIMC_MISC_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031018)
#define HWIO_GCC_BIMC_MISC_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031018)
#define HWIO_GCC_BIMC_MISC_RMSK                                                                 0x3f0f00
#define HWIO_GCC_BIMC_MISC_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, HWIO_GCC_BIMC_MISC_RMSK)
#define HWIO_GCC_BIMC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, m)
#define HWIO_GCC_BIMC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MISC_ADDR,v)
#define HWIO_GCC_BIMC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MISC_ADDR,m,v,HWIO_GCC_BIMC_MISC_IN)
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_BMSK                                       0x3f0000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_SHFT                                           0x10
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_BMSK                                              0x800
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_SHFT                                                0xb
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_NOT_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_DISABLE_FVAL                                        0x1
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_BMSK                                         0x400
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_SHFT                                           0xa
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_BMSK                                            0x200
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_SHFT                                              0x9
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_BMSK                                                 0x100
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_SHFT                                                   0x8
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_FSM_NOT_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_FSM_DISABLE_FVAL                                       0x1

#define HWIO_GCC_BIMC_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, HWIO_GCC_BIMC_CBCR_RMSK)
#define HWIO_GCC_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CBCR_IN)
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_RMSK                                                      0x80000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_APSS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f

#define HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_DDR_DIM_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_CFG_CBCR_IN)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_APSS_AXI_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00031050)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031050)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031050)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_APSS_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AXI_CMD_RCGR_ADDR, HWIO_GCC_APSS_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_APSS_AXI_CMD_RCGR_IN)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_APSS_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_APSS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_APSS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_APSS_AXI_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_APSS_AXI_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_APSS_AXI_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APSS_AXI_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APSS_AXI_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_APSS_AXI_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_APSS_AXI_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_APSS_AXI_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_APSS_AXI_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00031054)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031054)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031054)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_APSS_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AXI_CFG_RCGR_ADDR, HWIO_GCC_APSS_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_APSS_AXI_CFG_RCGR_IN)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_RMSK                                               0x80000003
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR, HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_DISABLE_FVAL                                       0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_ENABLE_FVAL                                        0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_RMSK                                                0xf0008001
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR, HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                       0x70000000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                             0x1c
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                               0x8000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                  0xf
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                          0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                           0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_ULT_AUDIO_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_RMSK                                                                  0x1
#define HWIO_GCC_ULT_AUDIO_BCR_IN          \
        in_dword_masked(HWIO_GCC_ULT_AUDIO_BCR_ADDR, HWIO_GCC_ULT_AUDIO_BCR_RMSK)
#define HWIO_GCC_ULT_AUDIO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULT_AUDIO_BCR_ADDR, m)
#define HWIO_GCC_ULT_AUDIO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_ULT_AUDIO_BCR_ADDR,v)
#define HWIO_GCC_ULT_AUDIO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULT_AUDIO_BCR_ADDR,m,v,HWIO_GCC_ULT_AUDIO_BCR_IN)
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_APSS_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR, HWIO_GCC_APSS_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_APSS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_APSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_APSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_APSS_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR, HWIO_GCC_APSS_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_APSS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_APSS_AHB_MISC_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_RMSK                                                                 0xf1
#define HWIO_GCC_APSS_AHB_MISC_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_MISC_ADDR, HWIO_GCC_APSS_AHB_MISC_RMSK)
#define HWIO_GCC_APSS_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_MISC_ADDR, m)
#define HWIO_GCC_APSS_AHB_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_MISC_ADDR,v)
#define HWIO_GCC_APSS_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_MISC_ADDR,m,v,HWIO_GCC_APSS_AHB_MISC_IN)
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_BMSK                                     0xf0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_SHFT                                      0x4
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV1_FVAL                                 0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV2_FVAL                                 0x1
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV3_FVAL                                 0x2
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV4_FVAL                                 0x3
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV5_FVAL                                 0x4
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV6_FVAL                                 0x5
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV7_FVAL                                 0x6
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV8_FVAL                                 0x7
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV9_FVAL                                 0x8
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV10_FVAL                                0x9
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV11_FVAL                                0xa
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV12_FVAL                                0xb
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV13_FVAL                                0xc
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV14_FVAL                                0xd
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV15_FVAL                                0xe
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV16_FVAL                                0xf
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_BMSK                                      0x1
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SHFT                                      0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SCALE_NOT_DISABLE_FVAL                    0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SCALE_DISABLE_FVAL                        0x1

#define HWIO_GCC_APSS_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_RMSK                                                           0xf0008000
#define HWIO_GCC_APSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CBCR_ADDR, HWIO_GCC_APSS_AHB_CBCR_RMSK)
#define HWIO_GCC_APSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_APSS_AHB_CBCR_IN)
#define HWIO_GCC_APSS_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_APSS_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1

#define HWIO_GCC_APSS_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_APSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AXI_CBCR_ADDR, HWIO_GCC_APSS_AXI_CBCR_RMSK)
#define HWIO_GCC_APSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_APSS_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_APSS_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_A7SS_BOOT_GPLL0_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00046024)
#define HWIO_GCC_A7SS_BOOT_GPLL0_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00046024)
#define HWIO_GCC_A7SS_BOOT_GPLL0_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046024)
#define HWIO_GCC_A7SS_BOOT_GPLL0_RMSK                                                                0x3
#define HWIO_GCC_A7SS_BOOT_GPLL0_IN          \
        in_dword_masked(HWIO_GCC_A7SS_BOOT_GPLL0_ADDR, HWIO_GCC_A7SS_BOOT_GPLL0_RMSK)
#define HWIO_GCC_A7SS_BOOT_GPLL0_INM(m)      \
        in_dword_masked(HWIO_GCC_A7SS_BOOT_GPLL0_ADDR, m)
#define HWIO_GCC_A7SS_BOOT_GPLL0_OUT(v)      \
        out_dword(HWIO_GCC_A7SS_BOOT_GPLL0_ADDR,v)
#define HWIO_GCC_A7SS_BOOT_GPLL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_A7SS_BOOT_GPLL0_ADDR,m,v,HWIO_GCC_A7SS_BOOT_GPLL0_IN)
#define HWIO_GCC_A7SS_BOOT_GPLL0_CLK_DIV_BMSK                                                        0x3
#define HWIO_GCC_A7SS_BOOT_GPLL0_CLK_DIV_SHFT                                                        0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK                                                          0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                 0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                          0x1

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                              0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                   0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00048050)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048050)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048050)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_RMSK                                                        0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_BLK_ARES_BMSK                                               0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_BLK_ARES_SHFT                                               0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_BLK_ARES_DISABLE_FVAL                                       0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_BLK_ARES_ENABLE_FVAL                                        0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00048054)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048054)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048054)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_RMSK                                            0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ENABLE_SHFT                                        0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                 0x1

#define HWIO_GCC_DEHR_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_RMSK                                                                       0x1
#define HWIO_GCC_DEHR_BCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, HWIO_GCC_DEHR_BCR_RMSK)
#define HWIO_GCC_DEHR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, m)
#define HWIO_GCC_DEHR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_BCR_ADDR,v)
#define HWIO_GCC_DEHR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_BCR_ADDR,m,v,HWIO_GCC_DEHR_BCR_IN)
#define HWIO_GCC_DEHR_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_DEHR_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_DEHR_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_DEHR_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_DEHR_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_RMSK                                                               0xf000fff1
#define HWIO_GCC_DEHR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, HWIO_GCC_DEHR_CBCR_RMSK)
#define HWIO_GCC_DEHR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, m)
#define HWIO_GCC_DEHR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_CBCR_ADDR,v)
#define HWIO_GCC_DEHR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_CBCR_ADDR,m,v,HWIO_GCC_DEHR_CBCR_IN)
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_DEHR_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_DEHR_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_DEHR_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_DEHR_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_RMSK                                                  0xf0008001
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                         0x70000000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                               0x1c
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                 0x8000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                    0xf
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                            0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                             0x1
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00012100)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012100)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012100)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_RMSK                                                   0xf0008001
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_ADDR, HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                          0x70000000
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                0x1c
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                  0x8000
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                     0xf
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                             0x0
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                              0x1
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_Q6_MPU_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00012104)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012104)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012104)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_Q6_MPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_Q6_MPU_AHB_CBCR_ADDR, HWIO_GCC_Q6_MPU_AHB_CBCR_RMSK)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_Q6_MPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_Q6_MPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_Q6_MPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_Q6_MPU_AHB_CBCR_IN)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_Q6_MPU_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_Q6_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_Q6_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_Q6_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_Q6_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_Q6_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_Q6_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_Q6_MPU_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_Q6_MPU_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_Q6_MPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_Q6_MPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00012108)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012108)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012108)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_RMSK                                                 0xf0008001
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_ADDR, HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_IN)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                        0x70000000
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                              0x1c
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                0x8000
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                   0xf
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001210c)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001210c)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001210c)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_RMSK                                                 0xf0008001
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                        0x70000000
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                              0x1c
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                0x8000
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                   0xf
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                           0x0
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                            0x1
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012110)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012110)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012110)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_RMSK                                             0xf0008001
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                    0x70000000
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                          0x1c
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                            0x8000
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                               0xf
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                       0x0
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                        0x1
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00012114)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012114)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012114)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_RMSK                                                      0xf0008001
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_Q6_VMIDMT_AHB_CBCR_ADDR, HWIO_GCC_Q6_VMIDMT_AHB_CBCR_RMSK)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_Q6_VMIDMT_AHB_CBCR_ADDR, m)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_Q6_VMIDMT_AHB_CBCR_ADDR,v)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_Q6_VMIDMT_AHB_CBCR_ADDR,m,v,HWIO_GCC_Q6_VMIDMT_AHB_CBCR_IN)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                0x0
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                 0x1
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012118)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012118)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012118)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_RMSK                                              0xf0008001
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_ADDR, HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_IN)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                     0x70000000
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                           0x1c
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                             0x8000
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                0xf
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                         0x1
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                   0x1

#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001211c)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001211c)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001211c)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_RMSK                                             0xf0008001
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                    0x70000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                          0x1c
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                            0x8000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                               0xf
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                       0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                        0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012120)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012120)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012120)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_RMSK                                             0xf0008001
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                    0x70000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                          0x1c
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                            0x8000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                               0xf
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                       0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                        0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012124)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012124)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012124)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_RMSK                                             0xf0008001
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                    0x70000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                          0x1c
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                            0x8000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                               0xf
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                       0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                        0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012128)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012128)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012128)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_RMSK                                             0xf0008001
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                    0x70000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                          0x1c
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                            0x8000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                               0xf
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                       0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                        0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_RBCPR_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_RMSK                                                                      0x1
#define HWIO_GCC_RBCPR_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, HWIO_GCC_RBCPR_BCR_RMSK)
#define HWIO_GCC_RBCPR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_BCR_ADDR,m,v,HWIO_GCC_RBCPR_BCR_IN)
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_RBCPR_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_RBCPR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, HWIO_GCC_RBCPR_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CBCR_IN)
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_RBCPR_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_RMSK                                                          0xf0008001
#define HWIO_GCC_RBCPR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_RBCPR_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_RBCPR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_SHFT                                                          0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_RBCPR_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_RBCPR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                    0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                    0x1
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                    0x2
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                    0x3
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                    0x4
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                    0x5
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                    0x6
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                    0x7
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_SHFT                                                         0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                    0x1
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                  0x2
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                    0x3
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                  0x4
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                    0x5
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                  0x6
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                    0x7
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                  0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                    0x9
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                  0xa
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                    0xb
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                  0xc
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                    0xd
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                  0xe
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                    0xf
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                 0x10
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                   0x11
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                 0x12
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                  0x13
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                0x14
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                  0x15
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                0x16
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                  0x17
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                0x18
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                  0x19
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                0x1a
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                  0x1b
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                0x1c
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                  0x1d
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                0x1e
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                  0x1f

#define HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK                                                              0xf
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_BMSK                                                        0x8
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_SHFT                                                        0x3
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                     0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                     0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                             0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                              0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_BMSK                                                        0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_SHFT                                                        0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_BMSK                                                        0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_SHFT                                                        0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK                                                 0x1bf7ff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                            0x100000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                                0x14
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                                 0x80000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                                    0x13
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                           0x10000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                              0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                             0x8000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                0xf
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                  0x4000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                     0xe
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                  0x2000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                     0xd
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x1000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0xc
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                  0x400
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0xa
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                0x200
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x9
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x100
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                     0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x80
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                 0x7
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                  0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                    0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                     0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                        0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                         0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                               0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                               0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                       0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                       0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                   0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                   0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                   0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                   0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                            0x1

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK                                                  0x1bf7ff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                       0x100000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                           0x14
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_BMSK                            0x80000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_SHFT                               0x13
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                            0x20000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                               0x11
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                      0x10000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                         0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                        0x8000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                           0xf
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                             0x4000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                0xe
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                             0x2000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                0xd
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                              0x1000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                 0xc
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                             0x400
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                               0xa
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                           0x200
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                             0x9
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                              0x100
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                           0x80
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                            0x7
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                            0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                             0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                               0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                   0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                    0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                          0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                          0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                  0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                  0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                              0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                              0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1

#define HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK                                                             0xf
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_BMSK                                                       0x8
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_SHFT                                                       0x3
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                               0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                    0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                    0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                            0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                             0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_BMSK                                                       0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_SHFT                                                       0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                               0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_BMSK                                                       0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_SHFT                                                       0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                               0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                0x1

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0x1bf7ff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                           0x100000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                               0x14
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                                0x80000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                                   0x13
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x20000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                   0x11
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                          0x10000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                             0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                            0x8000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                               0xf
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                 0x2000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                    0xd
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                  0x1000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                     0xc
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x400
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                   0xa
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x200
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                 0x9
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                  0x100
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                    0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                               0x80
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                0x7
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                   0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                    0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                       0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                        0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                              0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                              0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                      0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                      0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                  0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                  0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                  0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                  0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                           0x1

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                 0x1bf7ff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                      0x100000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                          0x14
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_BMSK                           0x80000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_SHFT                              0x13
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                           0x20000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                              0x11
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                     0x10000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                        0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                       0x8000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                          0xf
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                            0x4000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                               0xe
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                            0x2000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                               0xd
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                             0x1000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                0xc
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                            0x400
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                              0xa
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                          0x200
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                            0x9
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                             0x100
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                               0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                          0x80
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                           0x7
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                           0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                            0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                              0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                               0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                  0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                   0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                 0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                 0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                             0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                             0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1

#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK                                                          0xf
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_BMSK                                                    0x8
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_SHFT                                                    0x3
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                            0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                             0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                 0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                 0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                         0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                          0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_BMSK                                                    0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_SHFT                                                    0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                            0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                             0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_BMSK                                                    0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_SHFT                                                    0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                            0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                             0x1

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PHYS                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK                                             0x1bf7ff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                        0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                            0x14
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                             0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                                0x13
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                             0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                0x11
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                       0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                          0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                         0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                            0xf
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                              0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                 0xe
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                              0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                 0xd
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                               0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                  0xc
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                              0x400
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                0xa
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                            0x200
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                              0x9
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                               0x100
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                 0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                            0x80
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                             0x7
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                             0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                              0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                 0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                    0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                     0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                           0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                           0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                   0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                   0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                               0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                               0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                        0x1

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK                                              0x1bf7ff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                   0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                       0x14
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_BMSK                        0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_SHFT                           0x13
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                        0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                           0x11
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                  0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                     0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                    0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                       0xf
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                         0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                            0xe
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                         0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                            0xd
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                          0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                             0xc
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                         0x400
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                           0xa
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                       0x200
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                         0x9
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                          0x100
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                            0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                       0x80
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                        0x7
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                        0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                         0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                           0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                            0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                               0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                      0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                      0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                              0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                              0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                          0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1

#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_RMSK                                                         0xf
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_BMSK                                                   0x8
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_SHFT                                                   0x3
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                           0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                            0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                0x4
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                0x2
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                        0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                         0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_BMSK                                                   0x2
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_SHFT                                                   0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                           0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                            0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_BMSK                                                   0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_SHFT                                                   0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                           0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                            0x1

#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PHYS                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OFFS                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK                                            0x1bf7ff
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                       0x100000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                           0x14
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                            0x80000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                               0x13
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                            0x20000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                               0x11
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                      0x10000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                         0x10
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                        0x8000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                           0xf
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                             0x4000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                0xe
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                             0x2000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                0xd
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                              0x1000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                 0xc
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                             0x400
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                               0xa
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                           0x200
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                             0x9
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                              0x100
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                0x8
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                           0x80
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                            0x7
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                            0x40
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                             0x6
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                               0x20
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                0x5
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                   0x10
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                    0x4
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                          0x8
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                          0x3
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                  0x4
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                  0x2
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                              0x2
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                              0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                              0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                              0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                       0x1

#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PHYS                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK                                             0x1bf7ff
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                  0x100000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                      0x14
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_BMSK                       0x80000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_SHFT                          0x13
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                       0x20000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                          0x11
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                 0x10000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                    0x10
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                   0x8000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                      0xf
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                        0x4000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                           0xe
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                        0x2000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                           0xd
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                         0x1000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                            0xc
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                        0x400
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                          0xa
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                      0x200
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                        0x9
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                         0x100
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                           0x8
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                      0x80
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                       0x7
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                       0x40
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                        0x6
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                          0x20
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                           0x5
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                              0x10
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                               0x4
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                     0x8
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                     0x3
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                             0x4
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                             0x2
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                         0x2
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                         0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1

#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK                                                           0xf
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_BMSK                                                     0x8
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_SHFT                                                     0x3
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                             0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                              0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                  0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                  0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                          0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                           0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_BMSK                                                     0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_SHFT                                                     0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                             0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                              0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_BMSK                                                     0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_SHFT                                                     0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                             0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                              0x1

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK                                              0x1bf7ff
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                         0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                             0x14
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                              0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                                 0x13
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                              0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                 0x11
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                        0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                           0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                          0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                             0xf
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                               0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                  0xe
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                               0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                  0xd
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                   0xc
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                               0x400
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                 0xa
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                             0x200
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                               0x9
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                0x100
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                  0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                             0x80
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                              0x7
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                              0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                               0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                 0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                  0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                     0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                      0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                            0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                            0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                    0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                    0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                         0x1

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK                                               0x1bf7ff
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                    0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                        0x14
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_BMSK                         0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_SHFT                            0x13
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                         0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                            0x11
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                   0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                      0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                     0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                        0xf
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                          0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                             0xe
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                          0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                             0xd
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                           0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                              0xc
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                          0x400
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                            0xa
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                        0x200
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                          0x9
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                           0x100
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                             0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                        0x80
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                         0x7
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                         0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                          0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                            0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                             0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                 0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                       0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                       0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                               0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                               0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                           0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                           0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1

#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK                                                            0xf
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_BMSK                                                      0x8
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_SHFT                                                      0x3
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                   0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                   0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                            0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_BMSK                                                      0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_SHFT                                                      0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_BMSK                                                      0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_SHFT                                                      0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                               0x1

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK                                               0x1bf7ff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                          0x100000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                              0x14
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                               0x80000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                                  0x13
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                               0x20000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                  0x11
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                         0x10000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                            0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                           0x8000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                              0xf
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                0x4000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                   0xe
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                0x2000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                   0xd
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                 0x1000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                    0xc
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                              0x200
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                0x9
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                 0x100
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                   0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                              0x80
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                               0x7
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                               0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                  0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                   0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                      0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                       0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                             0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                             0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                     0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                     0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                 0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                 0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                 0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                 0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                          0x1

#define HWIO_GCC_MSS_RESTART_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e000)
#define HWIO_GCC_MSS_RESTART_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e000)
#define HWIO_GCC_MSS_RESTART_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e000)
#define HWIO_GCC_MSS_RESTART_RMSK                                                                    0x1
#define HWIO_GCC_MSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, HWIO_GCC_MSS_RESTART_RMSK)
#define HWIO_GCC_MSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, m)
#define HWIO_GCC_MSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_MSS_RESTART_ADDR,v)
#define HWIO_GCC_MSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_RESTART_ADDR,m,v,HWIO_GCC_MSS_RESTART_IN)
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_BMSK                                                        0x1
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_SHFT                                                        0x0
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_DISABLE_FVAL                                                0x0
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_RESET_DEBUG_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_RMSK                                                               0xffffff
#define HWIO_GCC_RESET_DEBUG_IN          \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ADDR, HWIO_GCC_RESET_DEBUG_RMSK)
#define HWIO_GCC_RESET_DEBUG_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ADDR, m)
#define HWIO_GCC_RESET_DEBUG_OUT(v)      \
        out_dword(HWIO_GCC_RESET_DEBUG_ADDR,v)
#define HWIO_GCC_RESET_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_DEBUG_ADDR,m,v,HWIO_GCC_RESET_DEBUG_IN)
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_BMSK                                                 0x800000
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_SHFT                                                     0x17
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_DISABLE_FVAL                                              0x0
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_ENABLE_FVAL                                               0x1
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_BMSK                                                   0x400000
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_SHFT                                                       0x16
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_BMSK                                       0x200000
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_SHFT                                           0x15
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_BMSK                                        0x100000
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_SHFT                                            0x14
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_DISABLE_FVAL                                     0x0
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_ENABLE_FVAL                                      0x1
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_BMSK                                      0x80000
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_SHFT                                         0x13
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_DISABLE_FVAL                                  0x0
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_ENABLE_FVAL                                   0x1
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_BMSK                                   0x40000
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_SHFT                                      0x12
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_DISABLE_FVAL                               0x0
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_ENABLE_FVAL                                0x1
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_BMSK                                           0x20000
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_SHFT                                              0x11
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_BMSK                                                   0x10000
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_SHFT                                                      0x10
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_BMSK                                                    0x8000
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_SHFT                                                       0xf
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_ENABLE_FVAL                                                0x1
#define HWIO_GCC_RESET_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_BMSK                                        0x7fff
#define HWIO_GCC_RESET_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_SHFT                                           0x0

#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK                                                       0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_BMSK                             0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_SHFT                                0x0

#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RMSK                                                0xffffffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR, HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RMSK)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_IN)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RESERVE_BITS31_16_BMSK                              0xffff0000
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RESERVE_BITS31_16_SHFT                                    0x10
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_STOP_CAPTURE_DEBUG_TIMER_VAL_BMSK                       0xffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_STOP_CAPTURE_DEBUG_TIMER_VAL_SHFT                          0x0

#define HWIO_GCC_RESET_STATUS_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00015008)
#define HWIO_GCC_RESET_STATUS_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00015008)
#define HWIO_GCC_RESET_STATUS_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015008)
#define HWIO_GCC_RESET_STATUS_RMSK                                                                  0x3f
#define HWIO_GCC_RESET_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, HWIO_GCC_RESET_STATUS_RMSK)
#define HWIO_GCC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, m)
#define HWIO_GCC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_STATUS_ADDR,v)
#define HWIO_GCC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_STATUS_ADDR,m,v,HWIO_GCC_RESET_STATUS_IN)
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_STATUS_BMSK                                        0x20
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_STATUS_SHFT                                         0x5
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_STATUS_BMSK                                       0x10
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_STATUS_SHFT                                        0x4
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_BMSK                                               0x8
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_SHFT                                               0x3
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_BMSK                                                       0x4
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_SHFT                                                       0x2
#define HWIO_GCC_RESET_STATUS_DEBUG_RESET_STATUS_BMSK                                                0x3
#define HWIO_GCC_RESET_STATUS_DEBUG_RESET_STATUS_SHFT                                                0x0

#define HWIO_GCC_SW_SRST_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001500c)
#define HWIO_GCC_SW_SRST_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001500c)
#define HWIO_GCC_SW_SRST_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001500c)
#define HWIO_GCC_SW_SRST_RMSK                                                                        0x1
#define HWIO_GCC_SW_SRST_IN          \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, HWIO_GCC_SW_SRST_RMSK)
#define HWIO_GCC_SW_SRST_INM(m)      \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, m)
#define HWIO_GCC_SW_SRST_OUT(v)      \
        out_dword(HWIO_GCC_SW_SRST_ADDR,v)
#define HWIO_GCC_SW_SRST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SW_SRST_ADDR,m,v,HWIO_GCC_SW_SRST_IN)
#define HWIO_GCC_SW_SRST_SW_SRST_BMSK                                                                0x1
#define HWIO_GCC_SW_SRST_SW_SRST_SHFT                                                                0x0
#define HWIO_GCC_SW_SRST_SW_SRST_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_SW_SRST_SW_SRST_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00015014)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00015014)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015014)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_RMSK                                                        0x7fff
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_PRE_PREP_DEBUG_TIMER_ADDR, HWIO_GCC_PRE_PREP_DEBUG_TIMER_RMSK)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_PRE_PREP_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_PRE_PREP_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRE_PREP_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_PRE_PREP_DEBUG_TIMER_IN)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_PRE_PREP_DEBUG_TIMER_VAL_BMSK                               0x7fff
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_PRE_PREP_DEBUG_TIMER_VAL_SHFT                                  0x0

#define HWIO_GCC_PRE_PREP_SELECT_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00015018)
#define HWIO_GCC_PRE_PREP_SELECT_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00015018)
#define HWIO_GCC_PRE_PREP_SELECT_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015018)
#define HWIO_GCC_PRE_PREP_SELECT_RMSK                                                                0x7
#define HWIO_GCC_PRE_PREP_SELECT_IN          \
        in_dword_masked(HWIO_GCC_PRE_PREP_SELECT_ADDR, HWIO_GCC_PRE_PREP_SELECT_RMSK)
#define HWIO_GCC_PRE_PREP_SELECT_INM(m)      \
        in_dword_masked(HWIO_GCC_PRE_PREP_SELECT_ADDR, m)
#define HWIO_GCC_PRE_PREP_SELECT_OUT(v)      \
        out_dword(HWIO_GCC_PRE_PREP_SELECT_ADDR,v)
#define HWIO_GCC_PRE_PREP_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRE_PREP_SELECT_ADDR,m,v,HWIO_GCC_PRE_PREP_SELECT_IN)
#define HWIO_GCC_PRE_PREP_SELECT_Q6_PER_PREP_SEL_BMSK                                                0x4
#define HWIO_GCC_PRE_PREP_SELECT_Q6_PER_PREP_SEL_SHFT                                                0x2
#define HWIO_GCC_PRE_PREP_SELECT_Q6_PER_PREP_SEL_PRE_PREP_SEL_FVAL                                   0x0
#define HWIO_GCC_PRE_PREP_SELECT_Q6_PER_PREP_SEL_PRE_ARES_SEL_FVAL                                   0x1
#define HWIO_GCC_PRE_PREP_SELECT_VOLTAGE_SENSOR_PER_PREP_SEL_BMSK                                    0x2
#define HWIO_GCC_PRE_PREP_SELECT_VOLTAGE_SENSOR_PER_PREP_SEL_SHFT                                    0x1
#define HWIO_GCC_PRE_PREP_SELECT_VOLTAGE_SENSOR_PER_PREP_SEL_PRE_PREP_SEL_FVAL                       0x0
#define HWIO_GCC_PRE_PREP_SELECT_VOLTAGE_SENSOR_PER_PREP_SEL_PRE_ARES_SEL_FVAL                       0x1
#define HWIO_GCC_PRE_PREP_SELECT_DCC_PER_PREP_SEL_BMSK                                               0x1
#define HWIO_GCC_PRE_PREP_SELECT_DCC_PER_PREP_SEL_SHFT                                               0x0
#define HWIO_GCC_PRE_PREP_SELECT_DCC_PER_PREP_SEL_PRE_PREP_SEL_FVAL                                  0x0
#define HWIO_GCC_PRE_PREP_SELECT_DCC_PER_PREP_SEL_PRE_ARES_SEL_FVAL                                  0x1

#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001501c)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001501c)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001501c)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_RMSK                                                        0xff
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_IN          \
        in_dword_masked(HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_ADDR, HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_RMSK)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_ADDR, m)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_OUT(v)      \
        out_dword(HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_ADDR,v)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_ADDR,m,v,HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_IN)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_VIRTUAL_SRST_TIMER_VAL_BMSK                                 0xff
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_VIRTUAL_SRST_TIMER_VAL_SHFT                                  0x0

#define HWIO_GCC_PROC_HALT_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001301c)
#define HWIO_GCC_PROC_HALT_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001301c)
#define HWIO_GCC_PROC_HALT_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001301c)
#define HWIO_GCC_PROC_HALT_RMSK                                                                      0x1
#define HWIO_GCC_PROC_HALT_IN          \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, HWIO_GCC_PROC_HALT_RMSK)
#define HWIO_GCC_PROC_HALT_INM(m)      \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, m)
#define HWIO_GCC_PROC_HALT_OUT(v)      \
        out_dword(HWIO_GCC_PROC_HALT_ADDR,v)
#define HWIO_GCC_PROC_HALT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PROC_HALT_ADDR,m,v,HWIO_GCC_PROC_HALT_IN)
#define HWIO_GCC_PROC_HALT_PROC_HALT_BMSK                                                            0x1
#define HWIO_GCC_PROC_HALT_PROC_HALT_SHFT                                                            0x0
#define HWIO_GCC_PROC_HALT_PROC_HALT_NOT_HALT_FVAL                                                   0x0
#define HWIO_GCC_PROC_HALT_PROC_HALT_HALT_FVAL                                                       0x1

#define HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK                                                       0xffc1f1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_GCC_GCC_DEBUG_CLK_CTL_IN)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_BMSK                                        0xe0000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_SHFT                                              0x1d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_GPLL0_RESETN_TEST_FVAL                             0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_BIMC_PLL_RESETN_TEST_FVAL                          0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_GPLL2_RESETN_TEST_FVAL                             0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_MSS_PLL2_RESETN_TEST_FVAL                          0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_APCS_GCC_PLL_RESETN_TEST_FVAL                      0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_BMSK                                      0x1c000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_SHFT                                            0x1a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_GPLL0_BYPASSNL_TEST_FVAL                         0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_BIMC_PLL_BYPASSNL_TEST_FVAL                      0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_GPLL2_BYPASSNL_TEST_FVAL                         0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_MSS_PLL2_BYPASSNL_TEST_FVAL                      0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_APCS_GCC_PLL_BYPASSNL_TEST_FVAL                  0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_BMSK                                      0x3800000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_SHFT                                           0x17
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_GPLL0_STATUS_FVAL                               0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_GPLL1_STATUS_FVAL                               0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_GPLL2_STATUS_FVAL                               0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_BIMC_PLL_STATUS_FVAL                            0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_EN_BMSK                                        0x400000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_EN_SHFT                                            0x16
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_EN_BUS_DISABLE_FVAL                                 0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_EN_BUS_ENABLE_FVAL                                  0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_BMSK                                               0x10000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_SHFT                                                  0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_ENABLE_FVAL                                            0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_BMSK                                                  0xf000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_SHFT                                                     0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV1_FVAL                                                0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV2_FVAL                                                0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV3_FVAL                                                0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV4_FVAL                                                0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV5_FVAL                                                0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV6_FVAL                                                0x5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV7_FVAL                                                0x6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV8_FVAL                                                0x7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV9_FVAL                                                0x8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV10_FVAL                                               0x9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV11_FVAL                                               0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV12_FVAL                                               0xb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV13_FVAL                                               0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV14_FVAL                                               0xd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV15_FVAL                                               0xe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV16_FVAL                                               0xf
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                    0x1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                      0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_AHB_CLK_FVAL                                    0x8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_XO_CLK_FVAL                                     0x9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_RPM_AHB_CLK_FVAL                                0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_AT_CLK_FVAL                                     0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_QDSS_STM_AXI_CLK_FVAL                           0xd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_APSS_AHB_CLK_FVAL                               0xe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_USB_CLK_FVAL                                    0xf
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP1_CLK_FVAL                                         0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP2_CLK_FVAL                                         0x11
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP3_CLK_FVAL                                         0x12
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_NOC_CONF_XPU_AHB_CLK_FVAL                            0x18
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IMEM_AXI_CLK_FVAL                                    0x20
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IMEM_CFG_AHB_CLK_FVAL                                0x21
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_GFX_CLK_FVAL                                    0x2d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_CFG_AHB_CLK_FVAL                                 0x30
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_Q6_BIMC_AXI_CLK_FVAL                             0x31
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MSS_GCC_DBG_CLK_FVAL                                     0x32
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_Q6SS_AXIS_CLK_FVAL                               0x33
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_CFG_XPU_CLK_FVAL                                 0x38
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_DAP_AHB_CLK_FVAL                                0x40
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_CFG_AHB_CLK_FVAL                                0x41
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_AT_CLK_FVAL                                     0x42
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_ETR_USB_CLK_FVAL                                0x43
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_STM_CLK_FVAL                                    0x44
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TRACECLKIN_CLK_FVAL                             0x45
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_CLK_FVAL                                  0x46
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_DAP_CLK_FVAL                                    0x49
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TRIG_CLK_FVAL                                   0x4a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ECC_CLK_FVAL                                         0x50
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ECC_CORE_CLK_FVAL                                    0x51
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DCC_XO_CLK_FVAL                                      0x58
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DCC_CLK_FVAL                                         0x59
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_SYSTEM_CLK_FVAL                               0x60
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_INACTIVITY_TIMERS_CLK_FVAL                    0x62
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB2A_PHY_SLEEP_CLK_FVAL                             0x63
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_PHY_CFG_AHB_CLK_FVAL                          0x64
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TIC_CLK_FVAL                                         0x68
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QZIP_CLK_FVAL                                        0x69
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_SNOC_VMIDMT2_AHB_CLK_FVAL                      0x70
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_SNOC_VMIDMT3_AHB_CLK_FVAL                      0x71
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_SNOC_VMIDMT4_AHB_CLK_FVAL                      0x72
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QPIC_CLK_FVAL                                        0x78
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QPIC_AHB_CLK_FVAL                                    0x79
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QPIC_SYSTEM_CLK_FVAL                                 0x7a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QPIC_IO_MACRO_CLK_FVAL                               0x7b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_NOC_MPU_AHB_CLK_FVAL                            0x80
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_Q6_MPU_AHB_CLK_FVAL                                  0x81
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_NAV_CE_MPU_AHB_CLK_FVAL                          0x82
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_SNOC_MPU_AHB_CLK_FVAL                          0x83
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_BOOT_IMEM_MPU_AHB_CLK_FVAL                      0x84
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_Q6_VMIDMT_AHB_CLK_FVAL                               0x85
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_NAV_CE_VMIDMT_AHB_CLK_FVAL                       0x86
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_SNOC_VMIDMT1_AHB_CLK_FVAL                      0x87
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_AHB_CLK_FVAL                                   0x88
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_SLEEP_CLK_FVAL                                 0x89
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP1_SPI_APPS_CLK_FVAL                         0x8a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP1_I2C_APPS_CLK_FVAL                         0x8b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART1_APPS_CLK_FVAL                            0x8c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART1_SIM_CLK_FVAL                             0x8d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP2_SPI_APPS_CLK_FVAL                         0x8e
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP2_I2C_APPS_CLK_FVAL                         0x90
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART2_APPS_CLK_FVAL                            0x91
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART2_SIM_CLK_FVAL                             0x92
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP3_SPI_APPS_CLK_FVAL                         0x93
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP3_I2C_APPS_CLK_FVAL                         0x94
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART3_APPS_CLK_FVAL                            0x95
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART3_SIM_CLK_FVAL                             0x96
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP4_SPI_APPS_CLK_FVAL                         0x98
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP4_I2C_APPS_CLK_FVAL                         0x99
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART4_APPS_CLK_FVAL                            0x9a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART4_SIM_CLK_FVAL                             0x9b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP5_SPI_APPS_CLK_FVAL                         0x9c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP5_I2C_APPS_CLK_FVAL                         0x9d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART5_APPS_CLK_FVAL                            0x9e
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART5_SIM_CLK_FVAL                             0xa0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP6_SPI_APPS_CLK_FVAL                         0xa1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP6_I2C_APPS_CLK_FVAL                         0xa2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART6_APPS_CLK_FVAL                            0xa3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART6_SIM_CLK_FVAL                             0xa4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRNG_XPU_CFG_AHB_CLK_FVAL                            0xc8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_MPU_CFG_AHB_CLK_FVAL                           0xc9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM_AHB_CLK_FVAL                                     0xd0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM_XO4_CLK_FVAL                                     0xd1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM2_CLK_FVAL                                        0xd2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PWM0_XO512_CLK_FVAL                                  0xd3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRNG_AHB_CLK_FVAL                                    0xd8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRNG_AHB_BRIDGE_CLK_FVAL                             0xd9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CLK_FVAL                    0xea
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_TER_PCM_DATA_OE_CLK_FVAL                    0xeb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_EXT_MCLK2_CLK_FVAL                          0xec
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_PCM_DATA_OE_CLK_FVAL                        0xed
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CLK_FVAL             0xee
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BIMC_FSM_AHB_CLK_FVAL                                    0xef
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TCSR_AHB_CLK_FVAL                                    0xf0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BOOT_ROM_AHB_CLK_FVAL                                0xf8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSG_RAM_AHB_CLK_FVAL                                0x100
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TLMM_AHB_CLK_FVAL                                   0x108
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TLMM_CLK_FVAL                                       0x109
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MPM_AHB_CLK_FVAL                                    0x110
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_PROC_FCLK_FVAL                                  0x118
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_PROC_HCLK_FVAL                                  0x119
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_BUS_AHB_CLK_FVAL                                0x11a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_SLEEP_CLK_FVAL                                  0x11b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_TIMER_CLK_FVAL                                  0x11c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_ACC_CLK_FVAL                               0x120
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_AHB_CLK_FVAL                               0x121
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_CLK_FVAL                                   0x122
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_SENSE_CLK_FVAL                             0x123
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_BOOT_ROM_PATCH_CLK_FVAL                    0x124
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_SER_CLK_FVAL                                   0x128
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_PCNOC_AHB_CLK_FVAL                             0x129
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_AHB_CLK_FVAL                                   0x12a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_CFG_AHB_CLK_FVAL                               0x130
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_MSTR_AHB_CLK_FVAL                              0x131
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_FF_CLK_FVAL                                    0x132
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_BIMC_CY_CLK_FVAL                               0x133
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_SNOC_CY_CLK_FVAL                               0x134
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_PCNOC_CY_CLK_FVAL                              0x135
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_RPM_CY_CLK_FVAL                                0x136
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_CLK_FVAL                                     0x138
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_AXI_CLK_FVAL                                 0x139
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_AHB_CLK_FVAL                                 0x13a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_AHB_CLK_FVAL                                        0x148
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_XO_CLK_FVAL                                         0x149
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_XO_DIV4_CLK_FVAL                                    0x14a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IM_SLEEP_CLK_FVAL                                   0x14b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_XO_CLK_FVAL                                    0x150
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_CFG_AHB_CLK_FVAL                               0x151
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_SLEEP_CLK_FVAL                                 0x152
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_PCNOC_AXI_CLK_FVAL                             0x153
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_CLK_FVAL                                       0x154
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_APSS_AXI_CLK_FVAL                              0x155
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_AT_CLK_FVAL                                    0x156
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_DIM_CFG_CLK_FVAL                                0x158
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_DDR_CFG_CLK_FVAL                              0x15a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_DIM_SLEEP_CLK_FVAL                              0x15b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_MCDMA_NAV_CE_AXI_CLK_FVAL                      0x15c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_PCNOC_MPORT_CLK_FVAL                       0x162
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_PCNOC_SWAY_CLK_FVAL                        0x163
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_AHB_CLK_FVAL                                   0x168
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_AXI_CLK_FVAL                                   0x169
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_APSS_GCC_DBG_CLK_FVAL                                   0x16a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT0_AHB_CLK_FVAL                     0x178
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT1_AHB_CLK_FVAL                     0x179
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT2_AHB_CLK_FVAL                     0x17a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT3_AHB_CLK_FVAL                     0x17b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT4_AHB_CLK_FVAL                     0x17c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT5_AHB_CLK_FVAL                     0x180
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT6_AHB_CLK_FVAL                     0x181
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT7_AHB_CLK_FVAL                     0x182
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT8_AHB_CLK_FVAL                     0x183
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT9_AHB_CLK_FVAL                     0x184
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT10_AHB_CLK_FVAL                    0x185
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DEHR_CLK_FVAL                                       0x188
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_CLK_FVAL                                      0x190
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_AHB_CLK_FVAL                                  0x191
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_GCC_ATEST_ULPI_0_CLK_FVAL                      0x1a0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_GCC_ATEST_ULPI_1_CLK_FVAL                      0x1a8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CLK_FVAL                0x1b0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CLK_FVAL            0x1b1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_PRI_I2S_CLK_FVAL                     0x1b2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_SEC_I2S_CLK_FVAL                     0x1b3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_AUX_I2S_CLK_FVAL                     0x1b4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AVSYNC_XO_CLK_FVAL                         0x1b5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_STC_XO_CLK_FVAL                            0x1b6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL0_DTEST_FVAL                                        0x1c0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL0_LOCK_DET_FVAL                                     0x1c1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL1_DTEST_FVAL                                        0x1c2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL1_LOCK_DET_FVAL                                     0x1c3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BIMC_PLL_DTEST_FVAL                                     0x1c4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BIMC_PLL_LOCK_DET_FVAL                                  0x1c5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL2_DTEST_FVAL                                        0x1c6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL2_LOCK_DET_FVAL                                     0x1c7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MPM_GCC_TEMP_SENSOR_RINGOSC_CLK_FVAL                    0x1c8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_APSS_GCC_RINGOSC_CLK_FVAL                               0x1d0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MSS_PLL0_DTEST_FVAL                                     0x1d8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MSS_PLL1_DTEST_FVAL                                     0x1e0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK                                                     0x1fffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,v)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,m,v,HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_BMSK                                              0x100000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_SHFT                                                  0x14
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_BMSK                                     0xfffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_SHFT                                         0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK                                                 0x3ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_BMSK                                0x2000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_SHFT                                     0x19
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_BMSK                                     0x1ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_SHFT                                           0x0

#define HWIO_GCC_PLLTEST_PAD_CFG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_RMSK                                                           0xffbfbf
#define HWIO_GCC_PLLTEST_PAD_CFG_IN          \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, HWIO_GCC_PLLTEST_PAD_CFG_RMSK)
#define HWIO_GCC_PLLTEST_PAD_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, m)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT(v)      \
        out_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,v)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,m,v,HWIO_GCC_PLLTEST_PAD_CFG_IN)
#define HWIO_GCC_PLLTEST_PAD_CFG_PLLTEST_DIV_BYPASS_BMSK                                        0x800000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLLTEST_DIV_BYPASS_SHFT                                            0x17
#define HWIO_GCC_PLLTEST_PAD_CFG_PLLTEST_DIV_BYPASS_BYPASS_FVAL                                      0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLLTEST_DIV_BYPASS_NO_BYPASS_FVAL                                   0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_BMSK                                          0x700000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_SHFT                                              0x14
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_GPLL0_LOCK_DET_FVAL                                0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_GPLL1_LOCK_DET_FVAL                                0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_GPLL2_LOCK_DET_FVAL                                0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_BIMC_PLL_LOCK_DET_FVAL                             0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_MSS_PLL1_LOCK_DET_FVAL                             0x4
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_MSS_PLL2_LOCK_DET_FVAL                             0x5
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_PRONTO_PLL_LOCK_DET_FVAL                           0x6
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_APSS_PLL_LOCK_DET_FVAL                             0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_BMSK                                                0xc0000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_SHFT                                                   0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_NONE_FVAL                                               0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_PULLDOWN_FVAL                                           0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_KEEP_FVAL                                               0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_PULLUP_FVAL                                             0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_BMSK                                                0x30000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_SHFT                                                   0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_NONE_FVAL                                               0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_PULLDOWN_FVAL                                           0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_KEEP_FVAL                                               0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_PULLUP_FVAL                                             0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_BMSK                                                  0x8000
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_SHFT                                                     0xf
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_BMSK                                                       0x2000
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_SHFT                                                          0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_BMSK                                                     0x1000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_SHFT                                                        0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_BMSK                                                    0x800
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_SHFT                                                      0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_ENABLE_FVAL                                               0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_BMSK                                                    0x400
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_SHFT                                                      0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_ENABLE_FVAL                                               0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_BMSK                                                   0x380
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_SHFT                                                     0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_2MA_FVAL                                           0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_4MA_FVAL                                           0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_6MA_FVAL                                           0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_8MA_FVAL                                           0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_10MA_FVAL                                          0x4
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_12MA_FVAL                                          0x5
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_14MA_FVAL                                          0x6
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_16MA_FVAL                                          0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BMSK                                                       0x3f
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SHFT                                                        0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GCC_DEBUG_CLK_FVAL                                          0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL0_LV_TEST_FVAL                                          0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL1_LV_TEST_FVAL                                          0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BIMC_PLL_LV_TEST_FVAL                                       0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL2_LV_TEST_FVAL                                          0x4
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL3_TEST_CLK_FVAL                                  0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL1_TEST_CLK_FVAL                                  0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL2_TEST_CLK_FVAL                                  0xe
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_APSS_GCC_PLL_TEST_CLK_FVAL                                  0xf
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_LDO001_GCC_CLKOUT_FVAL                                     0x1e

#define HWIO_GCC_JITTER_PROBE_CFG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_RMSK                                                             0x1ff
#define HWIO_GCC_JITTER_PROBE_CFG_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, HWIO_GCC_JITTER_PROBE_CFG_RMSK)
#define HWIO_GCC_JITTER_PROBE_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_CFG_OUT(v)      \
        out_dword(HWIO_GCC_JITTER_PROBE_CFG_ADDR,v)
#define HWIO_GCC_JITTER_PROBE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JITTER_PROBE_CFG_ADDR,m,v,HWIO_GCC_JITTER_PROBE_CFG_IN)
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_BMSK                                             0x100
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_SHFT                                               0x8
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_BMSK                                                 0xff
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_SHFT                                                  0x0

#define HWIO_GCC_JITTER_PROBE_VAL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_RMSK                                                              0xff
#define HWIO_GCC_JITTER_PROBE_VAL_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, HWIO_GCC_JITTER_PROBE_VAL_RMSK)
#define HWIO_GCC_JITTER_PROBE_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_BMSK                                                  0xff
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_SHFT                                                   0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00008000)
#define HWIO_GCC_GP1_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00008000)
#define HWIO_GCC_GP1_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008000)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, HWIO_GCC_GP1_CBCR_RMSK)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_GP1_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, HWIO_GCC_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP1_CMD_RCGR_IN)
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_BMSK                                                          0x40
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_SHFT                                                           0x6
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_BMSK                                                          0x20
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_SHFT                                                           0x5
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_SHFT                                                            0x0
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_GP1_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, HWIO_GCC_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP1_CFG_RCGR_IN)
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SWALLOW_FVAL                                                      0x1
#define HWIO_GCC_GP1_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                    0x2
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                  0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                      0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                      0x1
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                      0x2
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                      0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                      0x4
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                      0x5
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                      0x6
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                      0x7
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_SHFT                                                           0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                    0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                      0x1
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                    0x2
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                      0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                    0x4
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                      0x5
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                    0x6
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                      0x7
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                    0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                      0x9
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                    0xa
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                      0xb
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                    0xc
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                      0xd
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                    0xe
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                      0xf
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                   0x10
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                     0x11
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                   0x12
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                    0x13
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                  0x14
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                    0x15
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                  0x16
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                    0x17
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                  0x18
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                    0x19
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                  0x1a
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                    0x1b
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                  0x1c
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                    0x1d
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                  0x1e
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                    0x1f

#define HWIO_GCC_GP1_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000800c)
#define HWIO_GCC_GP1_M_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000800c)
#define HWIO_GCC_GP1_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000800c)
#define HWIO_GCC_GP1_M_RMSK                                                                         0xff
#define HWIO_GCC_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, HWIO_GCC_GP1_M_RMSK)
#define HWIO_GCC_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, m)
#define HWIO_GCC_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_GP1_M_ADDR,v)
#define HWIO_GCC_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_M_ADDR,m,v,HWIO_GCC_GP1_M_IN)
#define HWIO_GCC_GP1_M_M_BMSK                                                                       0xff
#define HWIO_GCC_GP1_M_M_SHFT                                                                        0x0

#define HWIO_GCC_GP1_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00008010)
#define HWIO_GCC_GP1_N_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00008010)
#define HWIO_GCC_GP1_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008010)
#define HWIO_GCC_GP1_N_RMSK                                                                         0xff
#define HWIO_GCC_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, HWIO_GCC_GP1_N_RMSK)
#define HWIO_GCC_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, m)
#define HWIO_GCC_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_GP1_N_ADDR,v)
#define HWIO_GCC_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_N_ADDR,m,v,HWIO_GCC_GP1_N_IN)
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_GP1_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00008014)
#define HWIO_GCC_GP1_D_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00008014)
#define HWIO_GCC_GP1_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008014)
#define HWIO_GCC_GP1_D_RMSK                                                                         0xff
#define HWIO_GCC_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, HWIO_GCC_GP1_D_RMSK)
#define HWIO_GCC_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, m)
#define HWIO_GCC_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_GP1_D_ADDR,v)
#define HWIO_GCC_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_D_ADDR,m,v,HWIO_GCC_GP1_D_IN)
#define HWIO_GCC_GP1_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_GP1_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00009000)
#define HWIO_GCC_GP2_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00009000)
#define HWIO_GCC_GP2_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009000)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, HWIO_GCC_GP2_CBCR_RMSK)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_GP2_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_GP2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, HWIO_GCC_GP2_CMD_RCGR_RMSK)
#define HWIO_GCC_GP2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP2_CMD_RCGR_IN)
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_BMSK                                                          0x40
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_SHFT                                                           0x6
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_BMSK                                                          0x20
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_SHFT                                                           0x5
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_SHFT                                                            0x0
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_GP2_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_GP2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, HWIO_GCC_GP2_CFG_RCGR_RMSK)
#define HWIO_GCC_GP2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP2_CFG_RCGR_IN)
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SWALLOW_FVAL                                                      0x1
#define HWIO_GCC_GP2_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                    0x2
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                  0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                      0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                      0x1
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                      0x2
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                      0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                      0x4
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                      0x5
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                      0x6
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                      0x7
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_SHFT                                                           0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                    0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                      0x1
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                    0x2
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                      0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                    0x4
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                      0x5
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                    0x6
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                      0x7
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                    0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                      0x9
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                    0xa
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                      0xb
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                    0xc
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                      0xd
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                    0xe
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                      0xf
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                   0x10
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                     0x11
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                   0x12
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                    0x13
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                  0x14
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                    0x15
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                  0x16
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                    0x17
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                  0x18
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                    0x19
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                  0x1a
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                    0x1b
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                  0x1c
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                    0x1d
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                  0x1e
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                    0x1f

#define HWIO_GCC_GP2_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000900c)
#define HWIO_GCC_GP2_M_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000900c)
#define HWIO_GCC_GP2_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000900c)
#define HWIO_GCC_GP2_M_RMSK                                                                         0xff
#define HWIO_GCC_GP2_M_IN          \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, HWIO_GCC_GP2_M_RMSK)
#define HWIO_GCC_GP2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, m)
#define HWIO_GCC_GP2_M_OUT(v)      \
        out_dword(HWIO_GCC_GP2_M_ADDR,v)
#define HWIO_GCC_GP2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_M_ADDR,m,v,HWIO_GCC_GP2_M_IN)
#define HWIO_GCC_GP2_M_M_BMSK                                                                       0xff
#define HWIO_GCC_GP2_M_M_SHFT                                                                        0x0

#define HWIO_GCC_GP2_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00009010)
#define HWIO_GCC_GP2_N_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00009010)
#define HWIO_GCC_GP2_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009010)
#define HWIO_GCC_GP2_N_RMSK                                                                         0xff
#define HWIO_GCC_GP2_N_IN          \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, HWIO_GCC_GP2_N_RMSK)
#define HWIO_GCC_GP2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, m)
#define HWIO_GCC_GP2_N_OUT(v)      \
        out_dword(HWIO_GCC_GP2_N_ADDR,v)
#define HWIO_GCC_GP2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_N_ADDR,m,v,HWIO_GCC_GP2_N_IN)
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_GP2_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00009014)
#define HWIO_GCC_GP2_D_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00009014)
#define HWIO_GCC_GP2_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009014)
#define HWIO_GCC_GP2_D_RMSK                                                                         0xff
#define HWIO_GCC_GP2_D_IN          \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, HWIO_GCC_GP2_D_RMSK)
#define HWIO_GCC_GP2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, m)
#define HWIO_GCC_GP2_D_OUT(v)      \
        out_dword(HWIO_GCC_GP2_D_ADDR,v)
#define HWIO_GCC_GP2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_D_ADDR,m,v,HWIO_GCC_GP2_D_IN)
#define HWIO_GCC_GP2_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_GP2_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, HWIO_GCC_GP3_CBCR_RMSK)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_GP3_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_GP3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, HWIO_GCC_GP3_CMD_RCGR_RMSK)
#define HWIO_GCC_GP3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP3_CMD_RCGR_IN)
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_BMSK                                                          0x40
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_SHFT                                                           0x6
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_BMSK                                                          0x20
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_SHFT                                                           0x5
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_SHFT                                                            0x0
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_GP3_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_GP3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, HWIO_GCC_GP3_CFG_RCGR_RMSK)
#define HWIO_GCC_GP3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP3_CFG_RCGR_IN)
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SWALLOW_FVAL                                                      0x1
#define HWIO_GCC_GP3_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                    0x2
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                  0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                      0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                      0x1
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                      0x2
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                      0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                      0x4
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                      0x5
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                      0x6
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                      0x7
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_SHFT                                                           0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                    0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                      0x1
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                    0x2
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                      0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                    0x4
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                      0x5
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                    0x6
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                      0x7
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                    0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                      0x9
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                    0xa
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                      0xb
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                    0xc
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                      0xd
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                    0xe
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                      0xf
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                   0x10
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                     0x11
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                   0x12
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                    0x13
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                  0x14
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                    0x15
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                  0x16
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                    0x17
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                  0x18
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                    0x19
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                  0x1a
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                    0x1b
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                  0x1c
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                    0x1d
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                  0x1e
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                    0x1f

#define HWIO_GCC_GP3_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a00c)
#define HWIO_GCC_GP3_M_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a00c)
#define HWIO_GCC_GP3_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_GCC_GP3_M_RMSK                                                                         0xff
#define HWIO_GCC_GP3_M_IN          \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, HWIO_GCC_GP3_M_RMSK)
#define HWIO_GCC_GP3_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, m)
#define HWIO_GCC_GP3_M_OUT(v)      \
        out_dword(HWIO_GCC_GP3_M_ADDR,v)
#define HWIO_GCC_GP3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_M_ADDR,m,v,HWIO_GCC_GP3_M_IN)
#define HWIO_GCC_GP3_M_M_BMSK                                                                       0xff
#define HWIO_GCC_GP3_M_M_SHFT                                                                        0x0

#define HWIO_GCC_GP3_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a010)
#define HWIO_GCC_GP3_N_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a010)
#define HWIO_GCC_GP3_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_GCC_GP3_N_RMSK                                                                         0xff
#define HWIO_GCC_GP3_N_IN          \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, HWIO_GCC_GP3_N_RMSK)
#define HWIO_GCC_GP3_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, m)
#define HWIO_GCC_GP3_N_OUT(v)      \
        out_dword(HWIO_GCC_GP3_N_ADDR,v)
#define HWIO_GCC_GP3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_N_ADDR,m,v,HWIO_GCC_GP3_N_IN)
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_GP3_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a014)
#define HWIO_GCC_GP3_D_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a014)
#define HWIO_GCC_GP3_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_GCC_GP3_D_RMSK                                                                         0xff
#define HWIO_GCC_GP3_D_IN          \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, HWIO_GCC_GP3_D_RMSK)
#define HWIO_GCC_GP3_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, m)
#define HWIO_GCC_GP3_D_OUT(v)      \
        out_dword(HWIO_GCC_GP3_D_ADDR,v)
#define HWIO_GCC_GP3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_D_ADDR,m,v,HWIO_GCC_GP3_D_IN)
#define HWIO_GCC_GP3_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_GP3_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_APSS_MISC_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00060000)
#define HWIO_GCC_APSS_MISC_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00060000)
#define HWIO_GCC_APSS_MISC_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00060000)
#define HWIO_GCC_APSS_MISC_RMSK                                                                      0xf
#define HWIO_GCC_APSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_APSS_MISC_ADDR, HWIO_GCC_APSS_MISC_RMSK)
#define HWIO_GCC_APSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_MISC_ADDR, m)
#define HWIO_GCC_APSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APSS_MISC_ADDR,v)
#define HWIO_GCC_APSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_MISC_ADDR,m,v,HWIO_GCC_APSS_MISC_IN)
#define HWIO_GCC_APSS_MISC_AUX3_CLK_ENABLE_BMSK                                                      0x8
#define HWIO_GCC_APSS_MISC_AUX3_CLK_ENABLE_SHFT                                                      0x3
#define HWIO_GCC_APSS_MISC_AUX3_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APSS_MISC_AUX3_CLK_ENABLE_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_BMSK                                                      0x4
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_SHFT                                                      0x2
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_BMSK                                                      0x2
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_SHFT                                                      0x1
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_BMSK                                                    0x1
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_SHFT                                                    0x0
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_RELEASE_FVAL                                            0x0
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_RESET_FVAL                                              0x1

#define HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_RMSK                                                             0x1
#define HWIO_GCC_TIC_MODE_APSS_BOOT_IN          \
        in_dword_masked(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR, HWIO_GCC_TIC_MODE_APSS_BOOT_RMSK)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR, m)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OUT(v)      \
        out_dword(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR,v)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR,m,v,HWIO_GCC_TIC_MODE_APSS_BOOT_IN)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_BMSK                                       0x1
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_SHFT                                       0x0
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_DISABLE_FVAL                               0x0
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_ENABLE_FVAL                                0x1

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                             0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK                                                             0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN          \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, m)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,v)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,m,v,HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_BMSK                                              0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_SHFT                                              0x0
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_DISABLE_FVAL                                      0x1

#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000008)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000008)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_RMSK                                                     0xffffffff
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_IN          \
        in_dword_masked(HWIO_GCC_S1LM_MODEM_DIV_VOTE_ADDR, HWIO_GCC_S1LM_MODEM_DIV_VOTE_RMSK)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_S1LM_MODEM_DIV_VOTE_ADDR, m)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_S1LM_MODEM_DIV_VOTE_ADDR,v)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_S1LM_MODEM_DIV_VOTE_ADDR,m,v,HWIO_GCC_S1LM_MODEM_DIV_VOTE_IN)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_SPARE_BITS_BMSK                                          0xfffffffe
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_SPARE_BITS_SHFT                                                 0x1
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_S1LM_MODEM_DIV_VOTE_BMSK                                        0x1
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_S1LM_MODEM_DIV_VOTE_SHFT                                        0x0

#define HWIO_GCC_GCC_SPARE1_REG_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_RMSK                                                          0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, HWIO_GCC_GCC_SPARE1_REG_RMSK)
#define HWIO_GCC_GCC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE1_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE1_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE1_REG_IN)
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_BMSK                                               0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_SHFT                                                      0x0

#define HWIO_GCC_S1LM_APPS_DIV_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e000)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007e000)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e000)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_RMSK                                                      0xffffffff
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_IN          \
        in_dword_masked(HWIO_GCC_S1LM_APPS_DIV_VOTE_ADDR, HWIO_GCC_S1LM_APPS_DIV_VOTE_RMSK)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_S1LM_APPS_DIV_VOTE_ADDR, m)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_S1LM_APPS_DIV_VOTE_ADDR,v)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_S1LM_APPS_DIV_VOTE_ADDR,m,v,HWIO_GCC_S1LM_APPS_DIV_VOTE_IN)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_SPARE_BITS31_18_BMSK                                      0xfffc0000
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_SPARE_BITS31_18_SHFT                                            0x12
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_SW_OVERRIDE_BMSK                               0x20000
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_SW_OVERRIDE_SHFT                                  0x11
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_HW_SW_OVERRIDE_EN_CHICKEN_BIT_BMSK             0x10000
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_HW_SW_OVERRIDE_EN_CHICKEN_BIT_SHFT                0x10
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_SPARE_BITS15_1_BMSK                                           0xfffe
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_SPARE_BITS15_1_SHFT                                              0x1
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_VOTE_BMSK                                          0x1
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_VOTE_SHFT                                          0x0

#define HWIO_GCC_GCC_SPARE3_REG_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_RMSK                                                          0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, HWIO_GCC_GCC_SPARE3_REG_RMSK)
#define HWIO_GCC_GCC_SPARE3_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE3_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE3_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE3_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE3_REG_IN)
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_BMSK                                               0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_SHFT                                                      0x0

#define HWIO_GCC_AUDIO_CORE_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_RMSK                                                          0x80000007
#define HWIO_GCC_AUDIO_CORE_BCR_IN          \
        in_dword_masked(HWIO_GCC_AUDIO_CORE_BCR_ADDR, HWIO_GCC_AUDIO_CORE_BCR_RMSK)
#define HWIO_GCC_AUDIO_CORE_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AUDIO_CORE_BCR_ADDR, m)
#define HWIO_GCC_AUDIO_CORE_BCR_OUT(v)      \
        out_dword(HWIO_GCC_AUDIO_CORE_BCR_ADDR,v)
#define HWIO_GCC_AUDIO_CORE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AUDIO_CORE_BCR_ADDR,m,v,HWIO_GCC_AUDIO_CORE_BCR_IN)
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_STATUS_BMSK                                               0x80000000
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_STATUS_SHFT                                                     0x1f
#define HWIO_GCC_AUDIO_CORE_BCR_FORCE_RESET_BMSK                                                     0x4
#define HWIO_GCC_AUDIO_CORE_BCR_FORCE_RESET_SHFT                                                     0x2
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_EN_BMSK                                                          0x2
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_EN_SHFT                                                          0x1
#define HWIO_GCC_AUDIO_CORE_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_AUDIO_CORE_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_PHYS                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_RMSK                                         0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_D_BMSK                                       0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_D_SHFT                                        0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_N_BMSK                                       0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_N_SHFT                                        0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_M_BMSK                                       0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_M_SHFT                                        0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_PHYS                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_RMSK                                             0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_MODE_BMSK                                        0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_MODE_SHFT                                           0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_M_BMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_M_SHFT                                                     0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_NOT_N_MINUS_M_BMSK                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_NOT_N_MINUS_M_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_NOT_2D_BMSK                                               0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_NOT_2D_SHFT                                                0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_RMSK                                             0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_PHYS                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_RMSK                                         0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_D_BMSK                                       0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_D_SHFT                                        0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_N_BMSK                                       0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_N_SHFT                                        0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_M_BMSK                                       0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_M_SHFT                                        0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_PHYS                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_RMSK                                             0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_MODE_BMSK                                        0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_MODE_SHFT                                           0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_M_BMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_M_SHFT                                                     0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_NOT_N_MINUS_M_BMSK                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_NOT_N_MINUS_M_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_NOT_2D_BMSK                                               0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_NOT_2D_SHFT                                                0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_RMSK                                             0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_N_BMSK                                                  0x40
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_N_SHFT                                                   0x6
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_M_BMSK                                                  0x20
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_M_SHFT                                                   0x5
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_RMSK                                             0x800000f3
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_D_BMSK                                           0x80
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_D_SHFT                                            0x7
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_N_BMSK                                           0x40
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_N_SHFT                                            0x6
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_M_BMSK                                           0x20
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_M_SHFT                                            0x5
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_RMSK                                                 0x371f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_MODE_BMSK                                            0x3000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_MODE_SHFT                                               0xc
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_M_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_M_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_M_BMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_M_SHFT                                                         0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_N_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_N_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_NOT_N_MINUS_M_BMSK                                            0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_NOT_N_MINUS_M_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_D_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_D_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_NOT_2D_BMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_NOT_2D_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_PHYS                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OFFS                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_RMSK                                    0x80007ff1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_CORE_ON_BMSK                      0x4000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_CORE_ON_SHFT                         0xe
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                    0x2000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                       0xd
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                   0x1000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                      0xc
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_WAKEUP_BMSK                                  0xf00
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_WAKEUP_SHFT                                    0x8
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_SLEEP_BMSK                                    0xf0
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_SLEEP_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_PHYS                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OFFS                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_RMSK                                        0x80000003
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_HW_CTL_BMSK                                        0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_HW_CTL_SHFT                                        0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c050)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c050)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c050)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_RMSK                                                    0x80000003
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR, HWIO_GCC_ULTAUDIO_STC_XO_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_STC_XO_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_PHYS                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OFFS                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_RMSK                                    0x80000003
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_HW_CTL_BMSK                                    0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_HW_CTL_SHFT                                    0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_PHYS                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_RMSK                                         0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_D_BMSK                                       0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_D_SHFT                                        0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_N_BMSK                                       0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_N_SHFT                                        0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_M_BMSK                                       0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_M_SHFT                                        0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_PHYS                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_RMSK                                             0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_MODE_BMSK                                        0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_MODE_SHFT                                           0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_M_BMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_M_SHFT                                                     0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_NOT_N_MINUS_M_BMSK                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_NOT_N_MINUS_M_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_NOT_2D_BMSK                                               0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_NOT_2D_SHFT                                                0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_RMSK                                             0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f0)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_PHYS                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0f0)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f0)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_RMSK                                           0x800000f3
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_D_BMSK                                         0x80
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_D_SHFT                                          0x7
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_N_BMSK                                         0x40
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_N_SHFT                                          0x6
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_M_BMSK                                         0x20
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_M_SHFT                                          0x5
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                  0x10
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                   0x4
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_EN_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_EN_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_UPDATE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_UPDATE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f4)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_PHYS                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0f4)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f4)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_RMSK                                               0x371f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_MODE_BMSK                                          0x3000
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_MODE_SHFT                                             0xc
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_SEL_BMSK                                        0x700
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_SEL_SHFT                                          0x8
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_DIV_BMSK                                         0x1f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_DIV_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f8)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0f8)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f8)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_M_BMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_M_SHFT                                                       0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0fc)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0fc)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0fc)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_NOT_N_MINUS_M_BMSK                                          0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_NOT_N_MINUS_M_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c100)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c100)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c100)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_NOT_2D_BMSK                                                 0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_NOT_2D_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c104)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c104)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c104)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_RMSK                                               0x80000003
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c108)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_PHYS                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c108)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c108)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_RMSK                                       0x800000f3
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_BMSK                              0x80000000
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_SHFT                                    0x1f
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_D_BMSK                                     0x80
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_D_SHFT                                      0x7
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_N_BMSK                                     0x40
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_N_SHFT                                      0x6
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_M_BMSK                                     0x20
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_M_SHFT                                      0x5
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                              0x10
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                               0x4
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ROOT_EN_BMSK                                      0x2
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ROOT_EN_SHFT                                      0x1
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_UPDATE_BMSK                                       0x1
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_UPDATE_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c10c)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_PHYS                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c10c)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c10c)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_RMSK                                           0x371f
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_MODE_BMSK                                      0x3000
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_MODE_SHFT                                         0xc
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_SRC_SEL_BMSK                                    0x700
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_SRC_SEL_SHFT                                      0x8
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_SRC_DIV_BMSK                                     0x1f
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_SRC_DIV_SHFT                                      0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c110)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c110)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c110)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_ADDR, HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_RMSK)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_M_BMSK                                                  0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_M_SHFT                                                   0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c114)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c114)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c114)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_ADDR, HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_RMSK)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_NOT_N_MINUS_M_BMSK                                      0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_NOT_N_MINUS_M_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c118)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c118)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c118)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_ADDR, HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_RMSK)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_NOT_2D_BMSK                                             0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_NOT_2D_SHFT                                              0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c11c)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_PHYS                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c11c)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c11c)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_RMSK                                           0x80000003
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_ADDR, HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_HW_CTL_BMSK                                           0x2
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_HW_CTL_SHFT                                           0x1
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c120)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_PHYS                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c120)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c120)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_RMSK                                       0x800000f3
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_BMSK                              0x80000000
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_SHFT                                    0x1f
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_D_BMSK                                     0x80
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_D_SHFT                                      0x7
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_N_BMSK                                     0x40
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_N_SHFT                                      0x6
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_M_BMSK                                     0x20
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_M_SHFT                                      0x5
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                              0x10
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                               0x4
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ROOT_EN_BMSK                                      0x2
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ROOT_EN_SHFT                                      0x1
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_UPDATE_BMSK                                       0x1
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_UPDATE_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c124)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_PHYS                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c124)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c124)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_RMSK                                           0x371f
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_MODE_BMSK                                      0x3000
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_MODE_SHFT                                         0xc
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_SRC_SEL_BMSK                                    0x700
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_SRC_SEL_SHFT                                      0x8
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_SRC_DIV_BMSK                                     0x1f
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_SRC_DIV_SHFT                                      0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c128)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c128)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c128)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_ADDR, HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_RMSK)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_M_BMSK                                                  0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_M_SHFT                                                   0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c12c)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c12c)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c12c)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_ADDR, HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_RMSK)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_NOT_N_MINUS_M_BMSK                                      0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_NOT_N_MINUS_M_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c130)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c130)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c130)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_ADDR, HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_RMSK)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_NOT_2D_BMSK                                             0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_NOT_2D_SHFT                                              0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c134)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_PHYS                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c134)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c134)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_RMSK                                           0x80000003
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_ADDR, HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_HW_CTL_BMSK                                           0x2
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_HW_CTL_SHFT                                           0x1
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0d8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0d8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0d8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_RMSK                                             0x800000f3
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_D_BMSK                                           0x80
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_D_SHFT                                            0x7
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_N_BMSK                                           0x40
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_N_SHFT                                            0x6
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_M_BMSK                                           0x20
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_M_SHFT                                            0x5
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0dc)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0dc)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0dc)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_RMSK                                                 0x371f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_MODE_BMSK                                            0x3000
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_MODE_SHFT                                               0xc
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e0)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0e0)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e0)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_M_BMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_M_SHFT                                                         0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e4)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0e4)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e4)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_NOT_N_MINUS_M_BMSK                                            0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_NOT_N_MINUS_M_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0e8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_NOT_2D_BMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_NOT_2D_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0ec)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0ec)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0ec)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b8)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0b8)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b8)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_RMSK                                                            0x1
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_IN          \
        in_dword_masked(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR, HWIO_GCC_AUDIO_REF_CLOCK_SEL_RMSK)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_INM(m)      \
        in_dword_masked(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR, m)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_OUT(v)      \
        out_dword(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR,v)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR,m,v,HWIO_GCC_AUDIO_REF_CLOCK_SEL_IN)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_REF_CLK_SEL_BMSK                                                0x1
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_REF_CLK_SEL_SHFT                                                0x0
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_REF_CLK_SEL_XO_SEL_FVAL                                         0x0
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_REF_CLK_SEL_EXT_MCLK_SEL_FVAL                                   0x1

#define HWIO_GCC_ECC_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00051000)
#define HWIO_GCC_ECC_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00051000)
#define HWIO_GCC_ECC_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051000)
#define HWIO_GCC_ECC_BCR_RMSK                                                                        0x1
#define HWIO_GCC_ECC_BCR_IN          \
        in_dword_masked(HWIO_GCC_ECC_BCR_ADDR, HWIO_GCC_ECC_BCR_RMSK)
#define HWIO_GCC_ECC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ECC_BCR_ADDR, m)
#define HWIO_GCC_ECC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_ECC_BCR_ADDR,v)
#define HWIO_GCC_ECC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ECC_BCR_ADDR,m,v,HWIO_GCC_ECC_BCR_IN)
#define HWIO_GCC_ECC_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_ECC_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_ECC_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_ECC_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_ECC_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00051004)
#define HWIO_GCC_ECC_CMD_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00051004)
#define HWIO_GCC_ECC_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051004)
#define HWIO_GCC_ECC_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_ECC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ECC_CMD_RCGR_ADDR, HWIO_GCC_ECC_CMD_RCGR_RMSK)
#define HWIO_GCC_ECC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ECC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ECC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ECC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ECC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ECC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ECC_CMD_RCGR_IN)
#define HWIO_GCC_ECC_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_ECC_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_ECC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_ECC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_ECC_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_ECC_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_ECC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_ECC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_ECC_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_ECC_CMD_RCGR_UPDATE_SHFT                                                            0x0
#define HWIO_GCC_ECC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_ECC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_ECC_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00051008)
#define HWIO_GCC_ECC_CFG_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00051008)
#define HWIO_GCC_ECC_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051008)
#define HWIO_GCC_ECC_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_ECC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ECC_CFG_RCGR_ADDR, HWIO_GCC_ECC_CFG_RCGR_RMSK)
#define HWIO_GCC_ECC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ECC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ECC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ECC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ECC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ECC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ECC_CFG_RCGR_IN)
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                      0x0
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                      0x1
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                      0x2
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                      0x3
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                      0x4
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                      0x5
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                      0x6
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                      0x7
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_SHFT                                                           0x0
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                    0x0
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                      0x1
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                    0x2
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                      0x3
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                    0x4
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                      0x5
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                    0x6
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                      0x7
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                    0x8
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                      0x9
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                    0xa
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                      0xb
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                    0xc
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                      0xd
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                    0xe
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                      0xf
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                   0x10
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                     0x11
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                   0x12
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                    0x13
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                  0x14
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                    0x15
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                  0x16
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                    0x17
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                  0x18
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                    0x19
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                  0x1a
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                    0x1b
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                  0x1c
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                    0x1d
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                  0x1e
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                    0x1f

#define HWIO_GCC_ECC_CORE_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005100c)
#define HWIO_GCC_ECC_CORE_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005100c)
#define HWIO_GCC_ECC_CORE_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005100c)
#define HWIO_GCC_ECC_CORE_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_ECC_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ECC_CORE_CBCR_ADDR, HWIO_GCC_ECC_CORE_CBCR_RMSK)
#define HWIO_GCC_ECC_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ECC_CORE_CBCR_ADDR, m)
#define HWIO_GCC_ECC_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ECC_CORE_CBCR_ADDR,v)
#define HWIO_GCC_ECC_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ECC_CORE_CBCR_ADDR,m,v,HWIO_GCC_ECC_CORE_CBCR_IN)
#define HWIO_GCC_ECC_CORE_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_ECC_CORE_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_ECC_CORE_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_ECC_CORE_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_ECC_CORE_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_ECC_CORE_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_ECC_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00051010)
#define HWIO_GCC_ECC_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00051010)
#define HWIO_GCC_ECC_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051010)
#define HWIO_GCC_ECC_CBCR_RMSK                                                                0xf0008001
#define HWIO_GCC_ECC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ECC_CBCR_ADDR, HWIO_GCC_ECC_CBCR_RMSK)
#define HWIO_GCC_ECC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ECC_CBCR_ADDR, m)
#define HWIO_GCC_ECC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ECC_CBCR_ADDR,v)
#define HWIO_GCC_ECC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ECC_CBCR_ADDR,m,v,HWIO_GCC_ECC_CBCR_IN)
#define HWIO_GCC_ECC_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_ECC_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_ECC_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_ECC_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_ECC_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_ECC_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_ECC_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_ECC_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_ECC_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_ECC_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_ECC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_ECC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_DCC_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00052000)
#define HWIO_GCC_DCC_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00052000)
#define HWIO_GCC_DCC_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052000)
#define HWIO_GCC_DCC_BCR_RMSK                                                                        0x1
#define HWIO_GCC_DCC_BCR_IN          \
        in_dword_masked(HWIO_GCC_DCC_BCR_ADDR, HWIO_GCC_DCC_BCR_RMSK)
#define HWIO_GCC_DCC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_BCR_ADDR, m)
#define HWIO_GCC_DCC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_BCR_ADDR,v)
#define HWIO_GCC_DCC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_BCR_ADDR,m,v,HWIO_GCC_DCC_BCR_IN)
#define HWIO_GCC_DCC_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_DCC_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_DCC_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_DCC_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_DCC_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00052004)
#define HWIO_GCC_DCC_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00052004)
#define HWIO_GCC_DCC_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052004)
#define HWIO_GCC_DCC_CBCR_RMSK                                                                0xf000fff1
#define HWIO_GCC_DCC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DCC_CBCR_ADDR, HWIO_GCC_DCC_CBCR_RMSK)
#define HWIO_GCC_DCC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_CBCR_ADDR, m)
#define HWIO_GCC_DCC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_CBCR_ADDR,v)
#define HWIO_GCC_DCC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_CBCR_ADDR,m,v,HWIO_GCC_DCC_CBCR_IN)
#define HWIO_GCC_DCC_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DCC_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DCC_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_DCC_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_DCC_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_DCC_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_DCC_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_DCC_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_DCC_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_DCC_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_DCC_CBCR_WAKEUP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_DCC_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_DCC_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_DCC_CBCR_SLEEP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_DCC_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DCC_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_DCC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_DCC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_DCC_XO_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00052008)
#define HWIO_GCC_DCC_XO_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00052008)
#define HWIO_GCC_DCC_XO_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052008)
#define HWIO_GCC_DCC_XO_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_DCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DCC_XO_CBCR_ADDR, HWIO_GCC_DCC_XO_CBCR_RMSK)
#define HWIO_GCC_DCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_DCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_DCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_XO_CBCR_ADDR,m,v,HWIO_GCC_DCC_XO_CBCR_IN)
#define HWIO_GCC_DCC_XO_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_DCC_XO_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_DCC_XO_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_DCC_XO_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_DCC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_DCC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_QZIP_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00053000)
#define HWIO_GCC_QZIP_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00053000)
#define HWIO_GCC_QZIP_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053000)
#define HWIO_GCC_QZIP_CBCR_RMSK                                                               0x80007ff1
#define HWIO_GCC_QZIP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QZIP_CBCR_ADDR, HWIO_GCC_QZIP_CBCR_RMSK)
#define HWIO_GCC_QZIP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QZIP_CBCR_ADDR, m)
#define HWIO_GCC_QZIP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QZIP_CBCR_ADDR,v)
#define HWIO_GCC_QZIP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QZIP_CBCR_ADDR,m,v,HWIO_GCC_QZIP_CBCR_IN)
#define HWIO_GCC_QZIP_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QZIP_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_QZIP_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_QZIP_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_QZIP_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_QZIP_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_QZIP_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_QZIP_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_QZIP_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QZIP_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_QZIP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QZIP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SPARE1_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00054000)
#define HWIO_GCC_SPARE1_REG_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00054000)
#define HWIO_GCC_SPARE1_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054000)
#define HWIO_GCC_SPARE1_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_GCC_SPARE1_REG_ADDR, HWIO_GCC_SPARE1_REG_RMSK)
#define HWIO_GCC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE1_REG_ADDR, m)
#define HWIO_GCC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_GCC_SPARE1_REG_ADDR,v)
#define HWIO_GCC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE1_REG_ADDR,m,v,HWIO_GCC_SPARE1_REG_IN)
#define HWIO_GCC_SPARE1_REG_SPARE_FIELD_BMSK                                                  0xffffffff
#define HWIO_GCC_SPARE1_REG_SPARE_FIELD_SHFT                                                         0x0

#define HWIO_GCC_SPARE2_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00055000)
#define HWIO_GCC_SPARE2_REG_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00055000)
#define HWIO_GCC_SPARE2_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055000)
#define HWIO_GCC_SPARE2_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_SPARE2_REG_IN          \
        in_dword_masked(HWIO_GCC_SPARE2_REG_ADDR, HWIO_GCC_SPARE2_REG_RMSK)
#define HWIO_GCC_SPARE2_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE2_REG_ADDR, m)
#define HWIO_GCC_SPARE2_REG_OUT(v)      \
        out_dword(HWIO_GCC_SPARE2_REG_ADDR,v)
#define HWIO_GCC_SPARE2_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE2_REG_ADDR,m,v,HWIO_GCC_SPARE2_REG_IN)
#define HWIO_GCC_SPARE2_REG_SPARE_FIELD_BMSK                                                  0xffffffff
#define HWIO_GCC_SPARE2_REG_SPARE_FIELD_SHFT                                                         0x0

#define HWIO_GCC_SPARE3_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00056000)
#define HWIO_GCC_SPARE3_REG_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00056000)
#define HWIO_GCC_SPARE3_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056000)
#define HWIO_GCC_SPARE3_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_SPARE3_REG_IN          \
        in_dword_masked(HWIO_GCC_SPARE3_REG_ADDR, HWIO_GCC_SPARE3_REG_RMSK)
#define HWIO_GCC_SPARE3_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE3_REG_ADDR, m)
#define HWIO_GCC_SPARE3_REG_OUT(v)      \
        out_dword(HWIO_GCC_SPARE3_REG_ADDR,v)
#define HWIO_GCC_SPARE3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE3_REG_ADDR,m,v,HWIO_GCC_SPARE3_REG_IN)
#define HWIO_GCC_SPARE3_REG_SPARE_FIELD_BMSK                                                  0xffffffff
#define HWIO_GCC_SPARE3_REG_SPARE_FIELD_SHFT                                                         0x0


#endif /* __HALCLKHWIO_H__ */
