Analysis & Synthesis report for rv32
Fri Sep 06 00:19:14 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for data_memory:u_DATA|altsyncram:memory_rtl_0|altsyncram_epr1:auto_generated
 15. Source assignments for instruction_memory:u_INSTRUCTION|altsyncram:w_MEM_rtl_0|altsyncram_5re1:auto_generated
 16. Parameter Settings for User Entity Instance: reg:u_PC
 17. Parameter Settings for User Entity Instance: bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID
 18. Parameter Settings for User Entity Instance: mux_2:u_MUX_STALL
 19. Parameter Settings for User Entity Instance: bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX
 20. Parameter Settings for User Entity Instance: mux_3:u_MUX_FORWARD1
 21. Parameter Settings for User Entity Instance: mux_3:u_MUX_FORWARD2
 22. Parameter Settings for User Entity Instance: mux_2:u_MUX_IMM
 23. Parameter Settings for User Entity Instance: bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM
 24. Parameter Settings for User Entity Instance: bar_mem_wb:u_BAR_MEM_WB|reg:u_REG_MEM_WB
 25. Parameter Settings for User Entity Instance: mux_2:u_MUX_MEMORY
 26. Parameter Settings for User Entity Instance: mux_2:u_MUX_BRANCH
 27. Parameter Settings for Inferred Entity Instance: data_memory:u_DATA|altsyncram:memory_rtl_0
 28. Parameter Settings for Inferred Entity Instance: instruction_memory:u_INSTRUCTION|altsyncram:w_MEM_rtl_0
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "bar_mem_wb:u_BAR_MEM_WB"
 31. Port Connectivity Checks: "bar_ex_mem:u_BAR_EX_MEM"
 32. Port Connectivity Checks: "bar_id_ex:u_BAR_ID_EX"
 33. Port Connectivity Checks: "reg_file:u_REGFILE|mux32_32bit:u_MUX_READ_DATA2"
 34. Port Connectivity Checks: "reg_file:u_REGFILE|mux32_32bit:u_MUX_READ_DATA1"
 35. Port Connectivity Checks: "reg_file:u_REGFILE|decoder5to32:u_DEC"
 36. Port Connectivity Checks: "mux_2:u_MUX_STALL"
 37. Port Connectivity Checks: "somador:u_ADDER_4"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Sep 06 00:19:14 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; rv32                                        ;
; Top-level Entity Name           ; rv32_top                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1266                                        ;
; Total pins                      ; 34                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 24,576                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6       ;                    ;
; Top-level entity name                                                           ; rv32_top           ; rv32               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                   ; Library ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; hdl/registradores-barreira/bar_mem_wb.vhd            ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_mem_wb.vhd            ;         ;
; hdl/registradores-barreira/bar_ex_mem.vhd            ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_ex_mem.vhd            ;         ;
; hdl/registradores-barreira/bar_id_ex.vhd             ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_id_ex.vhd             ;         ;
; hdl/registradores-barreira/bar_if_id.vhd             ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_if_id.vhd             ;         ;
; hdl/controlador/main_control.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/controlador/main_control.vhd                     ;         ;
; hdl/controlador/alu_control.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/controlador/alu_control.vhd                      ;         ;
; hdl/datapath/hazard_detection_unit.vhd               ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/hazard_detection_unit.vhd               ;         ;
; hdl/datapath/forwarding_unit.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/forwarding_unit.vhd                     ;         ;
; hdl/datapath/shift_left.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/shift_left.vhd                          ;         ;
; hdl/datapath/reg.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd                                 ;         ;
; hdl/datapath/mux_3.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/mux_3.vhd                               ;         ;
; hdl/datapath/mux_2.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/mux_2.vhd                               ;         ;
; hdl/datapath/instruction_memory.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/instruction_memory.vhd                  ;         ;
; hdl/datapath/imm_gen.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/imm_gen.vhd                             ;         ;
; hdl/datapath/data_memory.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/data_memory.vhd                         ;         ;
; hdl/datapath/ula/ula.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd                             ;         ;
; hdl/datapath/ula/seletor_ula.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/seletor_ula.vhd                     ;         ;
; hdl/datapath/ula/slt.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/slt.vhd                             ;         ;
; hdl/datapath/ula/or.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/or.vhd                              ;         ;
; hdl/datapath/ula/nor.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/nor.vhd                             ;         ;
; hdl/datapath/ula/and.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/and.vhd                             ;         ;
; hdl/datapath/ula/subtrator.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/subtrator.vhd                       ;         ;
; hdl/datapath/somador.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/somador.vhd                             ;         ;
; hdl/datapath/banco-de-registradores/reg_file.vhd     ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/reg_file.vhd     ;         ;
; hdl/datapath/banco-de-registradores/mux32_32bit.vhd  ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/mux32_32bit.vhd  ;         ;
; hdl/datapath/banco-de-registradores/decoder5to32.vhd ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/decoder5to32.vhd ;         ;
; hdl/rv32_top.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd                                     ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal201.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                          ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_epr1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/db/altsyncram_epr1.tdf                               ;         ;
; db/rv32.ram0_data_memory_8ae84398.hdl.mif            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/db/rv32.ram0_data_memory_8ae84398.hdl.mif            ;         ;
; db/altsyncram_5re1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/db/altsyncram_5re1.tdf                               ;         ;
; db/rv32.ram0_instruction_memory_68fd8bb8.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/db/rv32.ram0_instruction_memory_68fd8bb8.hdl.mif     ;         ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1180        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1272        ;
;     -- 7 input functions                    ; 12          ;
;     -- 6 input functions                    ; 806         ;
;     -- 5 input functions                    ; 203         ;
;     -- 4 input functions                    ; 121         ;
;     -- <=3 input functions                  ; 130         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1266        ;
;                                             ;             ;
; I/O pins                                    ; 34          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 24576       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_CLK~input ;
; Maximum fan-out                             ; 1330        ;
; Total fan-out                               ; 11510       ;
; Average fan-out                             ; 4.31        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Entity Name           ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |rv32_top                                     ; 1272 (1)            ; 1266 (0)                  ; 24576             ; 0          ; 34   ; 0            ; |rv32_top                                                                                        ; rv32_top              ; work         ;
;    |alu_control:u_ALUCTRL|                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|alu_control:u_ALUCTRL                                                                  ; alu_control           ; work         ;
;    |bar_ex_mem:u_BAR_EX_MEM|                  ; 0 (0)               ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|bar_ex_mem:u_BAR_EX_MEM                                                                ; bar_ex_mem            ; work         ;
;       |reg:u_REG_EX_MEM|                      ; 0 (0)               ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM                                               ; reg                   ; work         ;
;    |bar_id_ex:u_BAR_ID_EX|                    ; 13 (0)              ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|bar_id_ex:u_BAR_ID_EX                                                                  ; bar_id_ex             ; work         ;
;       |reg:u_REG_ID_EX|                       ; 13 (13)             ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX                                                  ; reg                   ; work         ;
;    |bar_if_id:u_BAR_IF_ID|                    ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|bar_if_id:u_BAR_IF_ID                                                                  ; bar_if_id             ; work         ;
;       |reg:u_REG_IF_ID|                       ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID                                                  ; reg                   ; work         ;
;    |bar_mem_wb:u_BAR_MEM_WB|                  ; 0 (0)               ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|bar_mem_wb:u_BAR_MEM_WB                                                                ; bar_mem_wb            ; work         ;
;       |reg:u_REG_MEM_WB|                      ; 0 (0)               ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|bar_mem_wb:u_BAR_MEM_WB|reg:u_REG_MEM_WB                                               ; reg                   ; work         ;
;    |data_memory:u_DATA|                       ; 0 (0)               ; 1 (1)                     ; 16384             ; 0          ; 0    ; 0            ; |rv32_top|data_memory:u_DATA                                                                     ; data_memory           ; work         ;
;       |altsyncram:memory_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |rv32_top|data_memory:u_DATA|altsyncram:memory_rtl_0                                             ; altsyncram            ; work         ;
;          |altsyncram_epr1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |rv32_top|data_memory:u_DATA|altsyncram:memory_rtl_0|altsyncram_epr1:auto_generated              ; altsyncram_epr1       ; work         ;
;    |forwarding_unit:u_FORWARDING_UNIT|        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|forwarding_unit:u_FORWARDING_UNIT                                                      ; forwarding_unit       ; work         ;
;    |hazard_detection_unit:u_HAZARD_DETECTION| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|hazard_detection_unit:u_HAZARD_DETECTION                                               ; hazard_detection_unit ; work         ;
;    |imm_gen:u_IMMGEN|                         ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|imm_gen:u_IMMGEN                                                                       ; imm_gen               ; work         ;
;    |instruction_memory:u_INSTRUCTION|         ; 25 (25)             ; 1 (1)                     ; 8192              ; 0          ; 0    ; 0            ; |rv32_top|instruction_memory:u_INSTRUCTION                                                       ; instruction_memory    ; work         ;
;       |altsyncram:w_MEM_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |rv32_top|instruction_memory:u_INSTRUCTION|altsyncram:w_MEM_rtl_0                                ; altsyncram            ; work         ;
;          |altsyncram_5re1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |rv32_top|instruction_memory:u_INSTRUCTION|altsyncram:w_MEM_rtl_0|altsyncram_5re1:auto_generated ; altsyncram_5re1       ; work         ;
;    |main_control:u_MAINCTRL|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|main_control:u_MAINCTRL                                                                ; main_control          ; work         ;
;    |mux_2:u_MUX_IMM|                          ; 109 (109)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|mux_2:u_MUX_IMM                                                                        ; mux_2                 ; work         ;
;    |mux_2:u_MUX_MEMORY|                       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|mux_2:u_MUX_MEMORY                                                                     ; mux_2                 ; work         ;
;    |mux_2:u_MUX_STALL|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|mux_2:u_MUX_STALL                                                                      ; mux_2                 ; work         ;
;    |mux_3:u_MUX_FORWARD1|                     ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|mux_3:u_MUX_FORWARD1                                                                   ; mux_3                 ; work         ;
;    |mux_3:u_MUX_FORWARD2|                     ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|mux_3:u_MUX_FORWARD2                                                                   ; mux_3                 ; work         ;
;    |reg:u_PC|                                 ; 1 (1)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|reg:u_PC                                                                               ; reg                   ; work         ;
;    |reg_file:u_REGFILE|                       ; 671 (0)             ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|reg_file:u_REGFILE                                                                     ; reg_file              ; work         ;
;       |decoder5to32:u_DEC|                    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|reg_file:u_REGFILE|decoder5to32:u_DEC                                                  ; decoder5to32          ; work         ;
;       |mux32_32bit:u_MUX_READ_DATA1|          ; 320 (320)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|reg_file:u_REGFILE|mux32_32bit:u_MUX_READ_DATA1                                        ; mux32_32bit           ; work         ;
;       |mux32_32bit:u_MUX_READ_DATA2|          ; 320 (320)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|reg_file:u_REGFILE|mux32_32bit:u_MUX_READ_DATA2                                        ; mux32_32bit           ; work         ;
;    |somador:u_ADDER_4|                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|somador:u_ADDER_4                                                                      ; somador               ; work         ;
;    |somador:u_ADDER_BRANCH|                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|somador:u_ADDER_BRANCH                                                                 ; somador               ; work         ;
;    |ula:u_ALU|                                ; 171 (16)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|ula:u_ALU                                                                              ; ula                   ; work         ;
;       |seletor_ula:u_SELETOR|                 ; 63 (63)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|ula:u_ALU|seletor_ula:u_SELETOR                                                        ; seletor_ula           ; work         ;
;       |slt_32bits:u_SLT|                      ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|ula:u_ALU|slt_32bits:u_SLT                                                             ; slt_32bits            ; work         ;
;       |subtrator:u_SUB|                       ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv32_top|ula:u_ALU|subtrator:u_SUB                                                              ; subtrator             ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                              ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; data_memory:u_DATA|altsyncram:memory_rtl_0|altsyncram_epr1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; db/rv32.ram0_data_memory_8ae84398.hdl.mif        ;
; instruction_memory:u_INSTRUCTION|altsyncram:w_MEM_rtl_0|altsyncram_5re1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; db/rv32.ram0_instruction_memory_68fd8bb8.hdl.mif ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+------------------------------------------------------+----------------------------------------+
; Register name                                        ; Reason for Removal                     ;
+------------------------------------------------------+----------------------------------------+
; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[0]         ; Stuck at GND due to stuck port data_in ;
; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[8]         ; Stuck at GND due to stuck port data_in ;
; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[5]      ; Stuck at GND due to stuck port data_in ;
; reg:u_PC|o_S[0]                                      ; Stuck at GND due to stuck port data_in ;
; reg:u_PC|o_S[10..31]                                 ; Lost fanout                            ;
; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[15..36] ; Lost fanout                            ;
; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[18..39]    ; Lost fanout                            ;
; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[10..31]    ; Lost fanout                            ;
; Total Number of Removed Registers = 92               ;                                        ;
+------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                           ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------+
; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[0] ; Stuck at GND              ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[8],                    ;
;                                              ; due to stuck port data_in ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[5], reg:u_PC|o_S[0] ;
; reg:u_PC|o_S[10]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[15],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[18],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[10]                    ;
; reg:u_PC|o_S[11]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[16],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[19],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[11]                    ;
; reg:u_PC|o_S[12]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[17],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[20],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[12]                    ;
; reg:u_PC|o_S[13]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[18],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[21],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[13]                    ;
; reg:u_PC|o_S[14]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[19],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[22],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[14]                    ;
; reg:u_PC|o_S[15]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[20],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[23],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[15]                    ;
; reg:u_PC|o_S[16]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[21],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[24],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[16]                    ;
; reg:u_PC|o_S[17]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[22],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[25],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[17]                    ;
; reg:u_PC|o_S[18]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[23],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[26],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[18]                    ;
; reg:u_PC|o_S[19]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[24],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[27],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[19]                    ;
; reg:u_PC|o_S[20]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[25],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[28],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[20]                    ;
; reg:u_PC|o_S[21]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[26],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[29],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[21]                    ;
; reg:u_PC|o_S[22]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[27],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[30],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[22]                    ;
; reg:u_PC|o_S[23]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[28],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[31],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[23]                    ;
; reg:u_PC|o_S[24]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[29],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[32],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[24]                    ;
; reg:u_PC|o_S[25]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[30],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[33],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[25]                    ;
; reg:u_PC|o_S[26]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[31],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[34],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[26]                    ;
; reg:u_PC|o_S[27]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[32],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[35],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[27]                    ;
; reg:u_PC|o_S[28]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[33],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[36],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[28]                    ;
; reg:u_PC|o_S[29]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[34],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[37],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[29]                    ;
; reg:u_PC|o_S[30]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[35],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[38],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[30]                    ;
; reg:u_PC|o_S[31]                             ; Lost Fanouts              ; bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM|o_S[36],                ;
;                                              ;                           ; bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[39],                   ;
;                                              ;                           ; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[31]                    ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1266  ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 274   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1010  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                              ;
+-----------------------------------------------------+----------------------------------------------+------+
; Register Name                                       ; Megafunction                                 ; Type ;
+-----------------------------------------------------+----------------------------------------------+------+
; bar_mem_wb:u_BAR_MEM_WB|reg:u_REG_MEM_WB|o_S[2..33] ; data_memory:u_DATA|memory_rtl_0              ; RAM  ;
; bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID|o_S[32..63]   ; instruction_memory:u_INSTRUCTION|w_MEM_rtl_0 ; RAM  ;
+-----------------------------------------------------+----------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |rv32_top|bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[114] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |rv32_top|bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[133] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |rv32_top|bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[106] ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; Yes        ; |rv32_top|bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[57]  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; Yes        ; |rv32_top|bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX|o_S[94]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |rv32_top|mux_3:u_MUX_FORWARD1|o_OUT[5]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |rv32_top|mux_3:u_MUX_FORWARD2|o_OUT[14]                 ;
; 8:1                ; 31 bits   ; 155 LEs       ; 62 LEs               ; 93 LEs                 ; No         ; |rv32_top|ula:u_ALU|seletor_ula:u_SELETOR|Mux15          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:u_DATA|altsyncram:memory_rtl_0|altsyncram_epr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_memory:u_INSTRUCTION|altsyncram:w_MEM_rtl_0|altsyncram_5re1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:u_PC ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; p_data_width   ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; p_data_width   ; 64    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:u_MUX_STALL ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; p_data_width   ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; p_data_width   ; 155   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_3:u_MUX_FORWARD1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; p_data_width   ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_3:u_MUX_FORWARD2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; p_data_width   ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:u_MUX_IMM ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; p_DATA_WIDTH   ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; p_data_width   ; 107   ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bar_mem_wb:u_BAR_MEM_WB|reg:u_REG_MEM_WB ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; p_data_width   ; 71    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:u_MUX_MEMORY ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; p_DATA_WIDTH   ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:u_MUX_BRANCH ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; p_DATA_WIDTH   ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:u_DATA|altsyncram:memory_rtl_0     ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped        ;
; WIDTH_A                            ; 32                                        ; Untyped        ;
; WIDTHAD_A                          ; 9                                         ; Untyped        ;
; NUMWORDS_A                         ; 512                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 32                                        ; Untyped        ;
; WIDTHAD_B                          ; 9                                         ; Untyped        ;
; NUMWORDS_B                         ; 512                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/rv32.ram0_data_memory_8ae84398.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_epr1                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instruction_memory:u_INSTRUCTION|altsyncram:w_MEM_rtl_0 ;
+------------------------------------+--------------------------------------------------+------------------+
; Parameter Name                     ; Value                                            ; Type             ;
+------------------------------------+--------------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped          ;
; OPERATION_MODE                     ; ROM                                              ; Untyped          ;
; WIDTH_A                            ; 32                                               ; Untyped          ;
; WIDTHAD_A                          ; 8                                                ; Untyped          ;
; NUMWORDS_A                         ; 256                                              ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped          ;
; WIDTH_B                            ; 1                                                ; Untyped          ;
; WIDTHAD_B                          ; 1                                                ; Untyped          ;
; NUMWORDS_B                         ; 1                                                ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped          ;
; BYTE_SIZE                          ; 8                                                ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped          ;
; INIT_FILE                          ; db/rv32.ram0_instruction_memory_68fd8bb8.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_5re1                                  ; Untyped          ;
+------------------------------------+--------------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 2                                                       ;
; Entity Instance                           ; data_memory:u_DATA|altsyncram:memory_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 512                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 512                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; instruction_memory:u_INSTRUCTION|altsyncram:w_MEM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bar_mem_wb:u_BAR_MEM_WB" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; i_ld ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bar_ex_mem:u_BAR_EX_MEM" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; i_ld ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "bar_id_ex:u_BAR_ID_EX" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; i_ld ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:u_REGFILE|mux32_32bit:u_MUX_READ_DATA2" ;
+---------+-------+----------+------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                        ;
+---------+-------+----------+------------------------------------------------+
; i_data0 ; Input ; Info     ; Stuck at GND                                   ;
+---------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:u_REGFILE|mux32_32bit:u_MUX_READ_DATA1" ;
+---------+-------+----------+------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                        ;
+---------+-------+----------+------------------------------------------------+
; i_data0 ; Input ; Info     ; Stuck at GND                                   ;
+---------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:u_REGFILE|decoder5to32:u_DEC"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "mux_2:u_MUX_STALL" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; i_b  ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "somador:u_ADDER_4" ;
+------------+-------+----------+---------------+
; Port       ; Type  ; Severity ; Details       ;
+------------+-------+----------+---------------+
; i_b[31..3] ; Input ; Info     ; Stuck at GND  ;
; i_b[1..0]  ; Input ; Info     ; Stuck at GND  ;
; i_b[2]     ; Input ; Info     ; Stuck at VCC  ;
+------------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1266                        ;
;     CLR               ; 173                         ;
;     CLR SCLR          ; 64                          ;
;     CLR SCLR SLD      ; 19                          ;
;     ENA               ; 992                         ;
;     ENA CLR           ; 10                          ;
;     ENA CLR SLD       ; 8                           ;
; arriav_lcell_comb     ; 1272                        ;
;     arith             ; 50                          ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 9                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 32                          ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 1210                        ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 71                          ;
;         4 data inputs ; 120                         ;
;         5 data inputs ; 171                         ;
;         6 data inputs ; 806                         ;
; boundary_port         ; 34                          ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 10.10                       ;
; Average LUT depth     ; 4.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Sep 06 00:18:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rv32 -c rv32
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file hdl/registradores-barreira/bar_mem_wb.vhd
    Info (12022): Found design unit 1: bar_mem_wb-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_mem_wb.vhd Line: 25
    Info (12023): Found entity 1: bar_mem_wb File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_mem_wb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/registradores-barreira/bar_ex_mem.vhd
    Info (12022): Found design unit 1: bar_ex_mem-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_ex_mem.vhd Line: 37
    Info (12023): Found entity 1: bar_ex_mem File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_ex_mem.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/registradores-barreira/bar_id_ex.vhd
    Info (12022): Found design unit 1: bar_id_ex-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_id_ex.vhd Line: 50
    Info (12023): Found entity 1: bar_id_ex File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_id_ex.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/registradores-barreira/bar_if_id.vhd
    Info (12022): Found design unit 1: bar_if_id-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_if_id.vhd Line: 17
    Info (12023): Found entity 1: bar_if_id File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_if_id.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/controlador/main_control.vhd
    Info (12022): Found design unit 1: main_control-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/controlador/main_control.vhd Line: 9
    Info (12023): Found entity 1: main_control File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/controlador/main_control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/controlador/alu_control.vhd
    Info (12022): Found design unit 1: alu_control-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/controlador/alu_control.vhd Line: 10
    Info (12023): Found entity 1: alu_control File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/controlador/alu_control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/hazard_detection_unit.vhd
    Info (12022): Found design unit 1: hazard_detection_unit-arq1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/hazard_detection_unit.vhd Line: 14
    Info (12023): Found entity 1: hazard_detection_unit File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/hazard_detection_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/forwarding_unit.vhd
    Info (12022): Found design unit 1: forwarding_unit-arq1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/forwarding_unit.vhd Line: 15
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/forwarding_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/shift_left.vhd
    Info (12022): Found design unit 1: shift_left-behavioral File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/shift_left.vhd Line: 10
    Info (12023): Found entity 1: shift_left File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/shift_left.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/reg.vhd
    Info (12022): Found design unit 1: reg-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd Line: 13
    Info (12023): Found entity 1: reg File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/mux_3.vhd
    Info (12022): Found design unit 1: mux_3-arq1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/mux_3.vhd Line: 13
    Info (12023): Found entity 1: mux_3 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/mux_3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/mux_2.vhd
    Info (12022): Found design unit 1: mux_2-arq1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/mux_2.vhd Line: 12
    Info (12023): Found entity 1: mux_2 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/mux_2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/instruction_memory.vhd
    Info (12022): Found design unit 1: instruction_memory-arq_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/instruction_memory.vhd Line: 10
    Info (12023): Found entity 1: instruction_memory File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/instruction_memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/imm_gen.vhd
    Info (12022): Found design unit 1: imm_gen-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/imm_gen.vhd Line: 10
    Info (12023): Found entity 1: imm_gen File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/imm_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/data_memory.vhd
    Info (12022): Found design unit 1: data_memory-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/data_memory.vhd Line: 14
    Info (12023): Found entity 1: data_memory File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/data_memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/ula/ula.vhd
    Info (12022): Found design unit 1: ula-arq_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd Line: 12
    Info (12023): Found entity 1: ula File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/ula/seletor_ula.vhd
    Info (12022): Found design unit 1: seletor_ula-arq_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/seletor_ula.vhd Line: 15
    Info (12023): Found entity 1: seletor_ula File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/seletor_ula.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/ula/slt.vhd
    Info (12022): Found design unit 1: slt_32bits-arq_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/slt.vhd Line: 11
    Info (12023): Found entity 1: slt_32bits File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/slt.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/ula/or.vhd
    Info (12022): Found design unit 1: or_32bits-arq_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/or.vhd Line: 10
    Info (12023): Found entity 1: or_32bits File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/or.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/ula/nor.vhd
    Info (12022): Found design unit 1: nor_32bits-arq_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/nor.vhd Line: 10
    Info (12023): Found entity 1: nor_32bits File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/nor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/ula/and.vhd
    Info (12022): Found design unit 1: and_32bits-arq_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/and.vhd Line: 10
    Info (12023): Found entity 1: and_32bits File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/and.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/ula/subtrator.vhd
    Info (12022): Found design unit 1: subtrator-arq_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/subtrator.vhd Line: 11
    Info (12023): Found entity 1: subtrator File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/subtrator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/somador.vhd
    Info (12022): Found design unit 1: somador-arq_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/somador.vhd Line: 11
    Info (12023): Found entity 1: somador File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/somador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/reg_file.vhd Line: 16
    Info (12023): Found entity 1: reg_file File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/reg_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/mux32_32bit.vhd
    Info (12022): Found design unit 1: mux32_32bit-Behavioral File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/mux32_32bit.vhd Line: 42
    Info (12023): Found entity 1: mux32_32bit File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/mux32_32bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/decoder5to32.vhd
    Info (12022): Found design unit 1: decoder5to32-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/decoder5to32.vhd Line: 10
    Info (12023): Found entity 1: decoder5to32 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/decoder5to32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/rv32_top.vhd
    Info (12022): Found design unit 1: rv32_top-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 11
    Info (12023): Found entity 1: rv32_top File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/tb_rv32_top.vhd
    Info (12022): Found design unit 1: tb_rv32_top-arch_1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/tb_rv32_top.vhd Line: 9
    Info (12023): Found entity 1: tb_rv32_top File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/tb_rv32_top.vhd Line: 6
Info (12127): Elaborating entity "rv32_top" for the top level hierarchy
Info (12128): Elaborating entity "reg" for hierarchy "reg:u_PC" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 287
Warning (10492): VHDL Process Statement warning at reg.vhd(19): signal "i_LD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd Line: 19
Info (12128): Elaborating entity "somador" for hierarchy "somador:u_ADDER_4" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 293
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:u_INSTRUCTION" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 297
Info (12128): Elaborating entity "bar_if_id" for hierarchy "bar_if_id:u_BAR_IF_ID" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 300
Info (12128): Elaborating entity "reg" for hierarchy "bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_if_id.vhd Line: 35
Warning (10492): VHDL Process Statement warning at reg.vhd(19): signal "i_LD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd Line: 19
Info (12128): Elaborating entity "hazard_detection_unit" for hierarchy "hazard_detection_unit:u_HAZARD_DETECTION" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 308
Info (12128): Elaborating entity "main_control" for hierarchy "main_control:u_MAINCTRL" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 316
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:u_MUX_STALL" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 319
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:u_REGFILE" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 325
Info (12128): Elaborating entity "decoder5to32" for hierarchy "reg_file:u_REGFILE|decoder5to32:u_DEC" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/reg_file.vhd Line: 68
Info (12128): Elaborating entity "mux32_32bit" for hierarchy "reg_file:u_REGFILE|mux32_32bit:u_MUX_READ_DATA1" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/reg_file.vhd Line: 71
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:u_IMMGEN" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 334
Info (12128): Elaborating entity "bar_id_ex" for hierarchy "bar_id_ex:u_BAR_ID_EX" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 337
Info (12128): Elaborating entity "reg" for hierarchy "bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_id_ex.vhd Line: 70
Warning (10492): VHDL Process Statement warning at reg.vhd(19): signal "i_LD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd Line: 19
Info (12128): Elaborating entity "shift_left" for hierarchy "shift_left:u_SHIFT" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 371
Info (12128): Elaborating entity "mux_3" for hierarchy "mux_3:u_MUX_FORWARD1" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 378
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:u_MUX_IMM" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 390
Info (12128): Elaborating entity "ula" for hierarchy "ula:u_ALU" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 395
Info (12128): Elaborating entity "and_32bits" for hierarchy "ula:u_ALU|and_32bits:u_AND" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd Line: 65
Info (12128): Elaborating entity "or_32bits" for hierarchy "ula:u_ALU|or_32bits:u_OR" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd Line: 69
Info (12128): Elaborating entity "subtrator" for hierarchy "ula:u_ALU|subtrator:u_SUB" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd Line: 77
Info (12128): Elaborating entity "slt_32bits" for hierarchy "ula:u_ALU|slt_32bits:u_SLT" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd Line: 81
Info (12128): Elaborating entity "nor_32bits" for hierarchy "ula:u_ALU|nor_32bits:u_NOR" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd Line: 85
Info (12128): Elaborating entity "seletor_ula" for hierarchy "ula:u_ALU|seletor_ula:u_SELETOR" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd Line: 89
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:u_ALUCTRL" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 401
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:u_FORWARDING_UNIT" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 405
Info (12128): Elaborating entity "bar_ex_mem" for hierarchy "bar_ex_mem:u_BAR_EX_MEM" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 414
Info (12128): Elaborating entity "reg" for hierarchy "bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_ex_mem.vhd Line: 56
Warning (10492): VHDL Process Statement warning at reg.vhd(19): signal "i_LD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd Line: 19
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:u_DATA" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 438
Info (12128): Elaborating entity "bar_mem_wb" for hierarchy "bar_mem_wb:u_BAR_MEM_WB" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd Line: 445
Info (12128): Elaborating entity "reg" for hierarchy "bar_mem_wb:u_BAR_MEM_WB|reg:u_REG_MEM_WB" File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_mem_wb.vhd Line: 43
Warning (10492): VHDL Process Statement warning at reg.vhd(19): signal "i_LD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd Line: 19
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:u_DATA|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/rv32.ram0_data_memory_8ae84398.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instruction_memory:u_INSTRUCTION|w_MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/rv32.ram0_instruction_memory_68fd8bb8.hdl.mif
Info (12130): Elaborated megafunction instantiation "data_memory:u_DATA|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "data_memory:u_DATA|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/rv32.ram0_data_memory_8ae84398.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_epr1.tdf
    Info (12023): Found entity 1: altsyncram_epr1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/db/altsyncram_epr1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "instruction_memory:u_INSTRUCTION|altsyncram:w_MEM_rtl_0"
Info (12133): Instantiated megafunction "instruction_memory:u_INSTRUCTION|altsyncram:w_MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/rv32.ram0_instruction_memory_68fd8bb8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5re1.tdf
    Info (12023): Found entity 1: altsyncram_5re1 File: C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/db/altsyncram_5re1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 88 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2507 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 2409 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Fri Sep 06 00:19:14 2024
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:04


