# StopWatch-FPGA
---
___This stopwatch is designed according to the below circuit diagram:___

_System Block Diagram_

![SBD](https://www.realdigital.org/img/c43fb84c342ba72119aa12857d950e23.svg)

_Decimal Counter Details_

![Counter](https://www.realdigital.org/img/31ddc685d97be230232652562b754335.svg)

_Structral design of Seven Segment Displayer Controller_

![SDC](https://www.realdigital.org/img/f01f7c9068f7ae11e5e3f2a4719e11c2.svg)

