{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612369109527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612369109528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 10:18:29 2021 " "Processing started: Wed Feb 03 10:18:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612369109528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369109528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off juego -c juego " "Command: quartus_map --read_settings_files=on --write_settings_files=off juego -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369109528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612369109945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612369109945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juego.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 juego-behavioral " "Found design unit 1: juego-behavioral" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612369122126 ""} { "Info" "ISGN_ENTITY_NAME" "1 juego " "Found entity 1: juego" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612369122126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "juego " "Elaborating entity \"juego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612369122158 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cuenta juego.vhd(24) " "VHDL Process Statement warning at juego.vhd(24): signal \"cuenta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612369122159 "|juego"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux juego.vhd(25) " "VHDL Process Statement warning at juego.vhd(25): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612369122160 "|juego"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux juego.vhd(26) " "VHDL Process Statement warning at juego.vhd(26): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612369122160 "|juego"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux juego.vhd(27) " "VHDL Process Statement warning at juego.vhd(27): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612369122160 "|juego"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux juego.vhd(29) " "VHDL Process Statement warning at juego.vhd(29): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612369122160 "|juego"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux juego.vhd(15) " "VHDL Process Statement warning at juego.vhd(15): inferring latch(es) for signal or variable \"aux\", which holds its previous value in one or more paths through the process" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1612369122161 "|juego"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "modulo juego.vhd(15) " "VHDL Process Statement warning at juego.vhd(15): inferring latch(es) for signal or variable \"modulo\", which holds its previous value in one or more paths through the process" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1612369122161 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[0\] juego.vhd(15) " "Inferred latch for \"modulo\[0\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122166 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[1\] juego.vhd(15) " "Inferred latch for \"modulo\[1\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122166 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[2\] juego.vhd(15) " "Inferred latch for \"modulo\[2\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122166 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[3\] juego.vhd(15) " "Inferred latch for \"modulo\[3\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122166 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[4\] juego.vhd(15) " "Inferred latch for \"modulo\[4\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122166 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[5\] juego.vhd(15) " "Inferred latch for \"modulo\[5\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122166 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[6\] juego.vhd(15) " "Inferred latch for \"modulo\[6\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122166 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[7\] juego.vhd(15) " "Inferred latch for \"modulo\[7\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122166 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[8\] juego.vhd(15) " "Inferred latch for \"modulo\[8\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122166 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[9\] juego.vhd(15) " "Inferred latch for \"modulo\[9\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[10\] juego.vhd(15) " "Inferred latch for \"modulo\[10\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[11\] juego.vhd(15) " "Inferred latch for \"modulo\[11\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[12\] juego.vhd(15) " "Inferred latch for \"modulo\[12\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[13\] juego.vhd(15) " "Inferred latch for \"modulo\[13\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[14\] juego.vhd(15) " "Inferred latch for \"modulo\[14\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[15\] juego.vhd(15) " "Inferred latch for \"modulo\[15\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[16\] juego.vhd(15) " "Inferred latch for \"modulo\[16\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[17\] juego.vhd(15) " "Inferred latch for \"modulo\[17\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[18\] juego.vhd(15) " "Inferred latch for \"modulo\[18\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[19\] juego.vhd(15) " "Inferred latch for \"modulo\[19\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[20\] juego.vhd(15) " "Inferred latch for \"modulo\[20\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[21\] juego.vhd(15) " "Inferred latch for \"modulo\[21\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[22\] juego.vhd(15) " "Inferred latch for \"modulo\[22\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[23\] juego.vhd(15) " "Inferred latch for \"modulo\[23\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[24\] juego.vhd(15) " "Inferred latch for \"modulo\[24\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122167 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[25\] juego.vhd(15) " "Inferred latch for \"modulo\[25\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[26\] juego.vhd(15) " "Inferred latch for \"modulo\[26\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[27\] juego.vhd(15) " "Inferred latch for \"modulo\[27\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[28\] juego.vhd(15) " "Inferred latch for \"modulo\[28\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[29\] juego.vhd(15) " "Inferred latch for \"modulo\[29\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[30\] juego.vhd(15) " "Inferred latch for \"modulo\[30\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulo\[31\] juego.vhd(15) " "Inferred latch for \"modulo\[31\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[0\] juego.vhd(15) " "Inferred latch for \"aux\[0\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[1\] juego.vhd(15) " "Inferred latch for \"aux\[1\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[2\] juego.vhd(15) " "Inferred latch for \"aux\[2\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[3\] juego.vhd(15) " "Inferred latch for \"aux\[3\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[4\] juego.vhd(15) " "Inferred latch for \"aux\[4\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[5\] juego.vhd(15) " "Inferred latch for \"aux\[5\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[6\] juego.vhd(15) " "Inferred latch for \"aux\[6\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122168 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[7\] juego.vhd(15) " "Inferred latch for \"aux\[7\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[8\] juego.vhd(15) " "Inferred latch for \"aux\[8\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[9\] juego.vhd(15) " "Inferred latch for \"aux\[9\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[10\] juego.vhd(15) " "Inferred latch for \"aux\[10\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[11\] juego.vhd(15) " "Inferred latch for \"aux\[11\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[12\] juego.vhd(15) " "Inferred latch for \"aux\[12\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[13\] juego.vhd(15) " "Inferred latch for \"aux\[13\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[14\] juego.vhd(15) " "Inferred latch for \"aux\[14\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[15\] juego.vhd(15) " "Inferred latch for \"aux\[15\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[16\] juego.vhd(15) " "Inferred latch for \"aux\[16\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[17\] juego.vhd(15) " "Inferred latch for \"aux\[17\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[18\] juego.vhd(15) " "Inferred latch for \"aux\[18\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[19\] juego.vhd(15) " "Inferred latch for \"aux\[19\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[20\] juego.vhd(15) " "Inferred latch for \"aux\[20\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[21\] juego.vhd(15) " "Inferred latch for \"aux\[21\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[22\] juego.vhd(15) " "Inferred latch for \"aux\[22\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[23\] juego.vhd(15) " "Inferred latch for \"aux\[23\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122169 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[24\] juego.vhd(15) " "Inferred latch for \"aux\[24\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122170 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[25\] juego.vhd(15) " "Inferred latch for \"aux\[25\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122170 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[26\] juego.vhd(15) " "Inferred latch for \"aux\[26\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122170 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[27\] juego.vhd(15) " "Inferred latch for \"aux\[27\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122170 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[28\] juego.vhd(15) " "Inferred latch for \"aux\[28\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122170 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[29\] juego.vhd(15) " "Inferred latch for \"aux\[29\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122170 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[30\] juego.vhd(15) " "Inferred latch for \"aux\[30\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122170 "|juego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[31\] juego.vhd(15) " "Inferred latch for \"aux\[31\]\" at juego.vhd(15)" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369122170 "|juego"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "juego.vhd" "Mod0" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612369122706 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1612369122706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612369123190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612369123191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612369123191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612369123191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612369123191 ""}  } { { "juego.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/juego.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612369123191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4nl " "Found entity 1: lpm_divide_4nl" {  } { { "db/lpm_divide_4nl.tdf" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/db/lpm_divide_4nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612369123276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369123276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612369123297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369123297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gke " "Found entity 1: alt_u_div_gke" {  } { { "db/alt_u_div_gke.tdf" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/db/alt_u_div_gke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612369123375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369123375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612369123543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369123543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Isaac/Desktop/VLSI/Juego/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612369123601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369123601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612369126055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612369126913 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612369126913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "724 " "Implemented 724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612369127058 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612369127058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "715 " "Implemented 715 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612369127058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612369127058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612369127072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 03 10:18:47 2021 " "Processing ended: Wed Feb 03 10:18:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612369127072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612369127072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612369127072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612369127072 ""}
