package require -exact qsys 14.0
set_module_property NAME squeezenet_NDRange_sys
set_module_property VERSION 14.0
set_module_property INTERNAL false
set_module_property GROUP Accelerators
set_module_property DISPLAY_NAME squeezenet_NDRange_sys
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true

add_interface clock_reset clock end
set_interface_property clock_reset ENABLED true
add_interface_port clock_reset clock clk Input 1
add_interface_port clock_reset resetn reset_n Input 1
add_interface clock_reset2x clock end
set_interface_property clock_reset2x ENABLED true
add_interface_port clock_reset2x clock2x clk Input 1

#### IRQ interfaces kernel_irq
add_interface kernel_irq interrupt end
set_interface_property kernel_irq ENABLED true
set_interface_property kernel_irq associatedClock clock_reset
add_interface_port kernel_irq kernel_irq irq output 1

#### Master interface avm_mem_gmem_0_DDR_port_0_0_rw with base address 0
add_interface avm_mem_gmem_0_DDR_port_0_0_rw avalon start
set_interface_property avm_mem_gmem_0_DDR_port_0_0_rw ENABLED true
set_interface_property avm_mem_gmem_0_DDR_port_0_0_rw associatedClock clock_reset
set_interface_property avm_mem_gmem_0_DDR_port_0_0_rw burstOnBurstBoundariesOnly false
set_interface_property avm_mem_gmem_0_DDR_port_0_0_rw doStreamReads false
set_interface_property avm_mem_gmem_0_DDR_port_0_0_rw doStreamWrites false
set_interface_property avm_mem_gmem_0_DDR_port_0_0_rw linewrapBursts false
set_interface_property avm_mem_gmem_0_DDR_port_0_0_rw readWaitTime 0
add_interface_port avm_mem_gmem_0_DDR_port_0_0_rw avm_mem_gmem_0_DDR_port_0_0_rw_address address output 31
add_interface_port avm_mem_gmem_0_DDR_port_0_0_rw avm_mem_gmem_0_DDR_port_0_0_rw_byteenable byteenable output 64
add_interface_port avm_mem_gmem_0_DDR_port_0_0_rw avm_mem_gmem_0_DDR_port_0_0_rw_readdatavalid readdatavalid input 1
add_interface_port avm_mem_gmem_0_DDR_port_0_0_rw avm_mem_gmem_0_DDR_port_0_0_rw_read read output 1
add_interface_port avm_mem_gmem_0_DDR_port_0_0_rw avm_mem_gmem_0_DDR_port_0_0_rw_readdata readdata input 512
add_interface_port avm_mem_gmem_0_DDR_port_0_0_rw avm_mem_gmem_0_DDR_port_0_0_rw_write write output 1
add_interface_port avm_mem_gmem_0_DDR_port_0_0_rw avm_mem_gmem_0_DDR_port_0_0_rw_writedata writedata output 512
add_interface_port avm_mem_gmem_0_DDR_port_0_0_rw avm_mem_gmem_0_DDR_port_0_0_rw_waitrequest waitrequest input 1
add_interface_port avm_mem_gmem_0_DDR_port_0_0_rw avm_mem_gmem_0_DDR_port_0_0_rw_burstcount burstcount output 5

#### Slave interface cra_ring_root_avs
add_interface cra_ring_root_avs avalon end
set_interface_property cra_ring_root_avs ENABLED true
set_interface_property cra_ring_root_avs associatedClock clock_reset
set_interface_property cra_ring_root_avs addressAlignment DYNAMIC
set_interface_property cra_ring_root_avs burstOnBurstBoundariesOnly false
set_interface_property cra_ring_root_avs explicitAddressSpan 0
set_interface_property cra_ring_root_avs holdTime 0
set_interface_property cra_ring_root_avs isMemoryDevice false
set_interface_property cra_ring_root_avs isNonVolatileStorage false
set_interface_property cra_ring_root_avs linewrapBursts false
set_interface_property cra_ring_root_avs maximumPendingReadTransactions 1
set_interface_property cra_ring_root_avs printableDevice false
set_interface_property cra_ring_root_avs readLatency 0
set_interface_property cra_ring_root_avs readWaitTime 0
set_interface_property cra_ring_root_avs setupTime 0
set_interface_property cra_ring_root_avs timingUnits Cycles
set_interface_property cra_ring_root_avs writeWaitTime 0
set_interface_assignment cra_ring_root_avs hls.cosim.name {}
add_interface_port cra_ring_root_avs cra_ring_root_avs_read read input 1
add_interface_port cra_ring_root_avs cra_ring_root_avs_readdata readdata output 64
add_interface_port cra_ring_root_avs cra_ring_root_avs_readdatavalid readdatavalid output 1
add_interface_port cra_ring_root_avs cra_ring_root_avs_write write input 1
add_interface_port cra_ring_root_avs cra_ring_root_avs_writedata writedata input 64
add_interface_port cra_ring_root_avs cra_ring_root_avs_address address input 8
add_interface_port cra_ring_root_avs cra_ring_root_avs_byteenable byteenable input 8
add_interface_port cra_ring_root_avs cra_ring_root_avs_waitrequest waitrequest output 1

add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL squeezenet_NDRange_sys
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_reset_handler.sv" TOP_LEVEL_FILE
add_fileset_file "acl_work_group_dispatcher.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_work_group_dispatcher.v" TOP_LEVEL_FILE
add_fileset_file "acl_kernel_finish_detector.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_kernel_finish_detector.v" TOP_LEVEL_FILE
add_fileset_file "acl_multistage_accumulator.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_multistage_accumulator.v" TOP_LEVEL_FILE
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_std_synchronizer_nocut.v" TOP_LEVEL_FILE
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_fanout_pipeline.sv" TOP_LEVEL_FILE
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_ecc_pkg.sv" TOP_LEVEL_FILE
add_fileset_file "acl_id_iterator.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_id_iterator.v" TOP_LEVEL_FILE
add_fileset_file "acl_work_item_iterator.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_work_item_iterator.v" TOP_LEVEL_FILE
add_fileset_file "acl_multistage_adder.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_multistage_adder.v" TOP_LEVEL_FILE
add_fileset_file "acl_shift_register.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_shift_register.v" TOP_LEVEL_FILE
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_fifo.v" TOP_LEVEL_FILE
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_fifo_stall_valid_lookahead.sv" TOP_LEVEL_FILE
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_scfifo_wrapped.sv" TOP_LEVEL_FILE
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_ecc_encoder.sv" TOP_LEVEL_FILE
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_ecc_decoder.sv" TOP_LEVEL_FILE
add_fileset_file "squeezenet_NDRange_sys.v" SYSTEM_VERILOG PATH "squeezenet_NDRange_sys.v" TOP_LEVEL_FILE
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv" TOP_LEVEL_FILE
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_data_fifo.v" TOP_LEVEL_FILE
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_altera_syncram_wrapped.sv" TOP_LEVEL_FILE
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_ll_fifo.v" TOP_LEVEL_FILE
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_ll_ram_fifo.v" TOP_LEVEL_FILE
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_valid_fifo_counter.v" TOP_LEVEL_FILE
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_dspba_valid_fifo_counter.v" TOP_LEVEL_FILE
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_staging_reg.v" TOP_LEVEL_FILE
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_mid_speed_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_latency_one_ram_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_latency_zero_ram_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_fifo_zero_width.sv" TOP_LEVEL_FILE
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_high_speed_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_low_latency_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_zero_latency_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_tessellated_incr_decr_threshold.sv" TOP_LEVEL_FILE
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_tessellated_incr_lookahead.sv" TOP_LEVEL_FILE
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_lfsr.sv" TOP_LEVEL_FILE
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_mlab_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_parameter_assert.svh" TOP_LEVEL_FILE
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_dspba_buffer.v" TOP_LEVEL_FILE
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_full_detector.v" TOP_LEVEL_FILE
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_tessellated_incr_decr_decr.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_top.v" TOP_LEVEL_FILE
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_permute_address.v" TOP_LEVEL_FILE
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_pipelined.v" TOP_LEVEL_FILE
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_enabled.v" TOP_LEVEL_FILE
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_basic_coalescer.v" TOP_LEVEL_FILE
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_simple.v" TOP_LEVEL_FILE
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_streaming.v" TOP_LEVEL_FILE
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_master.v" TOP_LEVEL_FILE
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_bursting_load_stores.v" TOP_LEVEL_FILE
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_non_aligned_write.v" TOP_LEVEL_FILE
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_read_cache.v" TOP_LEVEL_FILE
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_atomic.v" TOP_LEVEL_FILE
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_prefetch_block.v" TOP_LEVEL_FILE
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_wide_wrapper.v" TOP_LEVEL_FILE
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_streaming_prefetch.v" TOP_LEVEL_FILE
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_aligned_burst_coalesced_lsu.v" TOP_LEVEL_FILE
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_toggle_detect.v" TOP_LEVEL_FILE
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_debug_mem.v" TOP_LEVEL_FILE
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_coalesced_pipelined_write.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_coalesced_pipelined_read.sv" TOP_LEVEL_FILE
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_global_load_store.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_burst_coalescer.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_coalescer_dynamic_timeout.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_data_aligner.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_read_cache.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_read_data_alignment.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_unaligned_controller.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_word_coalescer.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_write_data_alignment.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_write_kernel_downstream.sv" TOP_LEVEL_FILE
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_shift_register_no_reset.sv" TOP_LEVEL_FILE
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_loop_profiler.sv" TOP_LEVEL_FILE
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_sim_latency_tracker.sv" TOP_LEVEL_FILE
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_loop_limiter.v" TOP_LEVEL_FILE
add_fileset_file "acl_clock2x_holder.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_clock2x_holder.v" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_function_wrapper.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_function_wrapper.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_function.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_function.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B0_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B0_branch.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B0_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B0_merge.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B0_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B0_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B0_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B0_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_s_c0_in_entry_s_c0_enter_avgpool2d1.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_s_c0_in_entry_s_c0_enter_avgpool2d1.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000avgpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000avgpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_logic_s_c0_in_entry_s_c0_enter_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_logic_s_c0_in_entry_s_c0_enter_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B1.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B1.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B1_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B1_branch.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B1_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B1_merge.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B1_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B1_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_mem_unnamed_1_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_mem_unnamed_1_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_s_c0_in_for_cond_cleanup_s_c0_enter6_avgpool2d3.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_s_c0_in_for_cond_cleanup_s_c0_enter6_avgpool2d3.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000_c0_exit9_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000_c0_exit9_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001avgpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001avgpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_logic_s_c0_in_for_cond_c0000c0_enter6_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_logic_s_c0_in_for_cond_c0000c0_enter6_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000226123642i229742iyc5.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000226123642i229742iyc5.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000113_invTables_lutmem.hex" HEX PATH "kernel_hdl/avgpool2d/avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000113_invTables_lutmem.hex" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000116_invTables_lutmem.hex" HEX PATH "kernel_hdl/avgpool2d/avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000116_invTables_lutmem.hex" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000119_invTables_lutmem.hex" HEX PATH "kernel_hdl/avgpool2d/avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000119_invTables_lutmem.hex" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B2.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B2.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B2_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B2_branch.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B2_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B2_merge.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B2_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_mem_unnamed_2_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_mem_unnamed_2_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_readdata_reg_unnamed_2_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_readdata_reg_unnamed_2_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B2_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B2_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_s_c0_in_for_body_s_c0_enter125_avgpool2d6.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_s_c0_in_for_body_s_c0_enter125_avgpool2d6.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit15_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit15_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002avgpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002avgpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_logic_s_c0_in_for_body_s_c0_enter125_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_logic_s_c0_in_for_body_s_c0_enter125_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_flt_i_sfc_logic_s_c0_in_for_bo00003a0054c2a6344c246w65.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_flt_i_sfc_logic_s_c0_in_for_bo00003a0054c2a6344c246w65.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_loop_limiter_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_loop_limiter_0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B1_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B1_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B2_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B2_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_function_cra_slave.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_function_cra_slave.sv" TOP_LEVEL_FILE
add_fileset_file "acl_start_signal_chain_element.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_start_signal_chain_element.v" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_function_wrapper.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_function_wrapper.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_function.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_function.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B0_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B0_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_unnamed_0_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_unnamed_0_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_unnamed_0_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_unnamed_0_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B0_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B0_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_s_c0_in_entry_s_c0_enter_conv2d1x11.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_s_c0_in_entry_s_c0_enter_conv2d1x11.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00002d1x11_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00002d1x11_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d1x11_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d1x11_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer1_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer1_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer4_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer4_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024v0000weight_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024v0000weight_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B0_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B0_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B0_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B0_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B1_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B1_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B1_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B1_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B1_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B1_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B2.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B2.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B2_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B2_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B2_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_s_c0_in_for_body_s_c0_enter4533_conv2d1x11.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_s_c0_in_for_body_s_c0_enter4533_conv2d1x11.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit48_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit48_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00012d1x11_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00012d1x11_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d1x11_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d1x11_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_logic_s_c0_in_for_body_s_c0_enter4533_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_logic_s_c0_in_for_body_s_c0_enter4533_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer3_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer3_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B2_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B2_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B2_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B2_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B3.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B3.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B3_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_unnamed_5_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_unnamed_5_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer5_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer5_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_s_c0_in_for_cond_cleanup00000_enter51_conv2d1x14.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_s_c0_in_for_cond_cleanup00000_enter51_conv2d1x14.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit54_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit54_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00022d1x11_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00022d1x11_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d1x11_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d1x11_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_logic_s_c0_in_for_cond_c00000_enter51_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_logic_s_c0_in_for_cond_c00000_enter51_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B3_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B3_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B3_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B3_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B4.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B4.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B4_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_lm12_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_lm12_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_lm12_2.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_lm12_2.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_lm14_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_lm14_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_lm14_3.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_lm14_3.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_lm16_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_lm16_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_lm16_4.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_lm16_4.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_lm_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_lm_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_lm_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_lm_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B4_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B4_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_lm11_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_lm11_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_lm11_5.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_lm11_5.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_s_c0_in_for_body13_s_c0_enter5834_conv2d1x12.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_s_c0_in_for_body13_s_c0_enter5834_conv2d1x12.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit67_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit67_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00032d1x11_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00032d1x11_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d1x11_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d1x11_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_logic_s_c0_in_for_body130000enter5834_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_logic_s_c0_in_for_body130000enter5834_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer2_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer2_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer6_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer6_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer7_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer7_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer8_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer8_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_s_c1_in_for_body13_s_c1_enter_conv2d1x111.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_s_c1_in_for_body13_s_c1_enter_conv2d1x111.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_00002d1x11_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_00002d1x11_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000conv2d1x11_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000conv2d1x11_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_logic_s_c1_in_for_body13_s_c1_enter_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_logic_s_c1_in_for_body13_s_c1_enter_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_flt_i_sfc_logic_s_c1_in_for_bo00003a0054c2a6344c246w65.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_flt_i_sfc_logic_s_c1_in_for_bo00003a0054c2a6344c246w65.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_flt_i_llvm_fpga_dot_product_f30000q0cp0jv24cp06c00qfzo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_flt_i_llvm_fpga_dot_product_f30000q0cp0jv24cp06c00qfzo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_flt_i_llvm_fpga_dot_product_f30001q0cp0jv24cp06c00qfzo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_flt_i_llvm_fpga_dot_product_f30001q0cp0jv24cp06c00qfzo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B4_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B4_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B4_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B4_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_loop_limiter_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_loop_limiter_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_loop_limiter_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_loop_limiter_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B1_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B1_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B2_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B2_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B3_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B4_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B4_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B4_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_function_cra_slave.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_function_cra_slave.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_function_wrapper.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_function_wrapper.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_function.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_function.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B0_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B0_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_unnamed_0_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_unnamed_0_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_unnamed_0_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_unnamed_0_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B0_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B0_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_entry_s_c0_enter_conv2d3x31.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_entry_s_c0_enter_conv2d3x31.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00002d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00002d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer5_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer5_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer6_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer6_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer11_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer11_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer15_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer15_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer9_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer9_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer19_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer19_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer20_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer20_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_pad_sync_buffer17_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_pad_sync_buffer17_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_st0000hannel_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_st0000hannel_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_stride_sync_buffer18_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_stride_sync_buffer18_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000weight_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000weight_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B0_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B0_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B0_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B0_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B1_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B1_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B1_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B1_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_cond9_prehea0000ter182181_conv2d3x31.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_cond9_prehea0000ter182181_conv2d3x31.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit185_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit185_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00012d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00012d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_cond9_0000ter182181_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_cond9_0000ter182181_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_pad_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_pad_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_stride_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_stride_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B1_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B1_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B1_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B1_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B10_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B10_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer7_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer7_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B10_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B10_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B10_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B10_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B2.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B2.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B2_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B2_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B2_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B2_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B2_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B3.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B3.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B3_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B3_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B3_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_cond14_prehe0000ter189182_conv2d3x32.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_cond14_prehe0000ter189182_conv2d3x32.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit194_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit194_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00022d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00022d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_cond140000ter189182_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_cond140000ter189182_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer12_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer12_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer13_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer13_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B3_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B3_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B3_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B3_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B4.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B4.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B4_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_unnamed_6_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_unnamed_6_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer21_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer21_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_cond_cleanup0000_enter199_conv2d3x36.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_cond_cleanup0000_enter199_conv2d3x36.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit203_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit203_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00032d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00032d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_cond_c0000_enter199_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_cond_c0000_enter199_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B4_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B4_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B4_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B4_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B5.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B5.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B5_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm13_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm13_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm13_2.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm13_2.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer14_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer14_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000t_im_sync_buffer23_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000t_im_sync_buffer23_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B5_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B5_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_body25_s_c0_enter208183_conv2d3x324.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_body25_s_c0_enter208183_conv2d3x324.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit213_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit213_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00042d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00042d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0004conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0004conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter208183_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter208183_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo0000xk5id06uq0cp0jv34qcz.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo0000xk5id06uq0cp0jv34qcz.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B5_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B5_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B5_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B5_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B6.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B6.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B6_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_body25_1_pre0000_enter217_conv2d3x32.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_body25_1_pre0000_enter217_conv2d3x32.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit221_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit221_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00052d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00052d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0005conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0005conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_body250000_enter217_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_body250000_enter217_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer16_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer16_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B6_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B6_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B6_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B6_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B7.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B7.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B7_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm18_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm18_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm18_3.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm18_3.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm20_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm20_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm20_4.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm20_4.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer10_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer10_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000t_im_sync_buffer22_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000t_im_sync_buffer22_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B7_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B7_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_body25_1_s_c0000er227184_conv2d3x324.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_body25_1_s_c0000er227184_conv2d3x324.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit233_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit233_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00062d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00062d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0006conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0006conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter227184_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter227184_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo00005mx06of0cd16ok6cn30u.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo00005mx06of0cd16ok6cn30u.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B7_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B7_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B7_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B7_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B8.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B8.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B8_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_body25_2_pre0000_enter237_conv2d3x32.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_body25_2_pre0000_enter237_conv2d3x32.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit241_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit241_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00072d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00072d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0007conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0007conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_body250000_enter237_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_body250000_enter237_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer8_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer8_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B8_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B8_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B8_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B8_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B9.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B9.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B9_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm25_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm25_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm25_5.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm25_5.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm27_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm27_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm27_6.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm27_6.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B9_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B9_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_body25_2_s_c0000er247185_conv2d3x324.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_body25_2_s_c0000er247185_conv2d3x324.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit253_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit253_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00082d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00082d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0008conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0008conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter247185_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter247185_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo00015mx06of0cd16ok6cn30u.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo00015mx06of0cd16ok6cn30u.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B9_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B9_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B9_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B9_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_loop_limiter_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_loop_limiter_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_loop_limiter_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_loop_limiter_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_loop_limiter_2.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_loop_limiter_2.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_loop_limiter_3.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_loop_limiter_3.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_loop_limiter_4.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_loop_limiter_4.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B10_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B10_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B1_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B1_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B1_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B1_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B2_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B3_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B3_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B4_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B4_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B5_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B5_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B5_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B5_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B6_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B6_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B7_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B7_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B7_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B7_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B8_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B8_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B9_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B9_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B9_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B9_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_function_cra_slave.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_function_cra_slave.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_function_wrapper.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_function_wrapper.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_function.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_function.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B0_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B0_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_s_c0_in_entry_s_c0_enter_maxpool2d1.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_s_c0_in_entry_s_c0_enter_maxpool2d1.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000maxpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000maxpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_logic_s_c0_in_entry_s_c0_enter_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_logic_s_c0_in_entry_s_c0_enter_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer1_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer1_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer3_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer3_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B0_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B0_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B0_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B0_branch.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B0_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B0_merge.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B1.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B1.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B1_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B1_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_s_c0_in_for_cond12_prehe0000enter2422_maxpool2d2.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_s_c0_in_for_cond12_prehe0000enter2422_maxpool2d2.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit27_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit27_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001maxpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001maxpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_logic_s_c0_in_for_cond120000enter2422_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_logic_s_c0_in_for_cond120000enter2422_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer2_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer2_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B1_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B1_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B1_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B1_branch.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B1_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B1_merge.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B2.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B2.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B2_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B2_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B2_branch.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B2_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B2_merge.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B3.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B3.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B3_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_mem_lm_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_mem_lm_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_readdata_reg_lm_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_readdata_reg_lm_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_s_c0_in_for_cond17_prehe0000enter3023_maxpool2d3.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_s_c0_in_for_cond17_prehe0000enter3023_maxpool2d3.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit33_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit33_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002maxpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002maxpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_logic_s_c0_in_for_cond170000enter3023_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_logic_s_c0_in_for_cond170000enter3023_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_s_c1_in_for_cond17_prehe0000c1_enter_maxpool2d11.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_s_c1_in_for_cond17_prehe0000c1_enter_maxpool2d11.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000maxpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000maxpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_logic_s_c1_in_for_cond170000_c1_enter_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_logic_s_c1_in_for_cond170000_c1_enter_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B3_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B3_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B3_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B3_branch.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B3_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B3_merge.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B4.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B4.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B4_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_mem_unnamed_1_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_mem_unnamed_1_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer4_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer4_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer5_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer5_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B4_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B4_branch.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B4_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B4_merge.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_loop_limiter_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_loop_limiter_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_loop_limiter_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_loop_limiter_1.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B1_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B1_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B1_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B1_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B2_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B3_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B3_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B4_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B4_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_function_cra_slave.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_function_cra_slave.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_ic_top.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_top.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_ic_hybrid.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_hybrid.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_ic_token.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_token.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_ic_unbalance.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_unbalance.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_n_fast.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_n_fast.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_n_token.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_n_token.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_rd_back.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_rd_back.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_rd_back_n.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_rd_back_n.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_swdimm_token_ring.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_swdimm_token_ring.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_token_ring.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_token_ring.sv" TOP_LEVEL_FILE
add_fileset_file "acl_skid_buffer.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_skid_buffer.sv" TOP_LEVEL_FILE
add_fileset_file "cra_ring_node.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/cra_ring_node.sv" TOP_LEVEL_FILE
add_fileset_file "cra_ring_root.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/cra_ring_root.sv" TOP_LEVEL_FILE
add_fileset_file "cra_ring_rom.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/cra_ring_rom.sv" TOP_LEVEL_FILE
add_fileset_file "acl_rom_module.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_rom_module.v" TOP_LEVEL_FILE


add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL squeezenet_NDRange_sys
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_reset_handler.sv" TOP_LEVEL_FILE
add_fileset_file "acl_work_group_dispatcher.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_work_group_dispatcher.v" TOP_LEVEL_FILE
add_fileset_file "acl_kernel_finish_detector.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_kernel_finish_detector.v" TOP_LEVEL_FILE
add_fileset_file "acl_multistage_accumulator.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_multistage_accumulator.v" TOP_LEVEL_FILE
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_std_synchronizer_nocut.v" TOP_LEVEL_FILE
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_fanout_pipeline.sv" TOP_LEVEL_FILE
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_ecc_pkg.sv" TOP_LEVEL_FILE
add_fileset_file "acl_id_iterator.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_id_iterator.v" TOP_LEVEL_FILE
add_fileset_file "acl_work_item_iterator.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_work_item_iterator.v" TOP_LEVEL_FILE
add_fileset_file "acl_multistage_adder.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_multistage_adder.v" TOP_LEVEL_FILE
add_fileset_file "acl_shift_register.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_shift_register.v" TOP_LEVEL_FILE
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_fifo.v" TOP_LEVEL_FILE
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_fifo_stall_valid_lookahead.sv" TOP_LEVEL_FILE
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_scfifo_wrapped.sv" TOP_LEVEL_FILE
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_ecc_encoder.sv" TOP_LEVEL_FILE
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_ecc_decoder.sv" TOP_LEVEL_FILE
add_fileset_file "squeezenet_NDRange_sys.v" SYSTEM_VERILOG PATH "squeezenet_NDRange_sys.v" TOP_LEVEL_FILE
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv" TOP_LEVEL_FILE
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_data_fifo.v" TOP_LEVEL_FILE
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_altera_syncram_wrapped.sv" TOP_LEVEL_FILE
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_ll_fifo.v" TOP_LEVEL_FILE
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_ll_ram_fifo.v" TOP_LEVEL_FILE
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_valid_fifo_counter.v" TOP_LEVEL_FILE
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_dspba_valid_fifo_counter.v" TOP_LEVEL_FILE
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_staging_reg.v" TOP_LEVEL_FILE
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_mid_speed_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_latency_one_ram_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_latency_zero_ram_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_fifo_zero_width.sv" TOP_LEVEL_FILE
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_high_speed_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_low_latency_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_zero_latency_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_tessellated_incr_decr_threshold.sv" TOP_LEVEL_FILE
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_tessellated_incr_lookahead.sv" TOP_LEVEL_FILE
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_lfsr.sv" TOP_LEVEL_FILE
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_mlab_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_parameter_assert.svh" TOP_LEVEL_FILE
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_dspba_buffer.v" TOP_LEVEL_FILE
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_full_detector.v" TOP_LEVEL_FILE
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_tessellated_incr_decr_decr.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_top.v" TOP_LEVEL_FILE
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_permute_address.v" TOP_LEVEL_FILE
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_pipelined.v" TOP_LEVEL_FILE
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_enabled.v" TOP_LEVEL_FILE
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_basic_coalescer.v" TOP_LEVEL_FILE
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_simple.v" TOP_LEVEL_FILE
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_streaming.v" TOP_LEVEL_FILE
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_master.v" TOP_LEVEL_FILE
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_bursting_load_stores.v" TOP_LEVEL_FILE
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_non_aligned_write.v" TOP_LEVEL_FILE
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_read_cache.v" TOP_LEVEL_FILE
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_atomic.v" TOP_LEVEL_FILE
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_prefetch_block.v" TOP_LEVEL_FILE
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_wide_wrapper.v" TOP_LEVEL_FILE
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_streaming_prefetch.v" TOP_LEVEL_FILE
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_aligned_burst_coalesced_lsu.v" TOP_LEVEL_FILE
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_toggle_detect.v" TOP_LEVEL_FILE
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_debug_mem.v" TOP_LEVEL_FILE
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_coalesced_pipelined_write.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_coalesced_pipelined_read.sv" TOP_LEVEL_FILE
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_global_load_store.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_burst_coalescer.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_coalescer_dynamic_timeout.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_data_aligner.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_read_cache.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_read_data_alignment.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_unaligned_controller.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_word_coalescer.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_write_data_alignment.sv" TOP_LEVEL_FILE
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_lsu_write_kernel_downstream.sv" TOP_LEVEL_FILE
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_shift_register_no_reset.sv" TOP_LEVEL_FILE
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_loop_profiler.sv" TOP_LEVEL_FILE
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/hld_sim_latency_tracker.sv" TOP_LEVEL_FILE
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_loop_limiter.v" TOP_LEVEL_FILE
add_fileset_file "acl_clock2x_holder.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_clock2x_holder.v" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_function_wrapper.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_function_wrapper.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_function.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_function.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B0_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B0_branch.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B0_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B0_merge.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B0_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B0_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B0_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B0_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_s_c0_in_entry_s_c0_enter_avgpool2d1.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_s_c0_in_entry_s_c0_enter_avgpool2d1.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000avgpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000avgpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_logic_s_c0_in_entry_s_c0_enter_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_logic_s_c0_in_entry_s_c0_enter_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B1.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B1.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B1_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B1_branch.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B1_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B1_merge.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B1_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B1_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_mem_unnamed_1_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_mem_unnamed_1_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_s_c0_in_for_cond_cleanup_s_c0_enter6_avgpool2d3.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_s_c0_in_for_cond_cleanup_s_c0_enter6_avgpool2d3.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000_c0_exit9_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000_c0_exit9_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001avgpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001avgpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_logic_s_c0_in_for_cond_c0000c0_enter6_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_logic_s_c0_in_for_cond_c0000c0_enter6_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000226123642i229742iyc5.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000226123642i229742iyc5.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000113_invTables_lutmem.hex" HEX PATH "kernel_hdl/avgpool2d/avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000113_invTables_lutmem.hex" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000116_invTables_lutmem.hex" HEX PATH "kernel_hdl/avgpool2d/avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000116_invTables_lutmem.hex" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000119_invTables_lutmem.hex" HEX PATH "kernel_hdl/avgpool2d/avgpool2d_flt_i_sfc_logic_s_c0_in_for_co0000119_invTables_lutmem.hex" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B2.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B2.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B2_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B2_branch.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B2_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B2_merge.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B2_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_mem_unnamed_2_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_mem_unnamed_2_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_readdata_reg_unnamed_2_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_readdata_reg_unnamed_2_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_B2_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_B2_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_s_c0_in_for_body_s_c0_enter125_avgpool2d6.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_s_c0_in_for_body_s_c0_enter125_avgpool2d6.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit15_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit15_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002avgpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002avgpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_i_sfc_logic_s_c0_in_for_body_s_c0_enter125_avgpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_i_sfc_logic_s_c0_in_for_body_s_c0_enter125_avgpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_flt_i_sfc_logic_s_c0_in_for_bo00003a0054c2a6344c246w65.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_flt_i_sfc_logic_s_c0_in_for_bo00003a0054c2a6344c246w65.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_loop_limiter_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_loop_limiter_0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B1_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B1_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B2_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_bb_B2_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "avgpool2d_function_cra_slave.sv" SYSTEM_VERILOG PATH "kernel_hdl/avgpool2d/avgpool2d_function_cra_slave.sv" TOP_LEVEL_FILE
add_fileset_file "acl_start_signal_chain_element.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_start_signal_chain_element.v" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_function_wrapper.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_function_wrapper.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_function.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_function.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B0_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B0_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_unnamed_0_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_unnamed_0_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_unnamed_0_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_unnamed_0_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B0_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B0_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_s_c0_in_entry_s_c0_enter_conv2d1x11.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_s_c0_in_entry_s_c0_enter_conv2d1x11.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00002d1x11_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00002d1x11_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d1x11_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d1x11_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer1_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer1_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer4_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer4_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024v0000weight_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024v0000weight_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B0_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B0_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B0_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B0_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B1_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B1_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B1_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B1_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B1_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B1_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B2.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B2.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B2_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B2_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B2_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_s_c0_in_for_body_s_c0_enter4533_conv2d1x11.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_s_c0_in_for_body_s_c0_enter4533_conv2d1x11.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit48_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit48_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00012d1x11_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00012d1x11_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d1x11_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d1x11_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_logic_s_c0_in_for_body_s_c0_enter4533_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_logic_s_c0_in_for_body_s_c0_enter4533_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer3_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer3_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B2_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B2_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B2_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B2_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B3.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B3.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B3_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_unnamed_5_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_unnamed_5_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer5_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer5_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_s_c0_in_for_cond_cleanup00000_enter51_conv2d1x14.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_s_c0_in_for_cond_cleanup00000_enter51_conv2d1x14.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit54_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit54_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00022d1x11_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00022d1x11_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d1x11_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d1x11_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_logic_s_c0_in_for_cond_c00000_enter51_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_logic_s_c0_in_for_cond_c00000_enter51_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B3_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B3_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B3_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B3_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B4.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B4.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B4_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_lm12_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_lm12_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_lm12_2.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_lm12_2.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_lm14_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_lm14_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_lm14_3.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_lm14_3.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_lm16_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_lm16_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_lm16_4.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_lm16_4.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_lm_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_lm_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_lm_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_lm_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B4_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B4_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_mem_lm11_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_mem_lm11_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_readdata_reg_lm11_5.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_readdata_reg_lm11_5.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_s_c0_in_for_body13_s_c0_enter5834_conv2d1x12.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_s_c0_in_for_body13_s_c0_enter5834_conv2d1x12.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit67_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit67_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00032d1x11_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00032d1x11_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d1x11_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d1x11_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_logic_s_c0_in_for_body130000enter5834_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_logic_s_c0_in_for_body130000enter5834_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer2_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer2_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer6_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer6_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer7_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer7_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer8_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer8_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_s_c1_in_for_body13_s_c1_enter_conv2d1x111.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_s_c1_in_for_body13_s_c1_enter_conv2d1x111.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_00002d1x11_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_00002d1x11_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000conv2d1x11_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000conv2d1x11_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_i_sfc_logic_s_c1_in_for_body13_s_c1_enter_conv2d1x10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_i_sfc_logic_s_c1_in_for_body13_s_c1_enter_conv2d1x10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_flt_i_sfc_logic_s_c1_in_for_bo00003a0054c2a6344c246w65.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_flt_i_sfc_logic_s_c1_in_for_bo00003a0054c2a6344c246w65.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_flt_i_llvm_fpga_dot_product_f30000q0cp0jv24cp06c00qfzo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_flt_i_llvm_fpga_dot_product_f30000q0cp0jv24cp06c00qfzo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_flt_i_llvm_fpga_dot_product_f30001q0cp0jv24cp06c00qfzo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_flt_i_llvm_fpga_dot_product_f30001q0cp0jv24cp06c00qfzo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B4_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B4_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_B4_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_B4_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_loop_limiter_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_loop_limiter_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_loop_limiter_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_loop_limiter_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B1_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B1_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B2_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B2_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B3_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B4_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B4_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_bb_B4_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d1x1_function_cra_slave.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d1x1/conv2d1x1_function_cra_slave.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_function_wrapper.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_function_wrapper.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_function.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_function.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B0_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B0_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_unnamed_0_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_unnamed_0_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_unnamed_0_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_unnamed_0_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B0_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B0_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_entry_s_c0_enter_conv2d3x31.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_entry_s_c0_enter_conv2d3x31.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00002d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00002d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer5_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer5_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer6_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer6_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer11_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer11_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer15_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer15_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer9_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer9_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer19_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer19_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer20_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer20_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_pad_sync_buffer17_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_pad_sync_buffer17_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_st0000hannel_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_st0000hannel_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_stride_sync_buffer18_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_stride_sync_buffer18_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000weight_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000weight_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B0_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B0_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B0_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B0_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B1_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B1_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B1_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B1_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_cond9_prehea0000ter182181_conv2d3x31.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_cond9_prehea0000ter182181_conv2d3x31.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit185_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit185_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00012d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00012d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_cond9_0000ter182181_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_cond9_0000ter182181_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_pad_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_pad_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_stride_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_stride_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B1_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B1_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B1_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B1_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B10.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B10.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B10_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B10_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer7_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer7_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B10_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B10_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B10_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B10_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B2.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B2.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B2_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B2_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B2_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B2_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B2_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B3.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B3.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B3_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B3_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B3_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_cond14_prehe0000ter189182_conv2d3x32.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_cond14_prehe0000ter189182_conv2d3x32.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit194_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit194_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00022d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00022d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_cond140000ter189182_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_cond140000ter189182_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer12_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer12_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer13_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer13_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B3_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B3_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B3_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B3_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B4.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B4.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B4_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_unnamed_6_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_unnamed_6_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer21_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_ou0000size_sync_buffer21_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_cond_cleanup0000_enter199_conv2d3x36.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_cond_cleanup0000_enter199_conv2d3x36.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit203_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit203_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00032d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00032d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_cond_c0000_enter199_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_cond_c0000_enter199_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B4_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B4_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B4_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B4_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B5.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B5.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B5_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm13_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm13_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm13_2.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm13_2.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer14_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer14_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000t_im_sync_buffer23_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000t_im_sync_buffer23_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B5_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B5_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_body25_s_c0_enter208183_conv2d3x324.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_body25_s_c0_enter208183_conv2d3x324.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit213_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit213_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00042d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00042d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0004conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0004conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter208183_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter208183_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo0000xk5id06uq0cp0jv34qcz.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo0000xk5id06uq0cp0jv34qcz.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B5_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B5_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B5_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B5_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B6.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B6.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B6_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_body25_1_pre0000_enter217_conv2d3x32.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_body25_1_pre0000_enter217_conv2d3x32.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit221_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit221_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00052d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00052d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0005conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0005conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_body250000_enter217_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_body250000_enter217_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer16_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer16_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B6_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B6_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B6_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B6_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B7.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B7.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B7_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm18_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm18_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm18_3.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm18_3.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm20_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm20_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm20_4.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm20_4.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer10_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer10_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000t_im_sync_buffer22_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0000t_im_sync_buffer22_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B7_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B7_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_body25_1_s_c0000er227184_conv2d3x324.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_body25_1_s_c0000er227184_conv2d3x324.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit233_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit233_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00062d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00062d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0006conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0006conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter227184_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter227184_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo00005mx06of0cd16ok6cn30u.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo00005mx06of0cd16ok6cn30u.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B7_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B7_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B7_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B7_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B8.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B8.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B8_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_body25_2_pre0000_enter237_conv2d3x32.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_body25_2_pre0000_enter237_conv2d3x32.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit241_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit241_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00072d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00072d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0007conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0007conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_body250000_enter237_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_body250000_enter237_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer8_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer8_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B8_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B8_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B8_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B8_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B9.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B9.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B9_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm25_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm25_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm25_5.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm25_5.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_mem_lm27_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_mem_lm27_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_readdata_reg_lm27_6.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_readdata_reg_lm27_6.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B9_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B9_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_s_c0_in_for_body25_2_s_c0000er247185_conv2d3x324.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_s_c0_in_for_body25_2_s_c0000er247185_conv2d3x324.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit253_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit253_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00082d3x31_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_00082d3x31_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0008conv2d3x31_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_llvm_fpga_sfc_exit_s_c0_out_0008conv2d3x31_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter247185_conv2d3x30.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_i_sfc_logic_s_c0_in_for_body250000ter247185_conv2d3x30.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo00015mx06of0cd16ok6cn30u.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_flt_i_sfc_logic_s_c0_in_for_bo00015mx06of0cd16ok6cn30u.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B9_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B9_branch.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_B9_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_B9_merge.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_loop_limiter_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_loop_limiter_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_loop_limiter_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_loop_limiter_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_loop_limiter_2.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_loop_limiter_2.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_loop_limiter_3.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_loop_limiter_3.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_loop_limiter_4.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_loop_limiter_4.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B10_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B10_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B1_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B1_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B1_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B1_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B2_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B3_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B3_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B4_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B4_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B5_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B5_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B5_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B5_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B6_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B6_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B7_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B7_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B7_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B7_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B8_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B8_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B9_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B9_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_bb_B9_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_bb_B9_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "conv2d3x3_function_cra_slave.sv" SYSTEM_VERILOG PATH "kernel_hdl/conv2d3x3/conv2d3x3_function_cra_slave.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_function_wrapper.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_function_wrapper.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_function.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_function.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B0_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B0_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_s_c0_in_entry_s_c0_enter_maxpool2d1.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_s_c0_in_entry_s_c0_enter_maxpool2d1.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000maxpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000maxpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_logic_s_c0_in_entry_s_c0_enter_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_logic_s_c0_in_entry_s_c0_enter_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer1_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer1_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer3_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer3_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B0_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B0_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B0_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B0_branch.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B0_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B0_merge.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B1.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B1.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B1_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B1_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_s_c0_in_for_cond12_prehe0000enter2422_maxpool2d2.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_s_c0_in_for_cond12_prehe0000enter2422_maxpool2d2.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit27_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit27_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001maxpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0001maxpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_logic_s_c0_in_for_cond120000enter2422_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_logic_s_c0_in_for_cond120000enter2422_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer2_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer2_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B1_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B1_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B1_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B1_branch.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B1_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B1_merge.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B2.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B2.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B2_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B2_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B2_branch.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B2_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B2_merge.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B3.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B3.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B3_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_mem_lm_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_mem_lm_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_readdata_reg_lm_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_readdata_reg_lm_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_s_c0_in_for_cond17_prehe0000enter3023_maxpool2d3.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_s_c0_in_for_cond17_prehe0000enter3023_maxpool2d3.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit33_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit33_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002maxpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c0_out_0002maxpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_logic_s_c0_in_for_cond170000enter3023_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_logic_s_c0_in_for_cond170000enter3023_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_s_c1_in_for_cond17_prehe0000c1_enter_maxpool2d11.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_s_c1_in_for_cond17_prehe0000c1_enter_maxpool2d11.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000ool2d1_full_detector.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000ool2d1_full_detector.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000maxpool2d1_data_fifo.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sfc_exit_s_c1_out_0000maxpool2d1_data_fifo.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_sfc_logic_s_c1_in_for_cond170000_c1_enter_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_sfc_logic_s_c1_in_for_cond170000_c1_enter_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B3_merge_reg.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B3_merge_reg.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B3_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B3_branch.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B3_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B3_merge.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B4.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B4.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B4_stall_region.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_mem_unnamed_1_maxpool2d0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_mem_unnamed_1_maxpool2d0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer4_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer4_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer5_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_i_llvm_fpga_sync_buffer_i32_output_size_sync_buffer5_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B4_branch.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B4_branch.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_B4_merge.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_B4_merge.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_loop_limiter_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_loop_limiter_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_loop_limiter_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_loop_limiter_1.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B1_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B1_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B1_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B1_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B2_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B3_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B3_sr_1.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_bb_B4_sr_0.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_bb_B4_sr_0.sv" TOP_LEVEL_FILE
add_fileset_file "maxpool2d_function_cra_slave.sv" SYSTEM_VERILOG PATH "kernel_hdl/maxpool2d/maxpool2d_function_cra_slave.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_ic_top.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_top.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_ic_hybrid.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_hybrid.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_ic_token.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_token.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_ic_unbalance.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_unbalance.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_n_fast.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_n_fast.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_n_token.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_n_token.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_rd_back.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_rd_back.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_rd_back_n.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_rd_back_n.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_swdimm_token_ring.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_swdimm_token_ring.sv" TOP_LEVEL_FILE
add_fileset_file "lsu_token_ring.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/lsu_token_ring.sv" TOP_LEVEL_FILE
add_fileset_file "acl_skid_buffer.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_skid_buffer.sv" TOP_LEVEL_FILE
add_fileset_file "cra_ring_node.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/cra_ring_node.sv" TOP_LEVEL_FILE
add_fileset_file "cra_ring_root.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/cra_ring_root.sv" TOP_LEVEL_FILE
add_fileset_file "cra_ring_rom.sv" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/cra_ring_rom.sv" TOP_LEVEL_FILE
add_fileset_file "acl_rom_module.v" SYSTEM_VERILOG PATH "$::env(INTELFPGAOCLSDKROOT)/ip/acl_rom_module.v" TOP_LEVEL_FILE
