stage toggles and its output goes high. After four 
clock pulses, the counter recycles to its original state. 
 FigureÂ 44-14 shows a timing chart for this sequence of 
events with a two-stage synchronous counter.