Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:49:53 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_52_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.841ns (25.933%)  route 2.402ns (74.067%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 6.817 - 4.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.576ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.157ns (routing 1.429ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8210, routed)        2.464     3.415    Delay1No15_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X132Y173       FDCE                                         r  Delay1No15_instance/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y173       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.495 r  Delay1No15_instance/Y_reg[19]/Q
                         net (fo=4, routed)           0.476     3.971    Delay1No14_instance/Y_reg[33]_0[19]
    SLICE_X127Y152       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     4.069 r  Delay1No14_instance/geqOp_carry__0_i_15__3/O
                         net (fo=1, routed)           0.009     4.078    Sum11_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X127Y152       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.264 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.290    Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y153       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.342 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.445     4.787    Delay1No15_instance/CO[0]
    SLICE_X126Y150       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     4.855 r  Delay1No15_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.193     5.048    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X126Y151       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.173 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.093     5.266    Delay1No14_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X126Y150       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     5.318 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3__3/O
                         net (fo=34, routed)          0.361     5.679    Delay1No15_instance/shiftVal__5[0]
    SLICE_X128Y149       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     5.769 r  Delay1No15_instance/shiftedFracY_d1[28]_i_2__3/O
                         net (fo=5, routed)           0.373     6.142    Delay1No14_instance/level2[11]
    SLICE_X125Y147       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     6.232 r  Delay1No14_instance/shiftedFracY_d1[40]_i_1__3/O
                         net (fo=2, routed)           0.426     6.658    Sum11_2_impl_instance/FPAddSubOp_instance/level4__0[17]
    SLICE_X128Y147       FDRE                                         r  Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8210, routed)        2.157     6.817    Sum11_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y147       FDRE                                         r  Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/C
                         clock pessimism              0.474     7.291    
                         clock uncertainty           -0.035     7.255    
    SLICE_X128Y147       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     7.280    Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]
  -------------------------------------------------------------------
                         required time                          7.280    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  0.623    




