Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "../../../../jct322_lab8/lab8/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../../jct322_lab8/lab8/ipcore_dir/fifo.v" in library work
Compiling verilog file "ipcore_dir/fifo_rx.v" in library work
Module <fifo> compiled
Compiling verilog file "baudgen.v" in library work
Module <fifo_rx> compiled
Compiling verilog file "../../../../jct322_lab8/lab8/uart_tx.v" in library work
Module <baudgen> compiled
Compiling verilog file "uart_rx.v" in library work
Module <uart_tx> compiled
WARNING:HDLCompilers:38 - "uart_rx.v" line 37 Macro 'period' redefined
WARNING:HDLCompilers:38 - "uart_rx.v" line 39 Macro 'control' redefined
WARNING:HDLCompilers:38 - "uart_rx.v" line 47 Macro 'WAIT' redefined
WARNING:HDLCompilers:38 - "uart_rx.v" line 48 Macro 'SHIFT1' redefined
WARNING:HDLCompilers:38 - "uart_rx.v" line 49 Macro 'SHIFT2' redefined
Compiling verilog file "uart.v" in library work
Module <uart_rx> compiled
WARNING:HDLCompilers:38 - "uart.v" line 40 Macro 'STOP' redefined
Module <uart> compiled
No errors in compilation
Analysis of file <"uart.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <uart> in library <work>.

Analyzing hierarchy for module <uart_tx> in library <work> with parameters.
	PERIOD = "00011010"

Analyzing hierarchy for module <uart_rx> in library <work> with parameters.
	PERIOD = "00011010"

Analyzing hierarchy for module <baudgen> in library <work> with parameters.
	PERIOD = "00011010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uart>.
Module <uart> is correct for synthesis.
 
Analyzing module <uart_tx> in library <work>.
	PERIOD = 8'b00011010
WARNING:Xst:2211 - "../../../../jct322_lab8/lab8/ipcore_dir/fifo.v" line 83: Instantiating black box module <fifo>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <baudgen> in library <work>.
	PERIOD = 8'b00011010
Module <baudgen> is correct for synthesis.
 
Analyzing module <uart_rx> in library <work>.
	PERIOD = 8'b00011010
WARNING:Xst:2211 - "ipcore_dir/fifo_rx.v" line 85: Instantiating black box module <fifo_rx>.
Module <uart_rx> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <rd_rx> in unit <uart> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<7>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<6>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<5>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<4>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<3>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<2>> in unit <uart_tx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<7>> in unit <uart_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<6>> in unit <uart_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<5>> in unit <uart_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<4>> in unit <uart_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<3>> in unit <uart_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <baudgen>.
    Related source file is "baudgen.v".
    Found 1-bit register for signal <baud>.
    Found 8-bit comparator equal for signal <baud$cmp_eq0000> created at line 60.
    Found 8-bit register for signal <period>.
    Found 8-bit register for signal <timer>.
    Found 8-bit adder for signal <timer$addsub0000> created at line 37.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <baudgen> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "../../../../jct322_lab8/lab8/uart_tx.v".
    Found finite state machine <FSM_0> for signal <pstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit up counter for signal <bitcounter>.
    Found 4-bit up counter for signal <bittimer>.
    Found 2-bit register for signal <control<1:0>>.
    Found 10-bit register for signal <shift_out>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "uart_rx.v".
    Using one-hot encoding for signal <pstate>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <pstate> of Case statement line 252 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <pstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 4-bit up counter for signal <bitcounter>.
    Found 4-bit up counter for signal <bittimer>.
    Found 3-bit register for signal <control<2:0>>.
    Found 9-bit register for signal <frame_error>.
    Found 1-bit register for signal <frame_ready>.
    Found 1-bit register for signal <in_one>.
    Found 1-bit register for signal <in_two>.
    Found 1-bit register for signal <load>.
    Found 1-bit register for signal <loaded>.
    Found 6-bit register for signal <pstate>.
    Found 10-bit register for signal <shift>.
    Summary:
	inferred   2 Counter(s).
	inferred  27 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
WARNING:Xst:647 - Input <fsm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <finished> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout_tx<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout_rx<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dadd> is used but never assigned. This sourceless signal will be automatically connected to value 0.
INFO:Xst:1799 - State 011 is never reached in FSM <pstate>.
INFO:Xst:1799 - State 010 is never reached in FSM <pstate>.
INFO:Xst:1799 - State 101 is never reached in FSM <pstate>.
    Found finite state machine <FSM_1> for signal <pstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <data>.
    Found 8-bit adder for signal <data$add0000> created at line 80.
    Found 3-bit register for signal <dout>.
    Found 2-bit up counter for signal <trans>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <uart> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 5
 2-bit up counter                                      : 1
 4-bit up counter                                      : 4
# Registers                                            : 30
 1-bit register                                        : 21
 10-bit register                                       : 2
 3-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 2
 8-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <pstate/FSM> on signal <pstate[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 001
 001   | 010
 010   | unreached
 011   | unreached
 101   | unreached
 111   | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <out/pstate/FSM> on signal <pstate[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Reading core <../../../../jct322_lab8/lab8/ipcore_dir/fifo.ngc>.
Reading core <ipcore_dir/fifo_rx.ngc>.
Loading core <fifo> for timing and area information for instance <fifo1>.
Loading core <fifo_rx> for timing and area information for instance <fifo1>.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <3> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <2> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <2> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <3> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_out_9> (without init value) has a constant value of 1 in block <out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_0> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_1> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_2> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_3> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_4> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_5> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_6> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_7> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 5
 2-bit up counter                                      : 1
 4-bit up counter                                      : 4
# Registers                                            : 85
 Flip-Flops                                            : 85
# Comparators                                          : 2
 8-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <shift_out_9> (without init value) has a constant value of 1 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_0> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_1> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_2> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_3> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_4> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_5> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_6> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_7> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pstate_FSM_FFd2> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dout_2> of sequential type is unconnected in block <uart>.

Optimizing unit <uart> ...

Optimizing unit <baudgen> ...

Optimizing unit <uart_tx> ...

Optimizing unit <uart_rx> ...
WARNING:Xst:1710 - FF/Latch <out/baud1/period_7> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out/baud1/period_6> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out/baud1/period_5> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out/baud1/period_4> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out/baud1/period_3> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out/baud1/period_2> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out/baud1/period_1> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out/baud1/period_0> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in/baud1/period_7> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in/baud1/period_6> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in/baud1/period_5> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in/baud1/period_4> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in/baud1/period_3> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in/baud1/period_2> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in/baud1/period_1> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in/baud1/period_0> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 10.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <out/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <out/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <out/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <in/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <in/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <out/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <out/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <out/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <in/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <in/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
FlipFlop out/pstate_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <uart> :
	Found 2-bit shift register for signal <in/in_two>.
Unit <uart> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart.ngr
Top Level Output File Name         : uart
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 168
#      GND                         : 3
#      INV                         : 8
#      LUT2                        : 34
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 33
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 67
#      LUT4_D                      : 8
#      LUT4_L                      : 9
#      VCC                         : 1
# FlipFlops/Latches                : 145
#      FD                          : 9
#      FDC                         : 30
#      FDCE                        : 43
#      FDCE_1                      : 1
#      FDCP                        : 2
#      FDP                         : 13
#      FDPE                        : 23
#      FDRE                        : 22
#      FDSE                        : 2
# RAMS                             : 2
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      106  out of    960    11%  
 Number of Slice Flip Flops:            145  out of   1920     7%  
 Number of 4 input LUTs:                165  out of   1920     8%  
    Number used as logic:               164
    Number used as Shift registers:       1
 Number of IOs:                           8
 Number of bonded IOBs:                   7  out of     83     8%  
 Number of BRAMs:                         2  out of      4    50%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 140   |
out/baud1/baud                     | NONE(out/bittimer_3)   | 4     |
in/baud1/baud                      | NONE(in/bittimer_3)    | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                     | Buffer(FF name)                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
reset                                                                                                                                              | IBUF                                                                                                                 | 84    |
out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 13    |
out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                     | 8     |
out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                        | 2     |
out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)           | 2     |
dout_0__and0000(dout_0__and00001:O)                                                                                                                | NONE(dout_0)                                                                                                         | 1     |
dout_0__and0001(dout_0__and00011:O)                                                                                                                | NONE(dout_0)                                                                                                         | 1     |
dout_1__and0000(dout_1__and00001:O)                                                                                                                | NONE(dout_1)                                                                                                         | 1     |
dout_1__and0001(dout_1__and00011:O)                                                                                                                | NONE(dout_1)                                                                                                         | 1     |
out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                        | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.881ns (Maximum Frequency: 170.029MHz)
   Minimum input arrival time before clock: 4.958ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.881ns (frequency: 170.029MHz)
  Total number of paths / destination ports: 1016 / 269
-------------------------------------------------------------------------
Delay:               5.881ns (Levels of Logic = 4)
  Source:            out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to out/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             19   0.514   0.991  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (empty)
     end scope: 'out/fifo1'
     LUT2:I1->O            5   0.612   0.690  out/shift_out_not000111 (out/ld_shift)
     begin scope: 'out/fifo1'
     LUT4:I0->O           11   0.612   0.823  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     LUT3:I2->O            1   0.612   0.357  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en)
     RAMB16_S36_S36:ENB        0.670          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
    ----------------------------------------
    Total                      5.881ns (3.020ns logic, 2.861ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'out/baud1/baud'
  Clock period: 2.320ns (frequency: 431.099MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.320ns (Levels of Logic = 1)
  Source:            out/bittimer_0 (FF)
  Destination:       out/bittimer_0 (FF)
  Source Clock:      out/baud1/baud rising
  Destination Clock: out/baud1/baud rising

  Data Path: out/bittimer_0 to out/bittimer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.514   0.569  out/bittimer_0 (out/bittimer_0)
     INV:I->O              1   0.612   0.357  out/Mcount_bittimer_xor<0>11_INV_0 (out/Result<0>)
     FDCE:D                    0.268          out/bittimer_0
    ----------------------------------------
    Total                      2.320ns (1.394ns logic, 0.926ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'in/baud1/baud'
  Clock period: 2.353ns (frequency: 425.026MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.353ns (Levels of Logic = 1)
  Source:            in/bittimer_0 (FF)
  Destination:       in/bittimer_0 (FF)
  Source Clock:      in/baud1/baud rising
  Destination Clock: in/baud1/baud rising

  Data Path: in/bittimer_0 to in/bittimer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.514   0.602  in/bittimer_0 (in/bittimer_0)
     INV:I->O              1   0.612   0.357  in/Mcount_bittimer_xor<0>11_INV_0 (in/Result<0>)
     FDCE:D                    0.268          in/bittimer_0
    ----------------------------------------
    Total                      2.353ns (1.394ns logic, 0.959ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.958ns (Levels of Logic = 4)
  Source:            rx (PAD)
  Destination:       in/baud1/timer_2 (FF)
  Destination Clock: clk rising

  Data Path: rx to in/baud1/timer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.568  rx_IBUF (rx_IBUF)
     LUT2:I1->O            1   0.612   0.426  in/baud1/baud_cmp_eq0000823_SW0 (N29)
     LUT4_D:I1->O          7   0.612   0.754  in/baud1/timer_mux0000<0>11 (in/baud1/N01)
     LUT4:I0->O            1   0.612   0.000  in/baud1/timer_mux0000<5>1 (in/baud1/timer_mux0000<5>)
     FDC:D                     0.268          in/baud1/timer_2
    ----------------------------------------
    Total                      4.958ns (3.210ns logic, 1.748ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            out/shift_out_0 (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: out/shift_out_0 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.514   0.357  out/shift_out_0 (out/shift_out_0)
     OBUF:I->O                 3.169          tx_OBUF (tx)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.08 secs
 
--> 

Total memory usage is 248368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :   27 (   0 filtered)

