<paper id="1980746862"><title>A Procedure for Placement of Standard-Cell VLSI Circuits</title><year>1985</year><authors><author org="AT&amp;T Bell Labs., Murray Hill., NJ, USA" id="2973992432">A.E. Dunlop</author><author org="" id="2974036542">B.W. Kernighan</author></authors><n_citation>428</n_citation><doc_type>Journal</doc_type><references><reference>2012522851</reference><reference>2078645368</reference><reference>2083445160</reference><reference>2084528420</reference><reference>2095117703</reference><reference>2120542406</reference><reference>2135463389</reference><reference>2161455936</reference></references><venue id="100835903" type="J">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</venue><doi>10.1109/TCAD.1985.1270101</doi><keywords><keyword weight="0.47484">NMOS logic</keyword><keyword weight="0.42516">Computer science</keyword><keyword weight="0.48413">Circuit design</keyword><keyword weight="0.4794">CMOS</keyword><keyword weight="0.44241">Electronic engineering</keyword><keyword weight="0.51371">Electronic design automation</keyword><keyword weight="0.55839">Standard cell</keyword><keyword weight="0.51276">Graph partition</keyword><keyword weight="0.44582">Computer engineering</keyword><keyword weight="0.47947">Integrated circuit</keyword><keyword weight="0.51667">Very-large-scale integration</keyword></keywords><publisher>IEEE</publisher><abstract>This paper describes a method of automatic placement for standard cells (polycells) that yields areas within 10-20 percent of careful hand placements. The method is based on graph partitioning to identify groups of modules that ought to be close to each other, and a technique for properly accounting for external connections at each level of partitioning. The placement procedure is in production use as part of an automated design system; it has been used in the design of more than 40 chips, in CMOS, NMOS, and bipolar technologies.</abstract></paper>