# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/new/rdc_1bit.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/rdc_8bits_parallele.vhd" \
"../../../../project_1.srcs/sources_1/new/Moyenneur_3x1.vhd" \

# Do not sort compile order
nosort
