\hypertarget{struct_l_p_c___s_c_u___t}{}\section{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T Struct Reference}
\label{struct_l_p_c___s_c_u___t}\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}


System Control Unit register block.  




{\ttfamily \#include $<$scu\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_abc27b4f4534ed4df86473c8a5d8c953c}{S\+F\+SP} \mbox{[}16\mbox{]}\mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a53225746141a458164eff5932c82ece7}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}256\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a7792d23643372bc1abe03e1f4514ccc8}{S\+F\+S\+C\+LK} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_adddf710751788c0d26565d1a9036f524}{R\+E\+S\+E\+R\+V\+E\+D16} \mbox{[}28\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a7f46caa9ce7787b67dcd9163623091fc}{S\+F\+S\+U\+SB}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a3c16464bcad1a2d724d5b33eacdb6271}{S\+F\+S\+I2\+C0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a762d35c73a96d6bde03ee84571facab5}{E\+N\+A\+IO} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_af1c12a9755029ed11f620e8013a1a05b}{R\+E\+S\+E\+R\+V\+E\+D17} \mbox{[}27\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_ae77c57655b888a13c55453a47a3ac143}{E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a1cfac41fcc98c2e5c9f1940af7f8dd72}{R\+E\+S\+E\+R\+V\+E\+D18} \mbox{[}63\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_aaa33b2f1501271218162c882373372a7}{P\+I\+N\+T\+S\+EL} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
System Control Unit register block. 

Definition at line 52 of file scu\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_ae77c57655b888a13c55453a47a3ac143}\label{struct_l_p_c___s_c_u___t_ae77c57655b888a13c55453a47a3ac143}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK@{E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK}}
\index{E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK@{E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK}{EMCDELAYCLK}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK}

E\+MC clock delay register 

Definition at line 61 of file scu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_a762d35c73a96d6bde03ee84571facab5}\label{struct_l_p_c___s_c_u___t_a762d35c73a96d6bde03ee84571facab5}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!E\+N\+A\+IO@{E\+N\+A\+IO}}
\index{E\+N\+A\+IO@{E\+N\+A\+IO}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{E\+N\+A\+IO}{ENAIO}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+E\+N\+A\+IO\mbox{[}3\mbox{]}}

Analog function select registerS 

Definition at line 59 of file scu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_aaa33b2f1501271218162c882373372a7}\label{struct_l_p_c___s_c_u___t_aaa33b2f1501271218162c882373372a7}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!P\+I\+N\+T\+S\+EL@{P\+I\+N\+T\+S\+EL}}
\index{P\+I\+N\+T\+S\+EL@{P\+I\+N\+T\+S\+EL}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{P\+I\+N\+T\+S\+EL}{PINTSEL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+P\+I\+N\+T\+S\+EL\mbox{[}2\mbox{]}}

Pin interrupt select register for pin int 0 to 3 index 0, 4 to 7 index 1. 

Definition at line 63 of file scu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_a53225746141a458164eff5932c82ece7}\label{struct_l_p_c___s_c_u___t_a53225746141a458164eff5932c82ece7}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}256\mbox{]}}



Definition at line 54 of file scu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_adddf710751788c0d26565d1a9036f524}\label{struct_l_p_c___s_c_u___t_adddf710751788c0d26565d1a9036f524}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D16@{R\+E\+S\+E\+R\+V\+E\+D16}}
\index{R\+E\+S\+E\+R\+V\+E\+D16@{R\+E\+S\+E\+R\+V\+E\+D16}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D16}{RESERVED16}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D16\mbox{[}28\mbox{]}}



Definition at line 56 of file scu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_af1c12a9755029ed11f620e8013a1a05b}\label{struct_l_p_c___s_c_u___t_af1c12a9755029ed11f620e8013a1a05b}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D17@{R\+E\+S\+E\+R\+V\+E\+D17}}
\index{R\+E\+S\+E\+R\+V\+E\+D17@{R\+E\+S\+E\+R\+V\+E\+D17}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D17}{RESERVED17}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D17\mbox{[}27\mbox{]}}



Definition at line 60 of file scu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_a1cfac41fcc98c2e5c9f1940af7f8dd72}\label{struct_l_p_c___s_c_u___t_a1cfac41fcc98c2e5c9f1940af7f8dd72}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D18@{R\+E\+S\+E\+R\+V\+E\+D18}}
\index{R\+E\+S\+E\+R\+V\+E\+D18@{R\+E\+S\+E\+R\+V\+E\+D18}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D18}{RESERVED18}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D18\mbox{[}63\mbox{]}}



Definition at line 62 of file scu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_a7792d23643372bc1abe03e1f4514ccc8}\label{struct_l_p_c___s_c_u___t_a7792d23643372bc1abe03e1f4514ccc8}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!S\+F\+S\+C\+LK@{S\+F\+S\+C\+LK}}
\index{S\+F\+S\+C\+LK@{S\+F\+S\+C\+LK}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{S\+F\+S\+C\+LK}{SFSCLK}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+S\+F\+S\+C\+LK\mbox{[}4\mbox{]}}

Pin configuration register for pins C\+L\+K0-\/3 

Definition at line 55 of file scu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_a3c16464bcad1a2d724d5b33eacdb6271}\label{struct_l_p_c___s_c_u___t_a3c16464bcad1a2d724d5b33eacdb6271}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!S\+F\+S\+I2\+C0@{S\+F\+S\+I2\+C0}}
\index{S\+F\+S\+I2\+C0@{S\+F\+S\+I2\+C0}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{S\+F\+S\+I2\+C0}{SFSI2C0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+S\+F\+S\+I2\+C0}

Pin configuration register for I2\+C0-\/bus pins 

Definition at line 58 of file scu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_abc27b4f4534ed4df86473c8a5d8c953c}\label{struct_l_p_c___s_c_u___t_abc27b4f4534ed4df86473c8a5d8c953c}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!S\+F\+SP@{S\+F\+SP}}
\index{S\+F\+SP@{S\+F\+SP}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{S\+F\+SP}{SFSP}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+S\+F\+SP\mbox{[}16\mbox{]}\mbox{[}32\mbox{]}}



Definition at line 53 of file scu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_c_u___t_a7f46caa9ce7787b67dcd9163623091fc}\label{struct_l_p_c___s_c_u___t_a7f46caa9ce7787b67dcd9163623091fc}} 
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!S\+F\+S\+U\+SB@{S\+F\+S\+U\+SB}}
\index{S\+F\+S\+U\+SB@{S\+F\+S\+U\+SB}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection{\texorpdfstring{S\+F\+S\+U\+SB}{SFSUSB}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+T\+::\+S\+F\+S\+U\+SB}

Pin configuration register for U\+SB 

Definition at line 57 of file scu\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{scu__18xx__43xx_8h}{scu\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
