

================================================================
== Vitis HLS Report for 'multihart_ip'
================================================================
* Date:           Wed Aug 10 07:57:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        multihart_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.468 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199  |multihart_ip_Pipeline_VITIS_LOOP_189_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      256|    -|   15466|  29419|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    113|    -|
|Register         |        -|    -|     221|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      256|    0|   15687|  29548|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       91|    0|      14|     55|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                                    |control_s_axi                           |      256|   0|    390|    446|    0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199  |multihart_ip_Pipeline_VITIS_LOOP_189_1  |        0|   0|  15076|  28973|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |Total                                              |                                        |      256|   0|  15466|  29419|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |has_exited_V_1_fu_279_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_2_fu_293_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_3_fu_307_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_4_fu_321_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_5_fu_335_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_6_fu_349_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_7_fu_363_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_fu_265_p2    |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  16|           8|          16|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         13|    1|         13|
    |start_pc_address0  |  48|          9|    3|         27|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 113|         22|    4|         40|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  12|   0|   12|          0|
    |f_state_fetch_pc_V_54_reg_408                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_55_reg_418                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_56_reg_428                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_57_reg_438                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_58_reg_448                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_59_reg_458                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_60_reg_548                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_reg_398                                      |  16|   0|   16|          0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |h_running_V_10_reg_498                                          |   1|   0|    1|          0|
    |h_running_V_11_reg_508                                          |   1|   0|    1|          0|
    |h_running_V_12_reg_518                                          |   1|   0|    1|          0|
    |h_running_V_13_reg_528                                          |   1|   0|    1|          0|
    |h_running_V_14_reg_538                                          |   1|   0|    1|          0|
    |h_running_V_8_reg_478                                           |   1|   0|    1|          0|
    |h_running_V_9_reg_488                                           |   1|   0|    1|          0|
    |h_running_V_reg_468                                             |   1|   0|    1|          0|
    |has_exited_V_1_reg_483                                          |   1|   0|    1|          0|
    |has_exited_V_2_reg_493                                          |   1|   0|    1|          0|
    |has_exited_V_3_reg_503                                          |   1|   0|    1|          0|
    |has_exited_V_4_reg_513                                          |   1|   0|    1|          0|
    |has_exited_V_5_reg_523                                          |   1|   0|    1|          0|
    |has_exited_V_6_reg_533                                          |   1|   0|    1|          0|
    |has_exited_V_7_reg_543                                          |   1|   0|    1|          0|
    |has_exited_V_reg_473                                            |   1|   0|    1|          0|
    |nbc_V_1_loc_fu_94                                               |  32|   0|   32|          0|
    |nbi_V_1_loc_fu_98                                               |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 221|   0|  221|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   20|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   20|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  multihart_ip|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%nbc_V_1_loc = alloca i64 1"   --->   Operation 13 'alloca' 'nbc_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nbi_V_1_loc = alloca i64 1"   --->   Operation 14 'alloca' 'nbi_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%start_pc_addr = getelementptr i32 %start_pc, i64 0, i64 0" [fetch.cpp:21]   --->   Operation 15 'getelementptr' 'start_pc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%start_pc_load = load i3 %start_pc_addr" [fetch.cpp:21]   --->   Operation 16 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/2] (2.32ns)   --->   "%start_pc_load = load i3 %start_pc_addr" [fetch.cpp:21]   --->   Operation 17 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V = trunc i32 %start_pc_load"   --->   Operation 18 'trunc' 'f_state_fetch_pc_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%start_pc_addr_1 = getelementptr i32 %start_pc, i64 0, i64 1" [fetch.cpp:21]   --->   Operation 19 'getelementptr' 'start_pc_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%start_pc_load_1 = load i3 %start_pc_addr_1" [fetch.cpp:21]   --->   Operation 20 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%start_pc_load_1 = load i3 %start_pc_addr_1" [fetch.cpp:21]   --->   Operation 21 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_54 = trunc i32 %start_pc_load_1"   --->   Operation 22 'trunc' 'f_state_fetch_pc_V_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%start_pc_addr_2 = getelementptr i32 %start_pc, i64 0, i64 2" [fetch.cpp:21]   --->   Operation 23 'getelementptr' 'start_pc_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.32ns)   --->   "%start_pc_load_2 = load i3 %start_pc_addr_2" [fetch.cpp:21]   --->   Operation 24 'load' 'start_pc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 25 [1/2] (2.32ns)   --->   "%start_pc_load_2 = load i3 %start_pc_addr_2" [fetch.cpp:21]   --->   Operation 25 'load' 'start_pc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_55 = trunc i32 %start_pc_load_2"   --->   Operation 26 'trunc' 'f_state_fetch_pc_V_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%start_pc_addr_3 = getelementptr i32 %start_pc, i64 0, i64 3" [fetch.cpp:21]   --->   Operation 27 'getelementptr' 'start_pc_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (2.32ns)   --->   "%start_pc_load_3 = load i3 %start_pc_addr_3" [fetch.cpp:21]   --->   Operation 28 'load' 'start_pc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 29 [1/2] (2.32ns)   --->   "%start_pc_load_3 = load i3 %start_pc_addr_3" [fetch.cpp:21]   --->   Operation 29 'load' 'start_pc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_56 = trunc i32 %start_pc_load_3"   --->   Operation 30 'trunc' 'f_state_fetch_pc_V_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%start_pc_addr_4 = getelementptr i32 %start_pc, i64 0, i64 4" [fetch.cpp:21]   --->   Operation 31 'getelementptr' 'start_pc_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (2.32ns)   --->   "%start_pc_load_4 = load i3 %start_pc_addr_4" [fetch.cpp:21]   --->   Operation 32 'load' 'start_pc_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 33 [1/2] (2.32ns)   --->   "%start_pc_load_4 = load i3 %start_pc_addr_4" [fetch.cpp:21]   --->   Operation 33 'load' 'start_pc_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_57 = trunc i32 %start_pc_load_4"   --->   Operation 34 'trunc' 'f_state_fetch_pc_V_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%start_pc_addr_5 = getelementptr i32 %start_pc, i64 0, i64 5" [fetch.cpp:21]   --->   Operation 35 'getelementptr' 'start_pc_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (2.32ns)   --->   "%start_pc_load_5 = load i3 %start_pc_addr_5" [fetch.cpp:21]   --->   Operation 36 'load' 'start_pc_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 37 [1/2] (2.32ns)   --->   "%start_pc_load_5 = load i3 %start_pc_addr_5" [fetch.cpp:21]   --->   Operation 37 'load' 'start_pc_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_58 = trunc i32 %start_pc_load_5"   --->   Operation 38 'trunc' 'f_state_fetch_pc_V_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%start_pc_addr_6 = getelementptr i32 %start_pc, i64 0, i64 6" [fetch.cpp:21]   --->   Operation 39 'getelementptr' 'start_pc_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [2/2] (2.32ns)   --->   "%start_pc_load_6 = load i3 %start_pc_addr_6" [fetch.cpp:21]   --->   Operation 40 'load' 'start_pc_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 41 [1/2] (2.32ns)   --->   "%start_pc_load_6 = load i3 %start_pc_addr_6" [fetch.cpp:21]   --->   Operation 41 'load' 'start_pc_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_59 = trunc i32 %start_pc_load_6"   --->   Operation 42 'trunc' 'f_state_fetch_pc_V_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%start_pc_addr_7 = getelementptr i32 %start_pc, i64 0, i64 7" [fetch.cpp:21]   --->   Operation 43 'getelementptr' 'start_pc_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [2/2] (2.32ns)   --->   "%start_pc_load_7 = load i3 %start_pc_addr_7" [fetch.cpp:21]   --->   Operation 44 'load' 'start_pc_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 45 [1/1] (1.00ns)   --->   "%running_hart_set_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %running_hart_set"   --->   Operation 45 'read' 'running_hart_set_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%h_running_V = trunc i32 %running_hart_set_read"   --->   Operation 46 'trunc' 'h_running_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.97ns)   --->   "%has_exited_V = xor i1 %h_running_V, i1 1"   --->   Operation 47 'xor' 'has_exited_V' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%h_running_V_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 1"   --->   Operation 48 'bitselect' 'h_running_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.97ns)   --->   "%has_exited_V_1 = xor i1 %h_running_V_8, i1 1"   --->   Operation 49 'xor' 'has_exited_V_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%h_running_V_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 2"   --->   Operation 50 'bitselect' 'h_running_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.97ns)   --->   "%has_exited_V_2 = xor i1 %h_running_V_9, i1 1"   --->   Operation 51 'xor' 'has_exited_V_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%h_running_V_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 3"   --->   Operation 52 'bitselect' 'h_running_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.97ns)   --->   "%has_exited_V_3 = xor i1 %h_running_V_10, i1 1"   --->   Operation 53 'xor' 'has_exited_V_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%h_running_V_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 4"   --->   Operation 54 'bitselect' 'h_running_V_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.97ns)   --->   "%has_exited_V_4 = xor i1 %h_running_V_11, i1 1"   --->   Operation 55 'xor' 'has_exited_V_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%h_running_V_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 5"   --->   Operation 56 'bitselect' 'h_running_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.97ns)   --->   "%has_exited_V_5 = xor i1 %h_running_V_12, i1 1"   --->   Operation 57 'xor' 'has_exited_V_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%h_running_V_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 6"   --->   Operation 58 'bitselect' 'h_running_V_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.97ns)   --->   "%has_exited_V_6 = xor i1 %h_running_V_13, i1 1"   --->   Operation 59 'xor' 'has_exited_V_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%h_running_V_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 7"   --->   Operation 60 'bitselect' 'h_running_V_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.97ns)   --->   "%has_exited_V_7 = xor i1 %h_running_V_14, i1 1"   --->   Operation 61 'xor' 'has_exited_V_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/2] (2.32ns)   --->   "%start_pc_load_7 = load i3 %start_pc_addr_7" [fetch.cpp:21]   --->   Operation 62 'load' 'start_pc_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_60 = trunc i32 %start_pc_load_7"   --->   Operation 63 'trunc' 'f_state_fetch_pc_V_60' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 13.8>
ST_10 : Operation 64 [2/2] (13.8ns)   --->   "%call_ln947 = call void @multihart_ip_Pipeline_VITIS_LOOP_189_1, i1 %has_exited_V, i1 %has_exited_V_1, i1 %has_exited_V_2, i1 %has_exited_V_3, i1 %has_exited_V_4, i1 %has_exited_V_5, i1 %has_exited_V_6, i1 %has_exited_V_7, i16 %f_state_fetch_pc_V_54, i16 %f_state_fetch_pc_V, i1 %h_running_V_14, i1 %h_running_V_13, i1 %h_running_V_12, i1 %h_running_V_11, i1 %h_running_V_10, i1 %h_running_V_9, i1 %h_running_V_8, i1 %h_running_V, i16 %f_state_fetch_pc_V_55, i16 %f_state_fetch_pc_V_56, i16 %f_state_fetch_pc_V_57, i16 %f_state_fetch_pc_V_58, i16 %f_state_fetch_pc_V_59, i16 %f_state_fetch_pc_V_60, i32 %code_ram, i32 %data_ram, i32 %nbi_V_1_loc, i32 %nbc_V_1_loc"   --->   Operation 64 'call' 'call_ln947' <Predicate = true> <Delay = 13.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 65 [1/2] (2.55ns)   --->   "%call_ln947 = call void @multihart_ip_Pipeline_VITIS_LOOP_189_1, i1 %has_exited_V, i1 %has_exited_V_1, i1 %has_exited_V_2, i1 %has_exited_V_3, i1 %has_exited_V_4, i1 %has_exited_V_5, i1 %has_exited_V_6, i1 %has_exited_V_7, i16 %f_state_fetch_pc_V_54, i16 %f_state_fetch_pc_V, i1 %h_running_V_14, i1 %h_running_V_13, i1 %h_running_V_12, i1 %h_running_V_11, i1 %h_running_V_10, i1 %h_running_V_9, i1 %h_running_V_8, i1 %h_running_V, i16 %f_state_fetch_pc_V_55, i16 %f_state_fetch_pc_V_56, i16 %f_state_fetch_pc_V_57, i16 %f_state_fetch_pc_V_58, i16 %f_state_fetch_pc_V_59, i16 %f_state_fetch_pc_V_60, i32 %code_ram, i32 %data_ram, i32 %nbi_V_1_loc, i32 %nbc_V_1_loc"   --->   Operation 65 'call' 'call_ln947' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%spectopmodule_ln97 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [multihart_ip.cpp:97]   --->   Operation 66 'spectopmodule' 'spectopmodule_ln97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %running_hart_set"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %start_pc, i64 666, i64 207, i64 1"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_cycle"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 89 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%nbi_V_1_loc_load = load i32 %nbi_V_1_loc"   --->   Operation 90 'load' 'nbi_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%nbc_V_1_loc_load = load i32 %nbc_V_1_loc"   --->   Operation 91 'load' 'nbc_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (1.00ns)   --->   "%write_ln229 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_cycle, i32 %nbc_V_1_loc_load" [multihart_ip.cpp:229]   --->   Operation 92 'write' 'write_ln229' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 93 [1/1] (1.00ns)   --->   "%write_ln230 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi_V_1_loc_load" [multihart_ip.cpp:230]   --->   Operation 93 'write' 'write_ln230' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln240 = ret" [multihart_ip.cpp:240]   --->   Operation 94 'ret' 'ret_ln240' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ running_hart_set]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_pc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ code_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ nb_instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nb_cycle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nbc_V_1_loc                (alloca                ) [ 0011111111111]
nbi_V_1_loc                (alloca                ) [ 0011111111111]
start_pc_addr              (getelementptr         ) [ 0010000000000]
start_pc_load              (load                  ) [ 0000000000000]
f_state_fetch_pc_V         (trunc                 ) [ 0001111111110]
start_pc_addr_1            (getelementptr         ) [ 0001000000000]
start_pc_load_1            (load                  ) [ 0000000000000]
f_state_fetch_pc_V_54      (trunc                 ) [ 0000111111110]
start_pc_addr_2            (getelementptr         ) [ 0000100000000]
start_pc_load_2            (load                  ) [ 0000000000000]
f_state_fetch_pc_V_55      (trunc                 ) [ 0000011111110]
start_pc_addr_3            (getelementptr         ) [ 0000010000000]
start_pc_load_3            (load                  ) [ 0000000000000]
f_state_fetch_pc_V_56      (trunc                 ) [ 0000001111110]
start_pc_addr_4            (getelementptr         ) [ 0000001000000]
start_pc_load_4            (load                  ) [ 0000000000000]
f_state_fetch_pc_V_57      (trunc                 ) [ 0000000111110]
start_pc_addr_5            (getelementptr         ) [ 0000000100000]
start_pc_load_5            (load                  ) [ 0000000000000]
f_state_fetch_pc_V_58      (trunc                 ) [ 0000000011110]
start_pc_addr_6            (getelementptr         ) [ 0000000010000]
start_pc_load_6            (load                  ) [ 0000000000000]
f_state_fetch_pc_V_59      (trunc                 ) [ 0000000001110]
start_pc_addr_7            (getelementptr         ) [ 0000000001000]
running_hart_set_read      (read                  ) [ 0000000000000]
h_running_V                (trunc                 ) [ 0000000000110]
has_exited_V               (xor                   ) [ 0000000000110]
h_running_V_8              (bitselect             ) [ 0000000000110]
has_exited_V_1             (xor                   ) [ 0000000000110]
h_running_V_9              (bitselect             ) [ 0000000000110]
has_exited_V_2             (xor                   ) [ 0000000000110]
h_running_V_10             (bitselect             ) [ 0000000000110]
has_exited_V_3             (xor                   ) [ 0000000000110]
h_running_V_11             (bitselect             ) [ 0000000000110]
has_exited_V_4             (xor                   ) [ 0000000000110]
h_running_V_12             (bitselect             ) [ 0000000000110]
has_exited_V_5             (xor                   ) [ 0000000000110]
h_running_V_13             (bitselect             ) [ 0000000000110]
has_exited_V_6             (xor                   ) [ 0000000000110]
h_running_V_14             (bitselect             ) [ 0000000000110]
has_exited_V_7             (xor                   ) [ 0000000000110]
start_pc_load_7            (load                  ) [ 0000000000000]
f_state_fetch_pc_V_60      (trunc                 ) [ 0000000000110]
call_ln947                 (call                  ) [ 0000000000000]
spectopmodule_ln97         (spectopmodule         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specmemcore_ln0            (specmemcore           ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specmemcore_ln0            (specmemcore           ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specmemcore_ln0            (specmemcore           ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000]
nbi_V_1_loc_load           (load                  ) [ 0000000000000]
nbc_V_1_loc_load           (load                  ) [ 0000000000000]
write_ln229                (write                 ) [ 0000000000000]
write_ln230                (write                 ) [ 0000000000000]
ret_ln240                  (ret                   ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="running_hart_set">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="running_hart_set"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="start_pc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_pc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="code_ram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_ram"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_ram">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ram"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nb_instruction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_instruction"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nb_cycle">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_cycle"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multihart_ip_Pipeline_VITIS_LOOP_189_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="nbc_V_1_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nbc_V_1_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="nbi_V_1_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nbi_V_1_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="running_hart_set_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="running_hart_set_read/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln229_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln229/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln230_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln230/12 "/>
</bind>
</comp>

<comp id="122" class="1004" name="start_pc_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_pc_load/1 start_pc_load_1/2 start_pc_load_2/3 start_pc_load_3/4 start_pc_load_4/5 start_pc_load_5/6 start_pc_load_6/7 start_pc_load_7/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="start_pc_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="start_pc_addr_2_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_2/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="start_pc_addr_3_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_3/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="start_pc_addr_4_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_4/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="start_pc_addr_5_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_5/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="start_pc_addr_6_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_6/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="start_pc_addr_7_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_7/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="1"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="1" slack="1"/>
<pin id="204" dir="0" index="4" bw="1" slack="1"/>
<pin id="205" dir="0" index="5" bw="1" slack="1"/>
<pin id="206" dir="0" index="6" bw="1" slack="1"/>
<pin id="207" dir="0" index="7" bw="1" slack="1"/>
<pin id="208" dir="0" index="8" bw="1" slack="1"/>
<pin id="209" dir="0" index="9" bw="16" slack="7"/>
<pin id="210" dir="0" index="10" bw="16" slack="8"/>
<pin id="211" dir="0" index="11" bw="1" slack="1"/>
<pin id="212" dir="0" index="12" bw="1" slack="1"/>
<pin id="213" dir="0" index="13" bw="1" slack="1"/>
<pin id="214" dir="0" index="14" bw="1" slack="1"/>
<pin id="215" dir="0" index="15" bw="1" slack="1"/>
<pin id="216" dir="0" index="16" bw="1" slack="1"/>
<pin id="217" dir="0" index="17" bw="1" slack="1"/>
<pin id="218" dir="0" index="18" bw="1" slack="1"/>
<pin id="219" dir="0" index="19" bw="16" slack="6"/>
<pin id="220" dir="0" index="20" bw="16" slack="5"/>
<pin id="221" dir="0" index="21" bw="16" slack="4"/>
<pin id="222" dir="0" index="22" bw="16" slack="3"/>
<pin id="223" dir="0" index="23" bw="16" slack="2"/>
<pin id="224" dir="0" index="24" bw="16" slack="1"/>
<pin id="225" dir="0" index="25" bw="32" slack="0"/>
<pin id="226" dir="0" index="26" bw="32" slack="0"/>
<pin id="227" dir="0" index="27" bw="32" slack="9"/>
<pin id="228" dir="0" index="28" bw="32" slack="9"/>
<pin id="229" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln947/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="f_state_fetch_pc_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_V/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="f_state_fetch_pc_V_54_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_V_54/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="f_state_fetch_pc_V_55_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_V_55/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="f_state_fetch_pc_V_56_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_V_56/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="f_state_fetch_pc_V_57_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_V_57/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="f_state_fetch_pc_V_58_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_V_58/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="f_state_fetch_pc_V_59_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_V_59/8 "/>
</bind>
</comp>

<comp id="261" class="1004" name="h_running_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="h_running_V/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="has_exited_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_V/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="h_running_V_8_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_V_8/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="has_exited_V_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_V_1/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="h_running_V_9_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_V_9/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="has_exited_V_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_V_2/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="h_running_V_10_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="3" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_V_10/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="has_exited_V_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_V_3/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="h_running_V_11_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_V_11/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="has_exited_V_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_V_4/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="h_running_V_12_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="4" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_V_12/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="has_exited_V_5_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_V_5/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="h_running_V_13_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_V_13/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="has_exited_V_6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_V_6/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="h_running_V_14_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="4" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_V_14/9 "/>
</bind>
</comp>

<comp id="363" class="1004" name="has_exited_V_7_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_V_7/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="f_state_fetch_pc_V_60_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_V_60/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="nbi_V_1_loc_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="11"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nbi_V_1_loc_load/12 "/>
</bind>
</comp>

<comp id="377" class="1004" name="nbc_V_1_loc_load_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="11"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nbc_V_1_loc_load/12 "/>
</bind>
</comp>

<comp id="381" class="1005" name="nbc_V_1_loc_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="9"/>
<pin id="383" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="nbc_V_1_loc "/>
</bind>
</comp>

<comp id="387" class="1005" name="nbi_V_1_loc_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="9"/>
<pin id="389" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="nbi_V_1_loc "/>
</bind>
</comp>

<comp id="393" class="1005" name="start_pc_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="1"/>
<pin id="395" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="f_state_fetch_pc_V_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="8"/>
<pin id="400" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_V "/>
</bind>
</comp>

<comp id="403" class="1005" name="start_pc_addr_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="1"/>
<pin id="405" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="f_state_fetch_pc_V_54_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="7"/>
<pin id="410" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_V_54 "/>
</bind>
</comp>

<comp id="413" class="1005" name="start_pc_addr_2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="1"/>
<pin id="415" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="f_state_fetch_pc_V_55_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="6"/>
<pin id="420" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_V_55 "/>
</bind>
</comp>

<comp id="423" class="1005" name="start_pc_addr_3_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="1"/>
<pin id="425" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_3 "/>
</bind>
</comp>

<comp id="428" class="1005" name="f_state_fetch_pc_V_56_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="5"/>
<pin id="430" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_V_56 "/>
</bind>
</comp>

<comp id="433" class="1005" name="start_pc_addr_4_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="1"/>
<pin id="435" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_4 "/>
</bind>
</comp>

<comp id="438" class="1005" name="f_state_fetch_pc_V_57_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="4"/>
<pin id="440" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_V_57 "/>
</bind>
</comp>

<comp id="443" class="1005" name="start_pc_addr_5_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="1"/>
<pin id="445" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_5 "/>
</bind>
</comp>

<comp id="448" class="1005" name="f_state_fetch_pc_V_58_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="3"/>
<pin id="450" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_V_58 "/>
</bind>
</comp>

<comp id="453" class="1005" name="start_pc_addr_6_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="1"/>
<pin id="455" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_6 "/>
</bind>
</comp>

<comp id="458" class="1005" name="f_state_fetch_pc_V_59_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="2"/>
<pin id="460" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_V_59 "/>
</bind>
</comp>

<comp id="463" class="1005" name="start_pc_addr_7_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="1"/>
<pin id="465" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_7 "/>
</bind>
</comp>

<comp id="468" class="1005" name="h_running_V_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_V "/>
</bind>
</comp>

<comp id="473" class="1005" name="has_exited_V_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_V "/>
</bind>
</comp>

<comp id="478" class="1005" name="h_running_V_8_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_V_8 "/>
</bind>
</comp>

<comp id="483" class="1005" name="has_exited_V_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_V_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="h_running_V_9_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_V_9 "/>
</bind>
</comp>

<comp id="493" class="1005" name="has_exited_V_2_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_V_2 "/>
</bind>
</comp>

<comp id="498" class="1005" name="h_running_V_10_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_V_10 "/>
</bind>
</comp>

<comp id="503" class="1005" name="has_exited_V_3_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_V_3 "/>
</bind>
</comp>

<comp id="508" class="1005" name="h_running_V_11_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_V_11 "/>
</bind>
</comp>

<comp id="513" class="1005" name="has_exited_V_4_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_V_4 "/>
</bind>
</comp>

<comp id="518" class="1005" name="h_running_V_12_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_V_12 "/>
</bind>
</comp>

<comp id="523" class="1005" name="has_exited_V_5_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_V_5 "/>
</bind>
</comp>

<comp id="528" class="1005" name="h_running_V_13_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_V_13 "/>
</bind>
</comp>

<comp id="533" class="1005" name="has_exited_V_6_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_V_6 "/>
</bind>
</comp>

<comp id="538" class="1005" name="h_running_V_14_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_V_14 "/>
</bind>
</comp>

<comp id="543" class="1005" name="has_exited_V_7_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_V_7 "/>
</bind>
</comp>

<comp id="548" class="1005" name="f_state_fetch_pc_V_60_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="1"/>
<pin id="550" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_V_60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="92" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="92" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="145" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="162"><net_src comp="154" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="171"><net_src comp="163" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="199" pin=25"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="199" pin=26"/></net>

<net id="236"><net_src comp="130" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="130" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="130" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="130" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="130" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="130" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="130" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="102" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="102" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="102" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="102" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="102" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="30" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="102" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="102" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="30" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="32" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="102" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="30" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="130" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="380"><net_src comp="377" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="384"><net_src comp="94" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="199" pin=28"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="390"><net_src comp="98" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="199" pin=27"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="396"><net_src comp="122" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="401"><net_src comp="233" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="199" pin=10"/></net>

<net id="406"><net_src comp="136" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="411"><net_src comp="237" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="199" pin=9"/></net>

<net id="416"><net_src comp="145" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="421"><net_src comp="241" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="199" pin=19"/></net>

<net id="426"><net_src comp="154" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="431"><net_src comp="245" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="199" pin=20"/></net>

<net id="436"><net_src comp="163" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="441"><net_src comp="249" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="199" pin=21"/></net>

<net id="446"><net_src comp="172" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="451"><net_src comp="253" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="199" pin=22"/></net>

<net id="456"><net_src comp="181" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="461"><net_src comp="257" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="199" pin=23"/></net>

<net id="466"><net_src comp="190" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="471"><net_src comp="261" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="199" pin=18"/></net>

<net id="476"><net_src comp="265" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="481"><net_src comp="271" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="199" pin=17"/></net>

<net id="486"><net_src comp="279" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="491"><net_src comp="285" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="199" pin=16"/></net>

<net id="496"><net_src comp="293" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="199" pin=3"/></net>

<net id="501"><net_src comp="299" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="199" pin=15"/></net>

<net id="506"><net_src comp="307" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="199" pin=4"/></net>

<net id="511"><net_src comp="313" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="199" pin=14"/></net>

<net id="516"><net_src comp="321" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="199" pin=5"/></net>

<net id="521"><net_src comp="327" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="199" pin=13"/></net>

<net id="526"><net_src comp="335" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="199" pin=6"/></net>

<net id="531"><net_src comp="341" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="199" pin=12"/></net>

<net id="536"><net_src comp="349" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="199" pin=7"/></net>

<net id="541"><net_src comp="355" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="199" pin=11"/></net>

<net id="546"><net_src comp="363" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="199" pin=8"/></net>

<net id="551"><net_src comp="369" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="199" pin=24"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_ram | {10 11 }
	Port: nb_instruction | {12 }
	Port: nb_cycle | {12 }
 - Input state : 
	Port: multihart_ip : running_hart_set | {9 }
	Port: multihart_ip : start_pc | {1 2 3 4 5 6 7 8 9 }
	Port: multihart_ip : code_ram | {10 11 }
	Port: multihart_ip : data_ram | {10 11 }
  - Chain level:
	State 1
		start_pc_load : 1
	State 2
		f_state_fetch_pc_V : 1
		start_pc_load_1 : 1
	State 3
		f_state_fetch_pc_V_54 : 1
		start_pc_load_2 : 1
	State 4
		f_state_fetch_pc_V_55 : 1
		start_pc_load_3 : 1
	State 5
		f_state_fetch_pc_V_56 : 1
		start_pc_load_4 : 1
	State 6
		f_state_fetch_pc_V_57 : 1
		start_pc_load_5 : 1
	State 7
		f_state_fetch_pc_V_58 : 1
		start_pc_load_6 : 1
	State 8
		f_state_fetch_pc_V_59 : 1
		start_pc_load_7 : 1
	State 9
		has_exited_V : 1
		has_exited_V_1 : 1
		has_exited_V_2 : 1
		has_exited_V_3 : 1
		has_exited_V_4 : 1
		has_exited_V_5 : 1
		has_exited_V_6 : 1
		has_exited_V_7 : 1
		f_state_fetch_pc_V_60 : 1
	State 10
	State 11
	State 12
		write_ln229 : 1
		write_ln230 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199 |  9.0137 |  15341  |  22288  |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                has_exited_V_fu_265                |    0    |    0    |    2    |
|          |               has_exited_V_1_fu_279               |    0    |    0    |    2    |
|          |               has_exited_V_2_fu_293               |    0    |    0    |    2    |
|    xor   |               has_exited_V_3_fu_307               |    0    |    0    |    2    |
|          |               has_exited_V_4_fu_321               |    0    |    0    |    2    |
|          |               has_exited_V_5_fu_335               |    0    |    0    |    2    |
|          |               has_exited_V_6_fu_349               |    0    |    0    |    2    |
|          |               has_exited_V_7_fu_363               |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|   read   |         running_hart_set_read_read_fu_102         |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |              write_ln229_write_fu_108             |    0    |    0    |    0    |
|          |              write_ln230_write_fu_115             |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |             f_state_fetch_pc_V_fu_233             |    0    |    0    |    0    |
|          |            f_state_fetch_pc_V_54_fu_237           |    0    |    0    |    0    |
|          |            f_state_fetch_pc_V_55_fu_241           |    0    |    0    |    0    |
|          |            f_state_fetch_pc_V_56_fu_245           |    0    |    0    |    0    |
|   trunc  |            f_state_fetch_pc_V_57_fu_249           |    0    |    0    |    0    |
|          |            f_state_fetch_pc_V_58_fu_253           |    0    |    0    |    0    |
|          |            f_state_fetch_pc_V_59_fu_257           |    0    |    0    |    0    |
|          |                 h_running_V_fu_261                |    0    |    0    |    0    |
|          |            f_state_fetch_pc_V_60_fu_369           |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                h_running_V_8_fu_271               |    0    |    0    |    0    |
|          |                h_running_V_9_fu_285               |    0    |    0    |    0    |
|          |               h_running_V_10_fu_299               |    0    |    0    |    0    |
| bitselect|               h_running_V_11_fu_313               |    0    |    0    |    0    |
|          |               h_running_V_12_fu_327               |    0    |    0    |    0    |
|          |               h_running_V_13_fu_341               |    0    |    0    |    0    |
|          |               h_running_V_14_fu_355               |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  9.0137 |  15341  |  22304  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|f_state_fetch_pc_V_54_reg_408|   16   |
|f_state_fetch_pc_V_55_reg_418|   16   |
|f_state_fetch_pc_V_56_reg_428|   16   |
|f_state_fetch_pc_V_57_reg_438|   16   |
|f_state_fetch_pc_V_58_reg_448|   16   |
|f_state_fetch_pc_V_59_reg_458|   16   |
|f_state_fetch_pc_V_60_reg_548|   16   |
|  f_state_fetch_pc_V_reg_398 |   16   |
|    h_running_V_10_reg_498   |    1   |
|    h_running_V_11_reg_508   |    1   |
|    h_running_V_12_reg_518   |    1   |
|    h_running_V_13_reg_528   |    1   |
|    h_running_V_14_reg_538   |    1   |
|    h_running_V_8_reg_478    |    1   |
|    h_running_V_9_reg_488    |    1   |
|     h_running_V_reg_468     |    1   |
|    has_exited_V_1_reg_483   |    1   |
|    has_exited_V_2_reg_493   |    1   |
|    has_exited_V_3_reg_503   |    1   |
|    has_exited_V_4_reg_513   |    1   |
|    has_exited_V_5_reg_523   |    1   |
|    has_exited_V_6_reg_533   |    1   |
|    has_exited_V_7_reg_543   |    1   |
|     has_exited_V_reg_473    |    1   |
|     nbc_V_1_loc_reg_381     |   32   |
|     nbi_V_1_loc_reg_387     |   32   |
|   start_pc_addr_1_reg_403   |    3   |
|   start_pc_addr_2_reg_413   |    3   |
|   start_pc_addr_3_reg_423   |    3   |
|   start_pc_addr_4_reg_433   |    3   |
|   start_pc_addr_5_reg_443   |    3   |
|   start_pc_addr_6_reg_453   |    3   |
|   start_pc_addr_7_reg_463   |    3   |
|    start_pc_addr_reg_393    |    3   |
+-----------------------------+--------+
|            Total            |   232  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_130 |  p0  |  16  |   3  |   48   ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  2.064  ||    65   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |  15341 |  22304 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   65   |
|  Register |    -   |   232  |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |  15573 |  22369 |
+-----------+--------+--------+--------+
