Quartus II 64-Bit
Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version
13
1105
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
0
0
VRSM_ON
VHSM_ON
synplcty.lmf
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
altpll
# storage
db|ladder_fpga.(2).cnf
db|ladder_fpga.(2).cnf
# case_insensitive
# source_file
altpll.tdf
1ac2529e12b385825d71d414df22765b
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
CBX_MODULE_PREFIX=mega_func_pll_40MHz_switchover_cycloneIII
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
inclk0
PARAMETER_UNKNOWN
USR
INCLK0_INPUT_FREQUENCY
25000
PARAMETER_UNKNOWN
USR
INCLK1_INPUT_FREQUENCY
25000
PARAMETER_UNKNOWN
USR
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
USR
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
USR
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
USR
CLK1_MULTIPLY_BY
2
PARAMETER_UNKNOWN
USR
CLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
40
PARAMETER_UNKNOWN
USR
CLK2_DIVIDE_BY
10
PARAMETER_UNKNOWN
USR
CLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
USR
CLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
USR
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
USR
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
USR
CLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mega_func_pll_40MHz_switchover_cycloneIII_altpll
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_UNKNOWN
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clkswitch
-1
3
clkbad
-1
3
clk
-1
3
areset
-1
3
activeclock
-1
3
}
# include_file {
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component
}
# macro_sequence

# end
# entity
mega_func_pll_40MHz_switchover_cycloneIII_altpll
# storage
db|ladder_fpga.(3).cnf
db|ladder_fpga.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
db|mega_func_pll_40mhz_switchover_cycloneiii_altpll.v
5926782767e5aabb3482333b69b6afac
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_shiftreg
# storage
db|ladder_fpga.(301).cnf
db|ladder_fpga.(301).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
2195e120f82d11b09c2dfec81d060f9
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
LEFT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftin
-1
3
sclr
-1
3
q
-1
3
enable
-1
3
clock
-1
3
}
# include_file {
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
shiftreg:GEN_ADC_RESULTS_2_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_1:GEN_ADC_RESULTS_8_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_2:GEN_ADC_RESULTS_5_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_3:GEN_ADC_RESULTS_12_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_4:GEN_ADC_RESULTS_0_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_5:GEN_ADC_RESULTS_3_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_6:GEN_ADC_RESULTS_1_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_7:GEN_ADC_RESULTS_7_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_8:GEN_ADC_RESULTS_10_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_9:GEN_ADC_RESULTS_4_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_10:GEN_ADC_RESULTS_9_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_11:GEN_ADC_RESULTS_11_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_12:GEN_ADC_RESULTS_6_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_13:GEN_ADC_RESULTS_15_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_14:GEN_ADC_RESULTS_14_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
shiftreg_15:GEN_ADC_RESULTS_13_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|ladder_fpga.(318).cnf
db|ladder_fpga.(318).cnf
# case_insensitive
# source_file
dcfifo.tdf
63e3d5676993adebec2394ceb777557b
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
21
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
32
PARAMETER_UNKNOWN
USR
LPM_WIDTHU
5
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_UNKNOWN
USR
WRSYNC_DELAYPIPE
5
PARAMETER_UNKNOWN
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
READ_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_8jh1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component
}
# macro_sequence

# end
# entity
dcfifo_8jh1
# storage
db|ladder_fpga.(319).cnf
db|ladder_fpga.(319).cnf
# case_insensitive
# source_file
db|dcfifo_8jh1.tdf
e117aa2fa99252318bb24f632928d8
7
# used_port {
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated
}
# macro_sequence

# end
# entity
a_graycounter_h47
# storage
db|ladder_fpga.(320).cnf
db|ladder_fpga.(320).cnf
# case_insensitive
# source_file
db|a_graycounter_h47.tdf
21a952fabf264a1415758fe8d434e9a
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_h47:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_dic
# storage
db|ladder_fpga.(321).cnf
db|ladder_fpga.(321).cnf
# case_insensitive
# source_file
db|a_graycounter_dic.tdf
52a6de7697d6ebf75e98c3b7fa3bad8
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_dic:wrptr_g1p
}
# macro_sequence

# end
# entity
altsyncram_5i31
# storage
db|ladder_fpga.(322).cnf
db|ladder_fpga.(322).cnf
# case_insensitive
# source_file
db|altsyncram_5i31.tdf
f448637a070644a426b3b70127bb4e
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|altsyncram_5i31:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_fkd
# storage
db|ladder_fpga.(323).cnf
db|ladder_fpga.(323).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_fkd.tdf
14d8ad1b546b7987a878d8175411d
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_ed9
# storage
db|ladder_fpga.(324).cnf
db|ladder_fpga.(324).cnf
# case_insensitive
# source_file
db|dffpipe_ed9.tdf
d71140d7d086d41597259798817c130
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe10
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe10
}
# macro_sequence

# end
# entity
cmpr_056
# storage
db|ladder_fpga.(325).cnf
db|ladder_fpga.(325).cnf
# case_insensitive
# source_file
db|cmpr_056.tdf
ce9fc76c2d3dfd8c23934c556866d6
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:rdempty_eq_comp1_lsb
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:rdempty_eq_comp_lsb
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:rdempty_eq_comp_msb
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:wrfull_eq_comp1_lsb
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:wrfull_eq_comp_lsb
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:wrfull_eq_comp_msb
}
# macro_sequence

# end
# entity
mux_a18
# storage
db|ladder_fpga.(326).cnf
db|ladder_fpga.(326).cnf
# case_insensitive
# source_file
db|mux_a18.tdf
1cf3218618a37b2f8395d7d57b9d642d
7
# used_port {
sel0
-1
3
result0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|ladder_fpga.(328).cnf
db|ladder_fpga.(328).cnf
# case_insensitive
# source_file
dcfifo.tdf
63e3d5676993adebec2394ceb777557b
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
256
PARAMETER_UNKNOWN
USR
LPM_WIDTHU
8
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_UNKNOWN
USR
WRSYNC_DELAYPIPE
5
PARAMETER_UNKNOWN
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
READ_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_gih1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component
}
# macro_sequence

# end
# entity
dcfifo_gih1
# storage
db|ladder_fpga.(329).cnf
db|ladder_fpga.(329).cnf
# case_insensitive
# source_file
db|dcfifo_gih1.tdf
d52b793864b4efd33face8a6ffc3c913
7
# used_port {
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated
}
# macro_sequence

# end
# entity
a_graycounter_k47
# storage
db|ladder_fpga.(330).cnf
db|ladder_fpga.(330).cnf
# case_insensitive
# source_file
db|a_graycounter_k47.tdf
3dec30cb637a82bcad69d61ee041be
7
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_k47:rdptr_g1p
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_k47:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_gic
# storage
db|ladder_fpga.(331).cnf
db|ladder_fpga.(331).cnf
# case_insensitive
# source_file
db|a_graycounter_gic.tdf
d927c3bf8bde59ae367403ad24249a0
7
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p
}
# macro_sequence

# end
# entity
altsyncram_lf31
# storage
db|ladder_fpga.(332).cnf
db|ladder_fpga.(332).cnf
# case_insensitive
# source_file
db|altsyncram_lf31.tdf
a78715471eda25a64347e71aa09181
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|altsyncram_lf31:fifo_ram
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|altsyncram_lf31:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_ikd
# storage
db|ladder_fpga.(333).cnf
db|ladder_fpga.(333).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_ikd.tdf
f11115aaad2b4d28ad4f6e7928441a
7
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_hd9
# storage
db|ladder_fpga.(334).cnf
db|ladder_fpga.(334).cnf
# case_insensitive
# source_file
db|dffpipe_hd9.tdf
8c223a94216f2bd26bb0697153f9ab9
7
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe10
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe10
}
# macro_sequence

# end
# entity
cmpr_256
# storage
db|ladder_fpga.(335).cnf
db|ladder_fpga.(335).cnf
# case_insensitive
# source_file
db|cmpr_256.tdf
a3449fe8afe5839c17b7e6d0bd9d1c
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_256:rdempty_eq_comp1_lsb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_256:rdempty_eq_comp_lsb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_256:wrfull_eq_comp1_lsb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_256:wrfull_eq_comp_lsb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_256:rdempty_eq_comp1_lsb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_256:rdempty_eq_comp_lsb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_256:wrfull_eq_comp1_lsb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_256:wrfull_eq_comp_lsb
}
# macro_sequence

# end
# entity
cmpr_156
# storage
db|ladder_fpga.(336).cnf
db|ladder_fpga.(336).cnf
# case_insensitive
# source_file
db|cmpr_156.tdf
7833637457f48683f3191c3592d1dc0
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_156:rdempty_eq_comp1_msb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_156:rdempty_eq_comp_msb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_156:wrfull_eq_comp1_msb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_156:wrfull_eq_comp_msb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_156:rdempty_eq_comp1_msb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_156:rdempty_eq_comp_msb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_156:wrfull_eq_comp1_msb
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_156:wrfull_eq_comp_msb
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|ladder_fpga.(338).cnf
db|ladder_fpga.(338).cnf
# case_insensitive
# source_file
dcfifo.tdf
63e3d5676993adebec2394ceb777557b
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
256
PARAMETER_UNKNOWN
USR
LPM_WIDTHU
8
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_UNKNOWN
USR
WRSYNC_DELAYPIPE
5
PARAMETER_UNKNOWN
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
READ_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_c8i1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component
}
# macro_sequence

# end
# entity
dcfifo_c8i1
# storage
db|ladder_fpga.(339).cnf
db|ladder_fpga.(339).cnf
# case_insensitive
# source_file
db|dcfifo_c8i1.tdf
c654bfd383ebc3dc39da53130e697c
7
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated
}
# macro_sequence

# end
# entity
alt_synch_pipe_jkd
# storage
db|ladder_fpga.(340).cnf
db|ladder_fpga.(340).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_jkd.tdf
defbd2896efcf5eeb96274c7abc171c
7
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|alt_synch_pipe_jkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_id9
# storage
db|ladder_fpga.(341).cnf
db|ladder_fpga.(341).cnf
# case_insensitive
# source_file
db|dffpipe_id9.tdf
63e74cc98548c0ecaadda384861a72a3
7
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe5
}
# macro_sequence

# end
# entity
alt_synch_pipe_kkd
# storage
db|ladder_fpga.(342).cnf
db|ladder_fpga.(342).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_kkd.tdf
cc3fd654c9a98e2b9c2e8fa76987be6c
7
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|alt_synch_pipe_kkd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_jd9
# storage
db|ladder_fpga.(343).cnf
db|ladder_fpga.(343).cnf
# case_insensitive
# source_file
db|dffpipe_jd9.tdf
e5f510788a565ef07ac57e1bb8288539
7
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe8
}
# macro_sequence

# end
# entity
ladder_fpga
# storage
db|ladder_fpga.(0).cnf
db|ladder_fpga.(0).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
|
}
# lmf
c:|altera|11.1|quartus|lmf|synplcty.lmf
bc26d8f82a5a6e1a56f21642a1cd248
# macro_sequence

# end
# entity
mega_func_pll_40MHz_switchover_cycloneIII
# storage
db|ladder_fpga.(1).cnf
db|ladder_fpga.(1).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII
}
# macro_sequence

# end
# entity
tap_control
# storage
db|ladder_fpga.(4).cnf
db|ladder_fpga.(4).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
tap_control:COMP_ladder_fpga_SC_TAP_CONTROL
}
# macro_sequence

# end
# entity
ir_5_bits
# storage
db|ladder_fpga.(5).cnf
db|ladder_fpga.(5).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
ir_5_bits:COM_LADDER_SC_INSTRUC_REG
}
# macro_sequence

# end
# entity
ir_cell
# storage
db|ladder_fpga.(6).cnf
db|ladder_fpga.(6).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell:a_4_b_c
}
# macro_sequence

# end
# entity
ir_cell_1
# storage
db|ladder_fpga.(7).cnf
db|ladder_fpga.(7).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_1:a_1_d_e
}
# macro_sequence

# end
# entity
ir_cell_2
# storage
db|ladder_fpga.(8).cnf
db|ladder_fpga.(8).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e
}
# macro_sequence

# end
# entity
ir_cell_3
# storage
db|ladder_fpga.(9).cnf
db|ladder_fpga.(9).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_3:a_3_d_e
}
# macro_sequence

# end
# entity
ir_cell_4
# storage
db|ladder_fpga.(10).cnf
db|ladder_fpga.(10).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_4:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_4
# storage
db|ladder_fpga.(11).cnf
db|ladder_fpga.(11).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG
}
# macro_sequence

# end
# entity
dr_x_bits_8
# storage
db|ladder_fpga.(12).cnf
db|ladder_fpga.(12).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG
}
# macro_sequence

# end
# entity
dr_cell_4_1
# storage
db|ladder_fpga.(13).cnf
db|ladder_fpga.(13).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_1:a_7_b_c
}
# macro_sequence

# end
# entity
dr_cell_4_2
# storage
db|ladder_fpga.(14).cnf
db|ladder_fpga.(14).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_2:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_3
# storage
db|ladder_fpga.(15).cnf
db|ladder_fpga.(15).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_3:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_4
# storage
db|ladder_fpga.(16).cnf
db|ladder_fpga.(16).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_4:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_5
# storage
db|ladder_fpga.(17).cnf
db|ladder_fpga.(17).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_5:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_6
# storage
db|ladder_fpga.(18).cnf
db|ladder_fpga.(18).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_6:a_3_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_7
# storage
db|ladder_fpga.(19).cnf
db|ladder_fpga.(19).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_7:a_6_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_8
# storage
db|ladder_fpga.(20).cnf
db|ladder_fpga.(20).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_8:a_0_d_e
}
# macro_sequence

# end
# entity
dr_x_bits_32
# storage
db|ladder_fpga.(21).cnf
db|ladder_fpga.(21).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG
}
# macro_sequence

# end
# entity
dr_cell_4_10
# storage
db|ladder_fpga.(22).cnf
db|ladder_fpga.(22).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_10:a_14_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_11
# storage
db|ladder_fpga.(23).cnf
db|ladder_fpga.(23).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_11:a_23_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_12
# storage
db|ladder_fpga.(24).cnf
db|ladder_fpga.(24).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_12:a_6_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_13
# storage
db|ladder_fpga.(25).cnf
db|ladder_fpga.(25).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_13:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_14
# storage
db|ladder_fpga.(26).cnf
db|ladder_fpga.(26).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_14:a_10_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_15
# storage
db|ladder_fpga.(27).cnf
db|ladder_fpga.(27).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_15:a_7_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_16
# storage
db|ladder_fpga.(28).cnf
db|ladder_fpga.(28).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_16:a_3_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_17
# storage
db|ladder_fpga.(29).cnf
db|ladder_fpga.(29).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_17:a_12_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_18
# storage
db|ladder_fpga.(30).cnf
db|ladder_fpga.(30).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_18:a_8_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_19
# storage
db|ladder_fpga.(31).cnf
db|ladder_fpga.(31).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_19:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_20
# storage
db|ladder_fpga.(32).cnf
db|ladder_fpga.(32).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_20:a_13_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_21
# storage
db|ladder_fpga.(33).cnf
db|ladder_fpga.(33).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_21:a_22_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_22
# storage
db|ladder_fpga.(34).cnf
db|ladder_fpga.(34).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_22:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_25
# storage
db|ladder_fpga.(35).cnf
db|ladder_fpga.(35).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_25:a_19_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_26
# storage
db|ladder_fpga.(36).cnf
db|ladder_fpga.(36).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_26:a_9_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_27
# storage
db|ladder_fpga.(37).cnf
db|ladder_fpga.(37).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_27:a_0_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_28
# storage
db|ladder_fpga.(38).cnf
db|ladder_fpga.(38).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_28:a_20_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_29
# storage
db|ladder_fpga.(39).cnf
db|ladder_fpga.(39).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_29:a_16_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_30
# storage
db|ladder_fpga.(40).cnf
db|ladder_fpga.(40).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_30:a_25_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_31
# storage
db|ladder_fpga.(41).cnf
db|ladder_fpga.(41).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_31:a_21_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_32
# storage
db|ladder_fpga.(42).cnf
db|ladder_fpga.(42).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_32:a_17_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_33
# storage
db|ladder_fpga.(43).cnf
db|ladder_fpga.(43).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_33:a_26_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_35
# storage
db|ladder_fpga.(44).cnf
db|ladder_fpga.(44).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_35:a_18_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_36
# storage
db|ladder_fpga.(45).cnf
db|ladder_fpga.(45).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_36:a_15_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_37
# storage
db|ladder_fpga.(46).cnf
db|ladder_fpga.(46).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_37:a_24_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_39
# storage
db|ladder_fpga.(47).cnf
db|ladder_fpga.(47).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_39:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_40
# storage
db|ladder_fpga.(48).cnf
db|ladder_fpga.(48).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_40:a_11_d_e
}
# macro_sequence

# end
# entity
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG
# storage
db|ladder_fpga.(49).cnf
db|ladder_fpga.(49).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG
}
# macro_sequence

# end
# entity
dr_cell_4_41
# storage
db|ladder_fpga.(50).cnf
db|ladder_fpga.(50).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_41:a_21_b_c
}
# macro_sequence

# end
# entity
dr_cell_4_42
# storage
db|ladder_fpga.(51).cnf
db|ladder_fpga.(51).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_42:a_14_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_43
# storage
db|ladder_fpga.(52).cnf
db|ladder_fpga.(52).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_43:a_18_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_44
# storage
db|ladder_fpga.(53).cnf
db|ladder_fpga.(53).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_44:a_16_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_45
# storage
db|ladder_fpga.(54).cnf
db|ladder_fpga.(54).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_45:a_17_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_46
# storage
db|ladder_fpga.(55).cnf
db|ladder_fpga.(55).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_46:a_11_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_47
# storage
db|ladder_fpga.(56).cnf
db|ladder_fpga.(56).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_47:a_7_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_48
# storage
db|ladder_fpga.(57).cnf
db|ladder_fpga.(57).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_48:a_15_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_49
# storage
db|ladder_fpga.(58).cnf
db|ladder_fpga.(58).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_49:a_12_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_50
# storage
db|ladder_fpga.(59).cnf
db|ladder_fpga.(59).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_50:a_8_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_51
# storage
db|ladder_fpga.(60).cnf
db|ladder_fpga.(60).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_51:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_52
# storage
db|ladder_fpga.(61).cnf
db|ladder_fpga.(61).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_52:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_53
# storage
db|ladder_fpga.(62).cnf
db|ladder_fpga.(62).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_53:a_6_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_54
# storage
db|ladder_fpga.(63).cnf
db|ladder_fpga.(63).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_54:a_20_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_55
# storage
db|ladder_fpga.(64).cnf
db|ladder_fpga.(64).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_55:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_a.9.d.e_0
# storage
db|ladder_fpga.(65).cnf
db|ladder_fpga.(65).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_a.9.d.e_0:a_9_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_56
# storage
db|ladder_fpga.(66).cnf
db|ladder_fpga.(66).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_56:a_19_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_57
# storage
db|ladder_fpga.(67).cnf
db|ladder_fpga.(67).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_57:a_0_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_58
# storage
db|ladder_fpga.(68).cnf
db|ladder_fpga.(68).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_58:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_a.10.d.e_0
# storage
db|ladder_fpga.(69).cnf
db|ladder_fpga.(69).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_a.10.d.e_0:a_10_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_59
# storage
db|ladder_fpga.(70).cnf
db|ladder_fpga.(70).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_59:a_13_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_60
# storage
db|ladder_fpga.(71).cnf
db|ladder_fpga.(71).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_60:a_3_d_e
}
# macro_sequence

# end
# entity
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG
# storage
db|ladder_fpga.(72).cnf
db|ladder_fpga.(72).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG
}
# macro_sequence

# end
# entity
dr_cell_4_62
# storage
db|ladder_fpga.(73).cnf
db|ladder_fpga.(73).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_62:a_14_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_63
# storage
db|ladder_fpga.(74).cnf
db|ladder_fpga.(74).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_63:a_18_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_64
# storage
db|ladder_fpga.(75).cnf
db|ladder_fpga.(75).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_64:a_16_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_65
# storage
db|ladder_fpga.(76).cnf
db|ladder_fpga.(76).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_65:a_17_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_66
# storage
db|ladder_fpga.(77).cnf
db|ladder_fpga.(77).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_66:a_11_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_67
# storage
db|ladder_fpga.(78).cnf
db|ladder_fpga.(78).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_67:a_7_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_68
# storage
db|ladder_fpga.(79).cnf
db|ladder_fpga.(79).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_68:a_15_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_69
# storage
db|ladder_fpga.(80).cnf
db|ladder_fpga.(80).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_69:a_12_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_70
# storage
db|ladder_fpga.(81).cnf
db|ladder_fpga.(81).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_70:a_8_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_71
# storage
db|ladder_fpga.(82).cnf
db|ladder_fpga.(82).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_71:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_72
# storage
db|ladder_fpga.(83).cnf
db|ladder_fpga.(83).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_72:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_73
# storage
db|ladder_fpga.(84).cnf
db|ladder_fpga.(84).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_73:a_6_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_74
# storage
db|ladder_fpga.(85).cnf
db|ladder_fpga.(85).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_74:a_20_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_75
# storage
db|ladder_fpga.(86).cnf
db|ladder_fpga.(86).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_75:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_76
# storage
db|ladder_fpga.(87).cnf
db|ladder_fpga.(87).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_76:a_9_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_77
# storage
db|ladder_fpga.(88).cnf
db|ladder_fpga.(88).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_77:a_19_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_78
# storage
db|ladder_fpga.(89).cnf
db|ladder_fpga.(89).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_78:a_0_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_79
# storage
db|ladder_fpga.(90).cnf
db|ladder_fpga.(90).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_79:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_80
# storage
db|ladder_fpga.(91).cnf
db|ladder_fpga.(91).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_80:a_10_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_81
# storage
db|ladder_fpga.(92).cnf
db|ladder_fpga.(92).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_81:a_13_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_82
# storage
db|ladder_fpga.(93).cnf
db|ladder_fpga.(93).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_82:a_3_d_e
}
# macro_sequence

# end
# entity
dr_x_bits_init_24
# storage
db|ladder_fpga.(94).cnf
db|ladder_fpga.(94).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE
}
# macro_sequence

# end
# entity
dr_cell_3
# storage
db|ladder_fpga.(95).cnf
db|ladder_fpga.(95).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3:a_23_b_c
}
# macro_sequence

# end
# entity
dr_cell_3_1
# storage
db|ladder_fpga.(96).cnf
db|ladder_fpga.(96).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_1:a_8_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_2
# storage
db|ladder_fpga.(97).cnf
db|ladder_fpga.(97).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_2:a_21_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_3
# storage
db|ladder_fpga.(98).cnf
db|ladder_fpga.(98).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_3:a_11_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_4
# storage
db|ladder_fpga.(99).cnf
db|ladder_fpga.(99).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_4:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_5
# storage
db|ladder_fpga.(100).cnf
db|ladder_fpga.(100).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_5:a_17_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_6
# storage
db|ladder_fpga.(101).cnf
db|ladder_fpga.(101).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_6:a_6_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_7
# storage
db|ladder_fpga.(102).cnf
db|ladder_fpga.(102).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_7:a_19_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_8
# storage
db|ladder_fpga.(103).cnf
db|ladder_fpga.(103).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_8:a_7_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_9
# storage
db|ladder_fpga.(104).cnf
db|ladder_fpga.(104).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_9:a_20_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_10
# storage
db|ladder_fpga.(105).cnf
db|ladder_fpga.(105).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_10:a_16_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_11
# storage
db|ladder_fpga.(106).cnf
db|ladder_fpga.(106).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_11:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_12
# storage
db|ladder_fpga.(107).cnf
db|ladder_fpga.(107).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_12:a_3_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_13
# storage
db|ladder_fpga.(108).cnf
db|ladder_fpga.(108).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_13:a_0_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_14
# storage
db|ladder_fpga.(109).cnf
db|ladder_fpga.(109).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_14:a_9_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_15
# storage
db|ladder_fpga.(110).cnf
db|ladder_fpga.(110).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_15:a_12_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_16
# storage
db|ladder_fpga.(111).cnf
db|ladder_fpga.(111).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_16:a_22_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_17
# storage
db|ladder_fpga.(112).cnf
db|ladder_fpga.(112).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_17:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_18
# storage
db|ladder_fpga.(113).cnf
db|ladder_fpga.(113).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_18:a_15_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_19
# storage
db|ladder_fpga.(114).cnf
db|ladder_fpga.(114).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_19:a_18_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_20
# storage
db|ladder_fpga.(115).cnf
db|ladder_fpga.(115).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_20:a_14_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_21
# storage
db|ladder_fpga.(116).cnf
db|ladder_fpga.(116).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_21:a_10_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_22
# storage
db|ladder_fpga.(117).cnf
db|ladder_fpga.(117).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_22:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_3_23
# storage
db|ladder_fpga.(118).cnf
db|ladder_fpga.(118).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_23:a_13_d_e
}
# macro_sequence

# end
# entity
dr_x_bits_init_16
# storage
db|ladder_fpga.(119).cnf
db|ladder_fpga.(119).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG
}
# macro_sequence

# end
# entity
dr_cell_2
# storage
db|ladder_fpga.(120).cnf
db|ladder_fpga.(120).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2:a_15_b_c
}
# macro_sequence

# end
# entity
dr_cell_2_1
# storage
db|ladder_fpga.(121).cnf
db|ladder_fpga.(121).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_1:a_7_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_2
# storage
db|ladder_fpga.(122).cnf
db|ladder_fpga.(122).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_2:a_12_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_3
# storage
db|ladder_fpga.(123).cnf
db|ladder_fpga.(123).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_3:a_0_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_4
# storage
db|ladder_fpga.(124).cnf
db|ladder_fpga.(124).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_4:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_5
# storage
db|ladder_fpga.(125).cnf
db|ladder_fpga.(125).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_5:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_6
# storage
db|ladder_fpga.(126).cnf
db|ladder_fpga.(126).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_6:a_10_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_7
# storage
db|ladder_fpga.(127).cnf
db|ladder_fpga.(127).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_7:a_11_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_8
# storage
db|ladder_fpga.(128).cnf
db|ladder_fpga.(128).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_8:a_13_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_9
# storage
db|ladder_fpga.(129).cnf
db|ladder_fpga.(129).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_9:a_9_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_10
# storage
db|ladder_fpga.(130).cnf
db|ladder_fpga.(130).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_10:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_11
# storage
db|ladder_fpga.(131).cnf
db|ladder_fpga.(131).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_11:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_12
# storage
db|ladder_fpga.(132).cnf
db|ladder_fpga.(132).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_12:a_3_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_13
# storage
db|ladder_fpga.(133).cnf
db|ladder_fpga.(133).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_13:a_14_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_14
# storage
db|ladder_fpga.(134).cnf
db|ladder_fpga.(134).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_14:a_8_d_e
}
# macro_sequence

# end
# entity
dr_cell_2_15
# storage
db|ladder_fpga.(135).cnf
db|ladder_fpga.(135).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_15:a_6_d_e
}
# macro_sequence

# end
# entity
dr_x_bits_init_20
# storage
db|ladder_fpga.(136).cnf
db|ladder_fpga.(136).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC
}
# macro_sequence

# end
# entity
dr_cell_1
# storage
db|ladder_fpga.(137).cnf
db|ladder_fpga.(137).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1:a_19_b_c
}
# macro_sequence

# end
# entity
dr_cell_1_1
# storage
db|ladder_fpga.(138).cnf
db|ladder_fpga.(138).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_1:a_12_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_2
# storage
db|ladder_fpga.(139).cnf
db|ladder_fpga.(139).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_2:a_17_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_3
# storage
db|ladder_fpga.(140).cnf
db|ladder_fpga.(140).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_3:a_7_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_4
# storage
db|ladder_fpga.(141).cnf
db|ladder_fpga.(141).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_4:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_5
# storage
db|ladder_fpga.(142).cnf
db|ladder_fpga.(142).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_5:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_6
# storage
db|ladder_fpga.(143).cnf
db|ladder_fpga.(143).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_7
# storage
db|ladder_fpga.(144).cnf
db|ladder_fpga.(144).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_7:a_10_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_8
# storage
db|ladder_fpga.(145).cnf
db|ladder_fpga.(145).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_8:a_14_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_9
# storage
db|ladder_fpga.(146).cnf
db|ladder_fpga.(146).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_9:a_8_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_10
# storage
db|ladder_fpga.(147).cnf
db|ladder_fpga.(147).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_11
# storage
db|ladder_fpga.(148).cnf
db|ladder_fpga.(148).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_11:a_13_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_12
# storage
db|ladder_fpga.(149).cnf
db|ladder_fpga.(149).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_12:a_6_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_13
# storage
db|ladder_fpga.(150).cnf
db|ladder_fpga.(150).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_13:a_18_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_14
# storage
db|ladder_fpga.(151).cnf
db|ladder_fpga.(151).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_14:a_9_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_15
# storage
db|ladder_fpga.(152).cnf
db|ladder_fpga.(152).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_15:a_3_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_16
# storage
db|ladder_fpga.(153).cnf
db|ladder_fpga.(153).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_16:a_0_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_17
# storage
db|ladder_fpga.(154).cnf
db|ladder_fpga.(154).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_17:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_18
# storage
db|ladder_fpga.(155).cnf
db|ladder_fpga.(155).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_18:a_11_d_e
}
# macro_sequence

# end
# entity
dr_cell_1_19
# storage
db|ladder_fpga.(156).cnf
db|ladder_fpga.(156).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_19:a_16_d_e
}
# macro_sequence

# end
# entity
mux_tdo
# storage
db|ladder_fpga.(157).cnf
db|ladder_fpga.(157).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
mux_tdo:COMP_ladder_fpga_SC_MUX_TDO
}
# macro_sequence

# end
# entity
mux_2_1
# storage
db|ladder_fpga.(158).cnf
db|ladder_fpga.(158).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
mux_2_1:COMP_ladder_fpga_SC_MUX_OUT
}
# macro_sequence

# end
# entity
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0
# storage
db|ladder_fpga.(159).cnf
db|ladder_fpga.(159).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse
# storage
db|ladder_fpga.(160).cnf
db|ladder_fpga.(160).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse:a_15_b_c
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_1
# storage
db|ladder_fpga.(161).cnf
db|ladder_fpga.(161).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_1:a_14_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_2
# storage
db|ladder_fpga.(162).cnf
db|ladder_fpga.(162).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_2:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_3
# storage
db|ladder_fpga.(163).cnf
db|ladder_fpga.(163).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_3:a_7_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_4
# storage
db|ladder_fpga.(164).cnf
db|ladder_fpga.(164).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_4:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_5
# storage
db|ladder_fpga.(165).cnf
db|ladder_fpga.(165).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_5:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_6
# storage
db|ladder_fpga.(166).cnf
db|ladder_fpga.(166).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_6:a_11_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_7
# storage
db|ladder_fpga.(167).cnf
db|ladder_fpga.(167).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_7:a_8_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_8
# storage
db|ladder_fpga.(168).cnf
db|ladder_fpga.(168).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_8:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_9
# storage
db|ladder_fpga.(169).cnf
db|ladder_fpga.(169).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_9:a_0_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_10
# storage
db|ladder_fpga.(170).cnf
db|ladder_fpga.(170).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_10:a_10_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_11
# storage
db|ladder_fpga.(171).cnf
db|ladder_fpga.(171).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_11:a_12_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_12
# storage
db|ladder_fpga.(172).cnf
db|ladder_fpga.(172).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_12:a_9_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_13
# storage
db|ladder_fpga.(173).cnf
db|ladder_fpga.(173).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_13:a_6_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_14
# storage
db|ladder_fpga.(174).cnf
db|ladder_fpga.(174).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_14:a_3_d_e
}
# macro_sequence

# end
# entity
dr_cell_avec_pulse_15
# storage
db|ladder_fpga.(175).cnf
db|ladder_fpga.(175).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_15:a_13_d_e
}
# macro_sequence

# end
# entity
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE
# storage
db|ladder_fpga.(176).cnf
db|ladder_fpga.(176).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE
}
# macro_sequence

# end
# entity
dr_cell_0
# storage
db|ladder_fpga.(177).cnf
db|ladder_fpga.(177).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0:a_15_b_c
}
# macro_sequence

# end
# entity
dr_cell_0_1
# storage
db|ladder_fpga.(178).cnf
db|ladder_fpga.(178).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_1:a_7_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_2
# storage
db|ladder_fpga.(179).cnf
db|ladder_fpga.(179).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_2:a_12_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_3
# storage
db|ladder_fpga.(180).cnf
db|ladder_fpga.(180).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_3:a_0_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_4
# storage
db|ladder_fpga.(181).cnf
db|ladder_fpga.(181).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_4:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_5
# storage
db|ladder_fpga.(182).cnf
db|ladder_fpga.(182).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_5:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_6
# storage
db|ladder_fpga.(183).cnf
db|ladder_fpga.(183).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_6:a_10_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_7
# storage
db|ladder_fpga.(184).cnf
db|ladder_fpga.(184).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_7:a_11_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_8
# storage
db|ladder_fpga.(185).cnf
db|ladder_fpga.(185).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_8:a_13_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_9
# storage
db|ladder_fpga.(186).cnf
db|ladder_fpga.(186).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_9:a_9_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_10
# storage
db|ladder_fpga.(187).cnf
db|ladder_fpga.(187).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_10:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_11
# storage
db|ladder_fpga.(188).cnf
db|ladder_fpga.(188).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_11:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_12
# storage
db|ladder_fpga.(189).cnf
db|ladder_fpga.(189).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_12:a_3_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_13
# storage
db|ladder_fpga.(190).cnf
db|ladder_fpga.(190).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_13:a_14_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_14
# storage
db|ladder_fpga.(191).cnf
db|ladder_fpga.(191).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_14:a_8_d_e
}
# macro_sequence

# end
# entity
dr_cell_0_15
# storage
db|ladder_fpga.(192).cnf
db|ladder_fpga.(192).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_15:a_6_d_e
}
# macro_sequence

# end
# entity
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS
# storage
db|ladder_fpga.(193).cnf
db|ladder_fpga.(193).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS
}
# macro_sequence

# end
# entity
dr_cell_4_83
# storage
db|ladder_fpga.(194).cnf
db|ladder_fpga.(194).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_83:a_15_b_c
}
# macro_sequence

# end
# entity
dr_cell_4_84
# storage
db|ladder_fpga.(195).cnf
db|ladder_fpga.(195).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_84:a_7_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_85
# storage
db|ladder_fpga.(196).cnf
db|ladder_fpga.(196).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_85:a_12_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_86
# storage
db|ladder_fpga.(197).cnf
db|ladder_fpga.(197).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_86:a_0_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_87
# storage
db|ladder_fpga.(198).cnf
db|ladder_fpga.(198).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_87:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_88
# storage
db|ladder_fpga.(199).cnf
db|ladder_fpga.(199).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_88:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_89
# storage
db|ladder_fpga.(200).cnf
db|ladder_fpga.(200).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_89:a_10_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_90
# storage
db|ladder_fpga.(201).cnf
db|ladder_fpga.(201).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_90:a_11_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_91
# storage
db|ladder_fpga.(202).cnf
db|ladder_fpga.(202).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_91:a_13_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_92
# storage
db|ladder_fpga.(203).cnf
db|ladder_fpga.(203).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_92:a_9_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_93
# storage
db|ladder_fpga.(204).cnf
db|ladder_fpga.(204).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_93:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_94
# storage
db|ladder_fpga.(205).cnf
db|ladder_fpga.(205).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_94:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_95
# storage
db|ladder_fpga.(206).cnf
db|ladder_fpga.(206).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_95:a_3_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_96
# storage
db|ladder_fpga.(207).cnf
db|ladder_fpga.(207).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_96:a_14_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_97
# storage
db|ladder_fpga.(208).cnf
db|ladder_fpga.(208).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_97:a_8_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_98
# storage
db|ladder_fpga.(209).cnf
db|ladder_fpga.(209).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_98:a_6_d_e
}
# macro_sequence

# end
# entity
dr_x_bits_2
# storage
db|ladder_fpga.(210).cnf
db|ladder_fpga.(210).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP
}
# macro_sequence

# end
# entity
dr_cell
# storage
db|ladder_fpga.(211).cnf
db|ladder_fpga.(211).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP|dr_cell:a_1_b_c
}
# macro_sequence

# end
# entity
dr_cell_5
# storage
db|ladder_fpga.(212).cnf
db|ladder_fpga.(212).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP|dr_cell_5:a_0_d_e
}
# macro_sequence

# end
# entity
dr_x_bits_48
# storage
db|ladder_fpga.(213).cnf
db|ladder_fpga.(213).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE
}
# macro_sequence

# end
# entity
dr_cell_4_99
# storage
db|ladder_fpga.(214).cnf
db|ladder_fpga.(214).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_99:a_47_b_c
}
# macro_sequence

# end
# entity
dr_cell_4_100
# storage
db|ladder_fpga.(215).cnf
db|ladder_fpga.(215).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_100:a_26_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_101
# storage
db|ladder_fpga.(216).cnf
db|ladder_fpga.(216).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_101:a_13_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_102
# storage
db|ladder_fpga.(217).cnf
db|ladder_fpga.(217).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_102:a_40_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_103
# storage
db|ladder_fpga.(218).cnf
db|ladder_fpga.(218).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_103:a_39_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_104
# storage
db|ladder_fpga.(219).cnf
db|ladder_fpga.(219).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_104:a_44_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_105
# storage
db|ladder_fpga.(220).cnf
db|ladder_fpga.(220).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_105:a_21_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_106
# storage
db|ladder_fpga.(221).cnf
db|ladder_fpga.(221).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_106:a_34_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_107
# storage
db|ladder_fpga.(222).cnf
db|ladder_fpga.(222).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_107:a_2_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_108
# storage
db|ladder_fpga.(223).cnf
db|ladder_fpga.(223).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_108:a_32_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_109
# storage
db|ladder_fpga.(224).cnf
db|ladder_fpga.(224).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_109:a_19_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_110
# storage
db|ladder_fpga.(225).cnf
db|ladder_fpga.(225).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_110:a_6_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_111
# storage
db|ladder_fpga.(226).cnf
db|ladder_fpga.(226).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_111:a_18_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_112
# storage
db|ladder_fpga.(227).cnf
db|ladder_fpga.(227).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_112:a_5_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_113
# storage
db|ladder_fpga.(228).cnf
db|ladder_fpga.(228).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_113:a_1_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_114
# storage
db|ladder_fpga.(229).cnf
db|ladder_fpga.(229).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_114:a_0_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_115
# storage
db|ladder_fpga.(230).cnf
db|ladder_fpga.(230).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_115:a_27_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_116
# storage
db|ladder_fpga.(231).cnf
db|ladder_fpga.(231).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_116:a_33_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_117
# storage
db|ladder_fpga.(232).cnf
db|ladder_fpga.(232).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_117:a_38_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_118
# storage
db|ladder_fpga.(233).cnf
db|ladder_fpga.(233).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_118:a_25_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_119
# storage
db|ladder_fpga.(234).cnf
db|ladder_fpga.(234).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_119:a_12_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_120
# storage
db|ladder_fpga.(235).cnf
db|ladder_fpga.(235).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_120:a_14_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_121
# storage
db|ladder_fpga.(236).cnf
db|ladder_fpga.(236).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_121:a_8_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_122
# storage
db|ladder_fpga.(237).cnf
db|ladder_fpga.(237).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_122:a_35_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_123
# storage
db|ladder_fpga.(238).cnf
db|ladder_fpga.(238).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_123:a_22_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_124
# storage
db|ladder_fpga.(239).cnf
db|ladder_fpga.(239).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_124:a_9_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_125
# storage
db|ladder_fpga.(240).cnf
db|ladder_fpga.(240).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_125:a_36_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_126
# storage
db|ladder_fpga.(241).cnf
db|ladder_fpga.(241).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_126:a_23_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_127
# storage
db|ladder_fpga.(242).cnf
db|ladder_fpga.(242).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_127:a_10_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_128
# storage
db|ladder_fpga.(243).cnf
db|ladder_fpga.(243).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_128:a_37_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_129
# storage
db|ladder_fpga.(244).cnf
db|ladder_fpga.(244).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_129:a_24_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_130
# storage
db|ladder_fpga.(245).cnf
db|ladder_fpga.(245).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_130:a_42_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_131
# storage
db|ladder_fpga.(246).cnf
db|ladder_fpga.(246).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_131:a_20_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_132
# storage
db|ladder_fpga.(247).cnf
db|ladder_fpga.(247).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_132:a_16_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_133
# storage
db|ladder_fpga.(248).cnf
db|ladder_fpga.(248).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_133:a_3_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_134
# storage
db|ladder_fpga.(249).cnf
db|ladder_fpga.(249).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_134:a_11_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_135
# storage
db|ladder_fpga.(250).cnf
db|ladder_fpga.(250).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_135:a_41_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_136
# storage
db|ladder_fpga.(251).cnf
db|ladder_fpga.(251).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_136:a_7_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_137
# storage
db|ladder_fpga.(252).cnf
db|ladder_fpga.(252).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_137:a_43_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_138
# storage
db|ladder_fpga.(253).cnf
db|ladder_fpga.(253).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_138:a_46_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_139
# storage
db|ladder_fpga.(254).cnf
db|ladder_fpga.(254).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_139:a_45_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_140
# storage
db|ladder_fpga.(255).cnf
db|ladder_fpga.(255).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_140:a_17_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_141
# storage
db|ladder_fpga.(256).cnf
db|ladder_fpga.(256).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_141:a_4_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_142
# storage
db|ladder_fpga.(257).cnf
db|ladder_fpga.(257).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_142:a_31_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_143
# storage
db|ladder_fpga.(258).cnf
db|ladder_fpga.(258).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_143:a_30_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_144
# storage
db|ladder_fpga.(259).cnf
db|ladder_fpga.(259).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_144:a_29_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_145
# storage
db|ladder_fpga.(260).cnf
db|ladder_fpga.(260).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_145:a_28_d_e
}
# macro_sequence

# end
# entity
dr_cell_4_146
# storage
db|ladder_fpga.(261).cnf
db|ladder_fpga.(261).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_146:a_15_d_e
}
# macro_sequence

# end
# entity
gestion_hybrides_v4
# storage
db|ladder_fpga.(262).cnf
db|ladder_fpga.(262).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4
}
# macro_sequence

# end
# entity
filtre_latchup
# storage
db|ladder_fpga.(263).cnf
db|ladder_fpga.(263).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|filtre_latchup:control_latchup
}
# macro_sequence

# end
# entity
memoire_latchup_general
# storage
db|ladder_fpga.(264).cnf
db|ladder_fpga.(264).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim
}
# macro_sequence

# end
# entity
memoire_latchup
# storage
db|ladder_fpga.(265).cnf
db|ladder_fpga.(265).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup:gen_0_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_1
# storage
db|ladder_fpga.(266).cnf
db|ladder_fpga.(266).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_1:gen_1_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_2
# storage
db|ladder_fpga.(267).cnf
db|ladder_fpga.(267).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_2:gen_2_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_3
# storage
db|ladder_fpga.(268).cnf
db|ladder_fpga.(268).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_3:gen_3_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_4
# storage
db|ladder_fpga.(269).cnf
db|ladder_fpga.(269).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_5
# storage
db|ladder_fpga.(270).cnf
db|ladder_fpga.(270).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_5:gen_5_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_6
# storage
db|ladder_fpga.(271).cnf
db|ladder_fpga.(271).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_6:gen_6_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_7
# storage
db|ladder_fpga.(272).cnf
db|ladder_fpga.(272).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_7:gen_7_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_8
# storage
db|ladder_fpga.(273).cnf
db|ladder_fpga.(273).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_8:gen_8_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_9
# storage
db|ladder_fpga.(274).cnf
db|ladder_fpga.(274).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_9:gen_9_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_10
# storage
db|ladder_fpga.(275).cnf
db|ladder_fpga.(275).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_10:gen_10_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_11
# storage
db|ladder_fpga.(276).cnf
db|ladder_fpga.(276).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_11:gen_11_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_12
# storage
db|ladder_fpga.(277).cnf
db|ladder_fpga.(277).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_12:gen_12_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_13
# storage
db|ladder_fpga.(278).cnf
db|ladder_fpga.(278).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_13:gen_13_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_14
# storage
db|ladder_fpga.(279).cnf
db|ladder_fpga.(279).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_14:gen_14_latch_n
}
# macro_sequence

# end
# entity
memoire_latchup_15
# storage
db|ladder_fpga.(280).cnf
db|ladder_fpga.(280).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_15:gen_15_latch_n
}
# macro_sequence

# end
# entity
signaux_hybrides
# storage
db|ladder_fpga.(281).cnf
db|ladder_fpga.(281).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides:gen_chainage_8_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_1
# storage
db|ladder_fpga.(282).cnf
db|ladder_fpga.(282).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_1:gen_chainage_10_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_2
# storage
db|ladder_fpga.(283).cnf
db|ladder_fpga.(283).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_2:gen_chainage_11_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_3
# storage
db|ladder_fpga.(284).cnf
db|ladder_fpga.(284).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_3:gen_chainage_15_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_4
# storage
db|ladder_fpga.(285).cnf
db|ladder_fpga.(285).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_4:gen_chainage_0_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_5
# storage
db|ladder_fpga.(286).cnf
db|ladder_fpga.(286).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_5:gen_chainage_4_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_6
# storage
db|ladder_fpga.(287).cnf
db|ladder_fpga.(287).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_6:gen_chainage_13_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_7
# storage
db|ladder_fpga.(288).cnf
db|ladder_fpga.(288).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_7:gen_chainage_1_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_8
# storage
db|ladder_fpga.(289).cnf
db|ladder_fpga.(289).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_8:gen_chainage_3_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_9
# storage
db|ladder_fpga.(290).cnf
db|ladder_fpga.(290).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_9:gen_chainage_7_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_10
# storage
db|ladder_fpga.(291).cnf
db|ladder_fpga.(291).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_10:gen_chainage_5_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_11
# storage
db|ladder_fpga.(292).cnf
db|ladder_fpga.(292).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_11:gen_chainage_9_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_12
# storage
db|ladder_fpga.(293).cnf
db|ladder_fpga.(293).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_12:gen_chainage_12_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_13
# storage
db|ladder_fpga.(294).cnf
db|ladder_fpga.(294).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_13:gen_chainage_14_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_14
# storage
db|ladder_fpga.(295).cnf
db|ladder_fpga.(295).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_14:gen_chainage_2_comp_chainage_i
}
# macro_sequence

# end
# entity
signaux_hybrides_15
# storage
db|ladder_fpga.(296).cnf
db|ladder_fpga.(296).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_15:gen_chainage_6_comp_chainage_i
}
# macro_sequence

# end
# entity
shiftreg
# storage
db|ladder_fpga.(297).cnf
db|ladder_fpga.(297).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg:GEN_ADC_RESULTS_2_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_1
# storage
db|ladder_fpga.(298).cnf
db|ladder_fpga.(298).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_1:GEN_ADC_RESULTS_8_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_2
# storage
db|ladder_fpga.(299).cnf
db|ladder_fpga.(299).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_2:GEN_ADC_RESULTS_5_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_3
# storage
db|ladder_fpga.(300).cnf
db|ladder_fpga.(300).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_3:GEN_ADC_RESULTS_12_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_4
# storage
db|ladder_fpga.(302).cnf
db|ladder_fpga.(302).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_4:GEN_ADC_RESULTS_0_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_5
# storage
db|ladder_fpga.(303).cnf
db|ladder_fpga.(303).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_5:GEN_ADC_RESULTS_3_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_6
# storage
db|ladder_fpga.(304).cnf
db|ladder_fpga.(304).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_6:GEN_ADC_RESULTS_1_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_7
# storage
db|ladder_fpga.(305).cnf
db|ladder_fpga.(305).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_7:GEN_ADC_RESULTS_7_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_8
# storage
db|ladder_fpga.(306).cnf
db|ladder_fpga.(306).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_8:GEN_ADC_RESULTS_10_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_9
# storage
db|ladder_fpga.(307).cnf
db|ladder_fpga.(307).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_9:GEN_ADC_RESULTS_4_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_10
# storage
db|ladder_fpga.(308).cnf
db|ladder_fpga.(308).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_10:GEN_ADC_RESULTS_9_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_11
# storage
db|ladder_fpga.(309).cnf
db|ladder_fpga.(309).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_11:GEN_ADC_RESULTS_11_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_12
# storage
db|ladder_fpga.(310).cnf
db|ladder_fpga.(310).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_12:GEN_ADC_RESULTS_6_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_13
# storage
db|ladder_fpga.(311).cnf
db|ladder_fpga.(311).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_13:GEN_ADC_RESULTS_15_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_14
# storage
db|ladder_fpga.(312).cnf
db|ladder_fpga.(312).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_14:GEN_ADC_RESULTS_14_shift_adc_i
}
# macro_sequence

# end
# entity
shiftreg_15
# storage
db|ladder_fpga.(313).cnf
db|ladder_fpga.(313).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
shiftreg_15:GEN_ADC_RESULTS_13_shift_adc_i
}
# macro_sequence

# end
# entity
mega_func_fifo21x32_cycloneIII
# storage
db|ladder_fpga.(314).cnf
db|ladder_fpga.(314).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII
}
# macro_sequence

# end
# entity
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb
# storage
db|ladder_fpga.(315).cnf
db|ladder_fpga.(315).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb
}
# macro_sequence

# end
# entity
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb
# storage
db|ladder_fpga.(316).cnf
db|ladder_fpga.(316).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb
}
# macro_sequence

# end
# entity
mesure_temperature
# storage
db|ladder_fpga.(317).cnf
db|ladder_fpga.(317).cnf
# case_sensitive
# source_file
ladder_fpga.vqm
7aa4ca8274fcf20f2dfed91ce5453d6
28
# hierarchies {
mesure_temperature:comp_mesure_temperature
}
# macro_sequence

# end
# complete
