static inline struct V_1 * F_1 ( struct V_2 * V_3 )\r\n{\r\nreturn F_2 ( V_3 , struct V_1 , V_4 ) ;\r\n}\r\nvoid\r\nF_3 (\r\nstruct V_1 * V_5 )\r\n{\r\nF_4 ( V_5 -> V_4 . V_6 ) ;\r\nif ( V_5 -> V_7 . V_8 > V_9 )\r\nF_4 ( V_5 ) ;\r\nelse\r\nF_5 ( V_10 , V_5 ) ;\r\n}\r\nstatic inline int\r\nF_6 (\r\nstruct V_1 * V_5 )\r\n{\r\nreturn sizeof( struct V_11 ) +\r\n( V_5 -> V_7 . V_8 - 1 ) * sizeof( V_12 ) ;\r\n}\r\nSTATIC void\r\nF_7 (\r\nstruct V_2 * V_3 ,\r\nint * V_13 ,\r\nint * V_14 )\r\n{\r\n* V_13 += 1 ;\r\n* V_14 += F_6 ( F_1 ( V_3 ) ) ;\r\n}\r\nSTATIC void\r\nF_8 (\r\nstruct V_2 * V_3 ,\r\nstruct V_15 * V_16 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_17 * V_18 = NULL ;\r\nASSERT ( F_9 ( & V_5 -> V_19 ) ==\r\nV_5 -> V_7 . V_8 ) ;\r\nV_5 -> V_7 . V_20 = V_21 ;\r\nV_5 -> V_7 . V_22 = 1 ;\r\nF_10 ( V_16 , & V_18 , V_23 ,\r\n& V_5 -> V_7 ,\r\nF_6 ( V_5 ) ) ;\r\n}\r\nSTATIC void\r\nF_11 (\r\nstruct V_2 * V_3 )\r\n{\r\n}\r\nSTATIC void\r\nF_12 (\r\nstruct V_2 * V_3 ,\r\nint remove )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nF_13 ( V_5 ) ;\r\n}\r\nSTATIC T_1\r\nF_14 (\r\nstruct V_2 * V_3 ,\r\nstruct V_24 * V_25 )\r\n{\r\nreturn V_26 ;\r\n}\r\nSTATIC void\r\nF_15 (\r\nstruct V_2 * V_3 )\r\n{\r\nif ( V_3 -> V_27 & V_28 )\r\nF_3 ( F_1 ( V_3 ) ) ;\r\n}\r\nSTATIC T_2\r\nF_16 (\r\nstruct V_2 * V_3 ,\r\nT_2 V_29 )\r\n{\r\nreturn V_29 ;\r\n}\r\nSTATIC void\r\nF_17 (\r\nstruct V_2 * V_3 ,\r\nT_2 V_29 )\r\n{\r\n}\r\nstruct V_1 *\r\nF_18 (\r\nstruct V_30 * V_31 ,\r\nT_1 V_32 )\r\n{\r\nstruct V_1 * V_5 ;\r\nT_1 V_33 ;\r\nASSERT ( V_32 > 0 ) ;\r\nif ( V_32 > V_9 ) {\r\nV_33 = ( T_1 ) ( sizeof( V_34 ) +\r\n( ( V_32 - 1 ) * sizeof( V_12 ) ) ) ;\r\nV_5 = F_19 ( V_33 , V_35 ) ;\r\n} else {\r\nV_5 = F_20 ( V_10 , V_35 ) ;\r\n}\r\nF_21 ( V_31 , & V_5 -> V_4 , V_21 , & V_36 ) ;\r\nV_5 -> V_7 . V_8 = V_32 ;\r\nV_5 -> V_7 . V_37 = ( V_38 ) ( void * ) V_5 ;\r\nF_22 ( & V_5 -> V_19 , 0 ) ;\r\nF_22 ( & V_5 -> V_39 , 2 ) ;\r\nreturn V_5 ;\r\n}\r\nint\r\nF_23 ( T_3 * V_40 , T_4 * V_41 )\r\n{\r\nT_4 * V_42 = V_40 -> V_43 ;\r\nT_1 V_44 ;\r\nT_1 V_45 = sizeof( T_4 ) +\r\n( V_42 -> V_8 - 1 ) * sizeof( V_12 ) ;\r\nT_1 V_46 = sizeof( V_47 ) +\r\n( V_42 -> V_8 - 1 ) * sizeof( V_48 ) ;\r\nT_1 V_49 = sizeof( V_50 ) +\r\n( V_42 -> V_8 - 1 ) * sizeof( V_51 ) ;\r\nif ( V_40 -> V_52 == V_45 ) {\r\nmemcpy ( ( char * ) V_41 , ( char * ) V_42 , V_45 ) ;\r\nreturn 0 ;\r\n} else if ( V_40 -> V_52 == V_46 ) {\r\nV_47 * V_53 = V_40 -> V_43 ;\r\nV_41 -> V_20 = V_53 -> V_20 ;\r\nV_41 -> V_22 = V_53 -> V_22 ;\r\nV_41 -> V_8 = V_53 -> V_8 ;\r\nV_41 -> V_37 = V_53 -> V_37 ;\r\nfor ( V_44 = 0 ; V_44 < V_41 -> V_8 ; V_44 ++ ) {\r\nV_41 -> V_54 [ V_44 ] . V_55 =\r\nV_53 -> V_54 [ V_44 ] . V_55 ;\r\nV_41 -> V_54 [ V_44 ] . V_56 =\r\nV_53 -> V_54 [ V_44 ] . V_56 ;\r\n}\r\nreturn 0 ;\r\n} else if ( V_40 -> V_52 == V_49 ) {\r\nV_50 * V_57 = V_40 -> V_43 ;\r\nV_41 -> V_20 = V_57 -> V_20 ;\r\nV_41 -> V_22 = V_57 -> V_22 ;\r\nV_41 -> V_8 = V_57 -> V_8 ;\r\nV_41 -> V_37 = V_57 -> V_37 ;\r\nfor ( V_44 = 0 ; V_44 < V_41 -> V_8 ; V_44 ++ ) {\r\nV_41 -> V_54 [ V_44 ] . V_55 =\r\nV_57 -> V_54 [ V_44 ] . V_55 ;\r\nV_41 -> V_54 [ V_44 ] . V_56 =\r\nV_57 -> V_54 [ V_44 ] . V_56 ;\r\n}\r\nreturn 0 ;\r\n}\r\nreturn - V_58 ;\r\n}\r\nvoid\r\nF_13 (\r\nstruct V_1 * V_5 )\r\n{\r\nASSERT ( F_9 ( & V_5 -> V_39 ) > 0 ) ;\r\nif ( F_24 ( & V_5 -> V_39 ) ) {\r\nF_25 ( & V_5 -> V_4 , V_59 ) ;\r\nF_3 ( V_5 ) ;\r\n}\r\n}\r\nstatic inline struct V_60 * F_26 ( struct V_2 * V_3 )\r\n{\r\nreturn F_2 ( V_3 , struct V_60 , V_61 ) ;\r\n}\r\nSTATIC void\r\nF_27 ( struct V_60 * V_62 )\r\n{\r\nF_4 ( V_62 -> V_61 . V_6 ) ;\r\nif ( V_62 -> V_63 . V_64 > V_65 )\r\nF_4 ( V_62 ) ;\r\nelse\r\nF_5 ( V_66 , V_62 ) ;\r\n}\r\nstatic inline int\r\nF_28 (\r\nstruct V_60 * V_62 )\r\n{\r\nreturn sizeof( V_67 ) +\r\n( V_62 -> V_63 . V_64 - 1 ) * sizeof( V_12 ) ;\r\n}\r\nSTATIC void\r\nF_29 (\r\nstruct V_2 * V_3 ,\r\nint * V_13 ,\r\nint * V_14 )\r\n{\r\n* V_13 += 1 ;\r\n* V_14 += F_28 ( F_26 ( V_3 ) ) ;\r\n}\r\nSTATIC void\r\nF_30 (\r\nstruct V_2 * V_3 ,\r\nstruct V_15 * V_16 )\r\n{\r\nstruct V_60 * V_62 = F_26 ( V_3 ) ;\r\nstruct V_17 * V_18 = NULL ;\r\nASSERT ( V_62 -> V_68 == V_62 -> V_63 . V_64 ) ;\r\nV_62 -> V_63 . V_69 = V_70 ;\r\nV_62 -> V_63 . V_71 = 1 ;\r\nF_10 ( V_16 , & V_18 , V_72 ,\r\n& V_62 -> V_63 ,\r\nF_28 ( V_62 ) ) ;\r\n}\r\nSTATIC void\r\nF_31 (\r\nstruct V_2 * V_3 )\r\n{\r\n}\r\nSTATIC void\r\nF_32 (\r\nstruct V_2 * V_3 ,\r\nint remove )\r\n{\r\n}\r\nSTATIC T_1\r\nF_33 (\r\nstruct V_2 * V_3 ,\r\nstruct V_24 * V_25 )\r\n{\r\nreturn V_26 ;\r\n}\r\nSTATIC void\r\nF_34 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_60 * V_62 = F_26 ( V_3 ) ;\r\nif ( V_3 -> V_27 & V_28 ) {\r\nF_13 ( V_62 -> V_73 ) ;\r\nF_27 ( V_62 ) ;\r\n}\r\n}\r\nSTATIC T_2\r\nF_35 (\r\nstruct V_2 * V_3 ,\r\nT_2 V_29 )\r\n{\r\nstruct V_60 * V_62 = F_26 ( V_3 ) ;\r\nF_13 ( V_62 -> V_73 ) ;\r\nF_27 ( V_62 ) ;\r\nreturn ( T_2 ) - 1 ;\r\n}\r\nSTATIC void\r\nF_36 (\r\nstruct V_2 * V_3 ,\r\nT_2 V_29 )\r\n{\r\n}\r\nstruct V_60 *\r\nF_37 (\r\nstruct V_30 * V_31 ,\r\nstruct V_1 * V_5 ,\r\nT_1 V_32 )\r\n{\r\nstruct V_60 * V_62 ;\r\nT_1 V_33 ;\r\nASSERT ( V_32 > 0 ) ;\r\nif ( V_32 > V_65 ) {\r\nV_33 = ( T_1 ) ( sizeof( V_74 ) +\r\n( ( V_32 - 1 ) * sizeof( V_12 ) ) ) ;\r\nV_62 = F_19 ( V_33 , V_35 ) ;\r\n} else {\r\nV_62 = F_20 ( V_66 , V_35 ) ;\r\n}\r\nF_21 ( V_31 , & V_62 -> V_61 , V_70 , & V_75 ) ;\r\nV_62 -> V_73 = V_5 ;\r\nV_62 -> V_63 . V_64 = V_32 ;\r\nV_62 -> V_63 . V_76 = V_5 -> V_7 . V_37 ;\r\nreturn V_62 ;\r\n}\r\nint\r\nF_38 (\r\nstruct V_30 * V_31 ,\r\nstruct V_1 * V_5 )\r\n{\r\nstruct V_60 * V_62 ;\r\nstruct V_77 * V_78 ;\r\nint V_44 ;\r\nint error = 0 ;\r\nV_12 * V_79 ;\r\nT_5 V_80 ;\r\nstruct V_81 V_82 ;\r\nASSERT ( ! F_39 ( V_83 , & V_5 -> V_84 ) ) ;\r\nfor ( V_44 = 0 ; V_44 < V_5 -> V_7 . V_8 ; V_44 ++ ) {\r\nV_79 = & V_5 -> V_7 . V_54 [ V_44 ] ;\r\nV_80 = F_40 ( V_31 ,\r\nF_41 ( V_31 , V_79 -> V_55 ) ) ;\r\nif ( V_80 == 0 ||\r\nV_79 -> V_56 == 0 ||\r\nV_80 >= V_31 -> V_85 . V_86 ||\r\nV_79 -> V_56 >= V_31 -> V_85 . V_87 ) {\r\nF_42 ( V_83 , & V_5 -> V_84 ) ;\r\nF_13 ( V_5 ) ;\r\nreturn - V_88 ;\r\n}\r\n}\r\nerror = F_43 ( V_31 , & F_44 ( V_31 ) -> V_89 , 0 , 0 , 0 , & V_78 ) ;\r\nif ( error )\r\nreturn error ;\r\nV_62 = F_45 ( V_78 , V_5 , V_5 -> V_7 . V_8 ) ;\r\nF_46 ( & V_82 ) ;\r\nfor ( V_44 = 0 ; V_44 < V_5 -> V_7 . V_8 ; V_44 ++ ) {\r\nV_79 = & V_5 -> V_7 . V_54 [ V_44 ] ;\r\nerror = F_47 ( V_78 , V_62 , V_79 -> V_55 ,\r\nV_79 -> V_56 , & V_82 ) ;\r\nif ( error )\r\ngoto V_90;\r\n}\r\nF_42 ( V_83 , & V_5 -> V_84 ) ;\r\nerror = F_48 ( V_78 ) ;\r\nreturn error ;\r\nV_90:\r\nF_49 ( V_78 ) ;\r\nreturn error ;\r\n}
