/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:58:18 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_vfd_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:24p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_VFD_0_H__
#define BCHP_VFD_0_H__

/***************************************************************************
 *VFD_0 - Video Feeder 0 Registers
 ***************************************************************************/
#define BCHP_VFD_0_REVISION_ID                   0x00101000 /* Video Feeder Revision Register */
#define BCHP_VFD_0_FEEDER_CNTL                   0x00101004 /* Video Feeder Control Register */
#define BCHP_VFD_0_FIXED_COLOUR                  0x00101008 /* Video Feeder Fixed Colour Value Register */
#define BCHP_VFD_0_LAC_CNTL                      0x0010100c /* Video Feeder LAC Control Register */
#define BCHP_VFD_0_STRIDE                        0x00101010 /* Video Feeder Stride Register */
#define BCHP_VFD_0_DISP_HSIZE                    0x00101014 /* Video Feeder Horizontal Display Size Register */
#define BCHP_VFD_0_PICTURE0_DISP_VERT_WINDOW     0x00101018 /* Video Feeder Display Vertical Window Register */
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0          0x0010101c /* Video Feeder Line Address0 Register */
#define BCHP_VFD_0_BYTE_ORDER                    0x00101020 /* 8bit YCbCr PACKED_NEW Format byte order control */
#define BCHP_VFD_0_PIC_FEED_CMD                  0x00101024 /* Video Feeder Picture Feed Command Register */
#define BCHP_VFD_0_FEED_STATUS                   0x0010104c /* Video Feeder Feed Status Register */
#define BCHP_VFD_0_PICTURE0_LAC_LINE_ADDR_0      0x00101050 /* Video Feeder Line Address Computer Line Address0 Register */
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL            0x0010105c /* Video Feeder Line Address Computer Line Feed Control Register */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL 0x00101060 /* Video Feeder Timeout and Repeat Picture Control Register */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL     0x00101064 /* Video Feeder BVB Receiver Stall Timeout Control Register */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS 0x00101068 /* Video Feeder Error Interrupt Status Register */
#define BCHP_VFD_0_FEEDER_BVB_STATUS             0x0010106c /* Video Feeder BVB Status Register */
#define BCHP_VFD_0_TEST_MODE_CNTL                0x00101070 /* Video Feeder Test Mode Control Register */
#define BCHP_VFD_0_BVB_SAMPLE_DATA               0x00101074 /* Video Feeder BVB Output Sample Data Register */
#define BCHP_VFD_0_TEST_PORT_CNTL                0x00101078 /* Video Feeder Test port Control Register */
#define BCHP_VFD_0_TEST_PORT_DATA                0x0010107c /* Video Feeder Test port Data Register */
#define BCHP_VFD_0_SCRATCH_REGISTER_0            0x001010f8 /* Video Feeder Scratch 0 Register */
#define BCHP_VFD_0_SCRATCH_REGISTER_1            0x001010fc /* Video Feeder Scratch 1 Register */

/***************************************************************************
 *REVISION_ID - Video Feeder Revision Register
 ***************************************************************************/
/* VFD_0 :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VFD_0_REVISION_ID_reserved0_MASK                      0xffff0000
#define BCHP_VFD_0_REVISION_ID_reserved0_SHIFT                     16

/* VFD_0 :: REVISION_ID :: MAJOR [15:08] */
#define BCHP_VFD_0_REVISION_ID_MAJOR_MASK                          0x0000ff00
#define BCHP_VFD_0_REVISION_ID_MAJOR_SHIFT                         8

/* VFD_0 :: REVISION_ID :: MINOR [07:00] */
#define BCHP_VFD_0_REVISION_ID_MINOR_MASK                          0x000000ff
#define BCHP_VFD_0_REVISION_ID_MINOR_SHIFT                         0

/***************************************************************************
 *FEEDER_CNTL - Video Feeder Control Register
 ***************************************************************************/
/* VFD_0 :: FEEDER_CNTL :: reserved0 [31:06] */
#define BCHP_VFD_0_FEEDER_CNTL_reserved0_MASK                      0xffffffc0
#define BCHP_VFD_0_FEEDER_CNTL_reserved0_SHIFT                     6

/* VFD_0 :: FEEDER_CNTL :: PIXEL_SATURATION_ENABLE [05:05] */
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_MASK        0x00000020
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_SHIFT       5
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_OFF         0
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_ON          1

/* VFD_0 :: FEEDER_CNTL :: FIXED_COLOUR_ENABLE [04:04] */
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_MASK            0x00000010
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_SHIFT           4
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_OFF             0
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_ON              1

/* VFD_0 :: FEEDER_CNTL :: PACKING_TYPE [03:02] */
#define BCHP_VFD_0_FEEDER_CNTL_PACKING_TYPE_MASK                   0x0000000c
#define BCHP_VFD_0_FEEDER_CNTL_PACKING_TYPE_SHIFT                  2
#define BCHP_VFD_0_FEEDER_CNTL_PACKING_TYPE_U0_Y0_V0_Y1            0
#define BCHP_VFD_0_FEEDER_CNTL_PACKING_TYPE_V0_Y0_U0_Y1            1
#define BCHP_VFD_0_FEEDER_CNTL_PACKING_TYPE_Y0_U0_Y1_V0            2
#define BCHP_VFD_0_FEEDER_CNTL_PACKING_TYPE_Y0_V0_Y1_U0            3

/* VFD_0 :: FEEDER_CNTL :: IMAGE_FORMAT [01:00] */
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_MASK                   0x00000003
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_SHIFT                  0
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_PACKED                 1
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_PACKED_NEW             3

/***************************************************************************
 *FIXED_COLOUR - Video Feeder Fixed Colour Value Register
 ***************************************************************************/
/* VFD_0 :: FIXED_COLOUR :: reserved0 [31:24] */
#define BCHP_VFD_0_FIXED_COLOUR_reserved0_MASK                     0xff000000
#define BCHP_VFD_0_FIXED_COLOUR_reserved0_SHIFT                    24

/* VFD_0 :: FIXED_COLOUR :: LUMA [23:16] */
#define BCHP_VFD_0_FIXED_COLOUR_LUMA_MASK                          0x00ff0000
#define BCHP_VFD_0_FIXED_COLOUR_LUMA_SHIFT                         16

/* VFD_0 :: FIXED_COLOUR :: CB [15:08] */
#define BCHP_VFD_0_FIXED_COLOUR_CB_MASK                            0x0000ff00
#define BCHP_VFD_0_FIXED_COLOUR_CB_SHIFT                           8

/* VFD_0 :: FIXED_COLOUR :: CR [07:00] */
#define BCHP_VFD_0_FIXED_COLOUR_CR_MASK                            0x000000ff
#define BCHP_VFD_0_FIXED_COLOUR_CR_SHIFT                           0

/***************************************************************************
 *LAC_CNTL - Video Feeder LAC Control Register
 ***************************************************************************/
/* VFD_0 :: LAC_CNTL :: reserved0 [31:10] */
#define BCHP_VFD_0_LAC_CNTL_reserved0_MASK                         0xfffffc00
#define BCHP_VFD_0_LAC_CNTL_reserved0_SHIFT                        10

/* VFD_0 :: LAC_CNTL :: SKIP_LINE_SIZE [09:06] */
#define BCHP_VFD_0_LAC_CNTL_SKIP_LINE_SIZE_MASK                    0x000003c0
#define BCHP_VFD_0_LAC_CNTL_SKIP_LINE_SIZE_SHIFT                   6

/* VFD_0 :: LAC_CNTL :: reserved1 [05:03] */
#define BCHP_VFD_0_LAC_CNTL_reserved1_MASK                         0x00000038
#define BCHP_VFD_0_LAC_CNTL_reserved1_SHIFT                        3

/* VFD_0 :: LAC_CNTL :: OUTPUT_FIELD_POLARITY [02:02] */
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_MASK             0x00000004
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_SHIFT            2
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_TOP              0
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_BOTTOM           1

/* VFD_0 :: LAC_CNTL :: OUTPUT_TYPE [01:01] */
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_MASK                       0x00000002
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_SHIFT                      1
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_INTERLACED                 0
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_PROGRESSIVE                1

/* VFD_0 :: LAC_CNTL :: reserved2 [00:00] */
#define BCHP_VFD_0_LAC_CNTL_reserved2_MASK                         0x00000001
#define BCHP_VFD_0_LAC_CNTL_reserved2_SHIFT                        0

/***************************************************************************
 *STRIDE - Video Feeder Stride Register
 ***************************************************************************/
/* VFD_0 :: STRIDE :: reserved0 [31:16] */
#define BCHP_VFD_0_STRIDE_reserved0_MASK                           0xffff0000
#define BCHP_VFD_0_STRIDE_reserved0_SHIFT                          16

/* VFD_0 :: STRIDE :: LINE_STRIDE [15:00] */
#define BCHP_VFD_0_STRIDE_LINE_STRIDE_MASK                         0x0000ffff
#define BCHP_VFD_0_STRIDE_LINE_STRIDE_SHIFT                        0

/***************************************************************************
 *DISP_HSIZE - Video Feeder Horizontal Display Size Register
 ***************************************************************************/
/* VFD_0 :: DISP_HSIZE :: reserved0 [31:13] */
#define BCHP_VFD_0_DISP_HSIZE_reserved0_MASK                       0xffffe000
#define BCHP_VFD_0_DISP_HSIZE_reserved0_SHIFT                      13

/* VFD_0 :: DISP_HSIZE :: VALUE [12:00] */
#define BCHP_VFD_0_DISP_HSIZE_VALUE_MASK                           0x00001fff
#define BCHP_VFD_0_DISP_HSIZE_VALUE_SHIFT                          0

/***************************************************************************
 *PICTURE0_DISP_VERT_WINDOW - Video Feeder Display Vertical Window Register
 ***************************************************************************/
/* VFD_0 :: PICTURE0_DISP_VERT_WINDOW :: reserved0 [31:29] */
#define BCHP_VFD_0_PICTURE0_DISP_VERT_WINDOW_reserved0_MASK        0xe0000000
#define BCHP_VFD_0_PICTURE0_DISP_VERT_WINDOW_reserved0_SHIFT       29

/* VFD_0 :: PICTURE0_DISP_VERT_WINDOW :: START [28:16] */
#define BCHP_VFD_0_PICTURE0_DISP_VERT_WINDOW_START_MASK            0x1fff0000
#define BCHP_VFD_0_PICTURE0_DISP_VERT_WINDOW_START_SHIFT           16

/* VFD_0 :: PICTURE0_DISP_VERT_WINDOW :: reserved1 [15:13] */
#define BCHP_VFD_0_PICTURE0_DISP_VERT_WINDOW_reserved1_MASK        0x0000e000
#define BCHP_VFD_0_PICTURE0_DISP_VERT_WINDOW_reserved1_SHIFT       13

/* VFD_0 :: PICTURE0_DISP_VERT_WINDOW :: END [12:00] */
#define BCHP_VFD_0_PICTURE0_DISP_VERT_WINDOW_END_MASK              0x00001fff
#define BCHP_VFD_0_PICTURE0_DISP_VERT_WINDOW_END_SHIFT             0

/***************************************************************************
 *PICTURE0_LINE_ADDR_0 - Video Feeder Line Address0 Register
 ***************************************************************************/
/* VFD_0 :: PICTURE0_LINE_ADDR_0 :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_LUMA_CHROMA_ADDR_MASK      0xffffffff
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_LUMA_CHROMA_ADDR_SHIFT     0

/***************************************************************************
 *BYTE_ORDER - 8bit YCbCr PACKED_NEW Format byte order control
 ***************************************************************************/
/* VFD_0 :: BYTE_ORDER :: reserved0 [31:08] */
#define BCHP_VFD_0_BYTE_ORDER_reserved0_MASK                       0xffffff00
#define BCHP_VFD_0_BYTE_ORDER_reserved0_SHIFT                      8

/* VFD_0 :: BYTE_ORDER :: BYTE_3_SEL [07:06] */
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_MASK                      0x000000c0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_SHIFT                     6
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_CB                        0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_Y0                        1
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_CR                        2
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_Y1                        3

/* VFD_0 :: BYTE_ORDER :: BYTE_2_SEL [05:04] */
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_MASK                      0x00000030
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_SHIFT                     4
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_CB                        0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_Y0                        1
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_CR                        2
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_Y1                        3

/* VFD_0 :: BYTE_ORDER :: BYTE_1_SEL [03:02] */
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_MASK                      0x0000000c
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_SHIFT                     2
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_CB                        0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_Y0                        1
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_CR                        2
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_Y1                        3

/* VFD_0 :: BYTE_ORDER :: BYTE_0_SEL [01:00] */
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_MASK                      0x00000003
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_SHIFT                     0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_CB                        0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_Y0                        1
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_CR                        2
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_Y1                        3

/***************************************************************************
 *PIC_FEED_CMD - Video Feeder Picture Feed Command Register
 ***************************************************************************/
/* VFD_0 :: PIC_FEED_CMD :: reserved0 [31:01] */
#define BCHP_VFD_0_PIC_FEED_CMD_reserved0_MASK                     0xfffffffe
#define BCHP_VFD_0_PIC_FEED_CMD_reserved0_SHIFT                    1

/* VFD_0 :: PIC_FEED_CMD :: START_FEED [00:00] */
#define BCHP_VFD_0_PIC_FEED_CMD_START_FEED_MASK                    0x00000001
#define BCHP_VFD_0_PIC_FEED_CMD_START_FEED_SHIFT                   0

/***************************************************************************
 *FEED_STATUS - Video Feeder Feed Status Register
 ***************************************************************************/
/* VFD_0 :: FEED_STATUS :: reserved0 [31:30] */
#define BCHP_VFD_0_FEED_STATUS_reserved0_MASK                      0xc0000000
#define BCHP_VFD_0_FEED_STATUS_reserved0_SHIFT                     30

/* VFD_0 :: FEED_STATUS :: LAST_LINE [29:29] */
#define BCHP_VFD_0_FEED_STATUS_LAST_LINE_MASK                      0x20000000
#define BCHP_VFD_0_FEED_STATUS_LAST_LINE_SHIFT                     29

/* VFD_0 :: FEED_STATUS :: reserved1 [28:13] */
#define BCHP_VFD_0_FEED_STATUS_reserved1_MASK                      0x1fffe000
#define BCHP_VFD_0_FEED_STATUS_reserved1_SHIFT                     13

/* VFD_0 :: FEED_STATUS :: LINE_COUNT [12:00] */
#define BCHP_VFD_0_FEED_STATUS_LINE_COUNT_MASK                     0x00001fff
#define BCHP_VFD_0_FEED_STATUS_LINE_COUNT_SHIFT                    0

/***************************************************************************
 *PICTURE0_LAC_LINE_ADDR_0 - Video Feeder Line Address Computer Line Address0 Register
 ***************************************************************************/
/* VFD_0 :: PICTURE0_LAC_LINE_ADDR_0 :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_VFD_0_PICTURE0_LAC_LINE_ADDR_0_LUMA_CHROMA_ADDR_MASK  0xffffffff
#define BCHP_VFD_0_PICTURE0_LAC_LINE_ADDR_0_LUMA_CHROMA_ADDR_SHIFT 0

/***************************************************************************
 *LAC_LINE_FEED_CNTL - Video Feeder Line Address Computer Line Feed Control Register
 ***************************************************************************/
/* VFD_0 :: LAC_LINE_FEED_CNTL :: reserved0 [31:02] */
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_reserved0_MASK               0xfffffffc
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_reserved0_SHIFT              2

/* VFD_0 :: LAC_LINE_FEED_CNTL :: FIRST_LINE [01:01] */
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_FIRST_LINE_MASK              0x00000002
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_FIRST_LINE_SHIFT             1

/* VFD_0 :: LAC_LINE_FEED_CNTL :: START_LINE_FEED [00:00] */
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_MASK         0x00000001
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_SHIFT        0
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_PENDING      0
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_COMPLETE     1

/***************************************************************************
 *FEEDER_TIMEOUT_REPEAT_PIC_CNTL - Video Feeder Timeout and Repeat Picture Control Register
 ***************************************************************************/
/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: reserved0 [31:26] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_reserved0_MASK   0xfc000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_reserved0_SHIFT  26

/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: FEEDER_TIMEOUT_ENABLE [25:25] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_MASK 0x02000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_SHIFT 25
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_OFF 0
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_ON 1

/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: REPEAT_PIC_ENABLE [24:24] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_MASK 0x01000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_SHIFT 24
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_OFF 0
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_ON 1

/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: TIMEOUT_COUNT [23:00] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_MASK 0x00ffffff
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_SHIFT 0

/***************************************************************************
 *BVB_RX_STALL_TIMEOUT_CNTL - Video Feeder BVB Receiver Stall Timeout Control Register
 ***************************************************************************/
/* VFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: reserved0 [31:25] */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_reserved0_MASK        0xfe000000
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_reserved0_SHIFT       25

/* VFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: RX_STALL_TIMEOUT_ENABLE [24:24] */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_MASK 0x01000000
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_SHIFT 24
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_OFF 0
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_ON 1

/* VFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: TIMEOUT_COUNT [23:00] */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_MASK    0x00ffffff
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_SHIFT   0

/***************************************************************************
 *FEEDER_ERROR_INTERRUPT_STATUS - Video Feeder Error Interrupt Status Register
 ***************************************************************************/
/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: reserved0 [31:03] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_reserved0_MASK    0xfffffff8
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_reserved0_SHIFT   3

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: PIC_FEED_CMD_OVER_WR [02:02] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_MASK 0x00000004
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_SHIFT 2

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: RX_STALL_TIMEOUT [01:01] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_MASK 0x00000002
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_SHIFT 1

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: FEEDER_TIMEOUT [00:00] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_MASK 0x00000001
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_SHIFT 0

/***************************************************************************
 *FEEDER_BVB_STATUS - Video Feeder BVB Status Register
 ***************************************************************************/
/* VFD_0 :: FEEDER_BVB_STATUS :: reserved0 [31:02] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_VFD_0_FEEDER_BVB_STATUS_reserved0_SHIFT               2

/* VFD_0 :: FEEDER_BVB_STATUS :: EOF [01:01] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOF_MASK                      0x00000002
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOF_SHIFT                     1

/* VFD_0 :: FEEDER_BVB_STATUS :: EOL [00:00] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOL_MASK                      0x00000001
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOL_SHIFT                     0

/***************************************************************************
 *TEST_MODE_CNTL - Video Feeder Test Mode Control Register
 ***************************************************************************/
/* VFD_0 :: TEST_MODE_CNTL :: reserved0 [31:03] */
#define BCHP_VFD_0_TEST_MODE_CNTL_reserved0_MASK                   0xfffffff8
#define BCHP_VFD_0_TEST_MODE_CNTL_reserved0_SHIFT                  3

/* VFD_0 :: TEST_MODE_CNTL :: BVB_TEST_MODE [02:02] */
#define BCHP_VFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_MASK               0x00000004
#define BCHP_VFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_SHIFT              2

/* VFD_0 :: TEST_MODE_CNTL :: ACCEPT_STATE [01:01] */
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_STATE_MASK                0x00000002
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_STATE_SHIFT               1

/* VFD_0 :: TEST_MODE_CNTL :: ACCEPT_PULSE [00:00] */
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_MASK                0x00000001
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_SHIFT               0

/***************************************************************************
 *BVB_SAMPLE_DATA - Video Feeder BVB Output Sample Data Register
 ***************************************************************************/
/* VFD_0 :: BVB_SAMPLE_DATA :: reserved0 [31:22] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_reserved0_MASK                  0xffc00000
#define BCHP_VFD_0_BVB_SAMPLE_DATA_reserved0_SHIFT                 22

/* VFD_0 :: BVB_SAMPLE_DATA :: PICTURE_SYNC [21:20] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_PICTURE_SYNC_MASK               0x00300000
#define BCHP_VFD_0_BVB_SAMPLE_DATA_PICTURE_SYNC_SHIFT              20
#define BCHP_VFD_0_BVB_SAMPLE_DATA_PICTURE_SYNC_NORMAL_PIXEL       0
#define BCHP_VFD_0_BVB_SAMPLE_DATA_PICTURE_SYNC_FIRST_PIXEL        1
#define BCHP_VFD_0_BVB_SAMPLE_DATA_PICTURE_SYNC_LAST_PIXEL         2

/* VFD_0 :: BVB_SAMPLE_DATA :: LINE_SYNC [19:18] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_MASK                  0x000c0000
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_SHIFT                 18
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_NORMAL_PIXEL          0
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_FIRST_PIXEL           1
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_LAST_PIXEL            2

/* VFD_0 :: BVB_SAMPLE_DATA :: COLOUR_SYNC [17:16] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_COLOUR_SYNC_MASK                0x00030000
#define BCHP_VFD_0_BVB_SAMPLE_DATA_COLOUR_SYNC_SHIFT               16
#define BCHP_VFD_0_BVB_SAMPLE_DATA_COLOUR_SYNC_FIRST_BEAT          0
#define BCHP_VFD_0_BVB_SAMPLE_DATA_COLOUR_SYNC_SECOND_BEAT         1
#define BCHP_VFD_0_BVB_SAMPLE_DATA_COLOUR_SYNC_THIRD_BEAT          2
#define BCHP_VFD_0_BVB_SAMPLE_DATA_COLOUR_SYNC_FOURTH_BEAT         3

/* VFD_0 :: BVB_SAMPLE_DATA :: LUMA [15:08] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LUMA_MASK                       0x0000ff00
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LUMA_SHIFT                      8

/* VFD_0 :: BVB_SAMPLE_DATA :: CHROMA [07:00] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CHROMA_MASK                     0x000000ff
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CHROMA_SHIFT                    0

/***************************************************************************
 *TEST_PORT_CNTL - Video Feeder Test port Control Register
 ***************************************************************************/
/* VFD_0 :: TEST_PORT_CNTL :: reserved0 [31:04] */
#define BCHP_VFD_0_TEST_PORT_CNTL_reserved0_MASK                   0xfffffff0
#define BCHP_VFD_0_TEST_PORT_CNTL_reserved0_SHIFT                  4

/* VFD_0 :: TEST_PORT_CNTL :: ADDR_SEL [03:03] */
#define BCHP_VFD_0_TEST_PORT_CNTL_ADDR_SEL_MASK                    0x00000008
#define BCHP_VFD_0_TEST_PORT_CNTL_ADDR_SEL_SHIFT                   3
#define BCHP_VFD_0_TEST_PORT_CNTL_ADDR_SEL_PIN_INPUT               0
#define BCHP_VFD_0_TEST_PORT_CNTL_ADDR_SEL_SOFT_INPUT              1

/* VFD_0 :: TEST_PORT_CNTL :: TP_ADDR [02:00] */
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_MASK                     0x00000007
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_SHIFT                    0
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_HAC_0                    0
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_LAC_HAC_2                1
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_PX_RD_SM                 2
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_PX_RD_BVB                3
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_BVB_OUT                  4

/***************************************************************************
 *TEST_PORT_DATA - Video Feeder Test port Data Register
 ***************************************************************************/
/* union - case HAC_0 [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: HAC_0 :: HAC_LUMA_ADDR [31:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_MASK         0xffffffff
#define BCHP_VFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_SHIFT        0

/* union - case LAC_HAC_2 [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: reserved0 [31:29] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved0_MASK         0xe0000000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved0_SHIFT        29

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LAC_SOL [28:28] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_MASK           0x10000000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_SHIFT          28

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LAC_BUSY [27:27] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_MASK          0x08000000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_SHIFT         27

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: reserved1 [26:23] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved1_MASK         0x07800000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved1_SHIFT        23

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: CSM_TRIG [22:22] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_MASK          0x00400000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_SHIFT         22

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: reserved2 [21:21] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved2_MASK         0x00200000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved2_SHIFT        21

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: BUF_AVIAL [20:20] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_MASK         0x00100000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_SHIFT        20

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: CURRENT_BUF [19:19] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_MASK       0x00080000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_SHIFT      19

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: DBUF_DEPTH [18:17] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_MASK        0x00060000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_SHIFT       17
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_EMPTY       0
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_HALF_FULL   1
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_FULL        2

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_TRIG [16:16] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_MASK          0x00010000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_SHIFT         16

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_WR_DONE [15:15] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_MASK       0x00008000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_SHIFT      15

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_CUR_STATE [14:13] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_MASK     0x00006000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_SHIFT    13
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_IDLE     0
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_DBUF_WRITE 1
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_BUF_AVAIL 2

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LUMA_HORZ_CURSOR [12:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_MASK  0x00001fff
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_SHIFT 0

/* union - case PX_RD_SM [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: DBUF_RD_EN [31:31] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_DBUF_RD_EN_MASK         0x80000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_DBUF_RD_EN_SHIFT        31

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BURST_SIZE [30:27] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BURST_SIZE_MASK         0x78000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BURST_SIZE_SHIFT        27

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BUF_READY [26:26] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_MASK          0x04000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_SHIFT         26

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: NUM_ACTIVE_PIXEL [25:17] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_MASK   0x03fe0000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_SHIFT  17

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: INIT_PIX_OFFSET [16:13] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_MASK    0x0001e000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_SHIFT   13

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: RSM_CUR_STATE [12:10] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_MASK      0x00001c00
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SHIFT     10
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_IDLE      0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SEND_FIXED_COLOUR 1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_READ_BUF_CHECK 2
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_PRIME_LUMA_BUF 3
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_PRIME_CHROMA_BUF 4
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SEND_PIXEL 5
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_BUFFER_READ_DONE 6

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: RD_PIXEL_CNT [09:01] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_MASK       0x000003fe
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_SHIFT      1

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BUF_RD_DONE [00:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_MASK        0x00000001
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_SHIFT       0

/* union - case PX_RD_BVB [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: reserved0 [31:28] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_reserved0_MASK         0xf0000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_reserved0_SHIFT        28

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: CSM_CUR_STATE [27:25] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_MASK     0x0e000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_SHIFT    25
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_IDLE     0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_BUF_CHECK 1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_ACK_LUMA 2
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_WSM_DONE 3

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: DBUF_WR_ADDR [24:20] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_MASK      0x01f00000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_SHIFT     20

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: DBUF_RD_ADDR [19:15] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_MASK      0x000f8000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_SHIFT     15

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_BUF [14:14] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_MASK         0x00004000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_SHIFT        14

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_BUF [13:13] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_MASK          0x00002000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_SHIFT         13

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PIXEL_STROBE [12:12] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_MASK      0x00001000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_SHIFT     12

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: CHROMA_PHASE [11:11] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_MASK      0x00000800
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_SHIFT     11

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_PIXEL [10:10] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_MASK       0x00000400
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_SHIFT      10

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_PIXEL [09:09] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_MASK        0x00000200
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_SHIFT       9

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_LINE [08:08] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_MASK        0x00000100
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_SHIFT       8

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_LINE [07:07] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_MASK         0x00000080
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_SHIFT        7

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_FULL [06:06] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_MASK         0x00000040
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_SHIFT        6

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_EMPTY [05:05] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_MASK        0x00000020
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_SHIFT       5

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_DEPTH_CNT [04:03] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_MASK    0x00000018
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_SHIFT   3

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PIXEL_STOP [02:02] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_MASK        0x00000004
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_SHIFT       2

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: BVB_EOL [01:01] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_MASK           0x00000002
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_SHIFT          1

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: BVB_EOF [00:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_MASK           0x00000001
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_SHIFT          0

/* union - case BVB_OUT [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: reserved0 [31:24] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_reserved0_MASK           0xff000000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_reserved0_SHIFT          24

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: ACCEPT [23:23] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_MASK              0x00800000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_SHIFT             23

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: READY [22:22] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_READY_MASK               0x00400000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_READY_SHIFT              22

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: PICTURE_SYNC [21:20] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_PICTURE_SYNC_MASK        0x00300000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_PICTURE_SYNC_SHIFT       20
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_PICTURE_SYNC_NORMAL_PIXEL 0
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_PICTURE_SYNC_FIRST_PIXEL 1
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_PICTURE_SYNC_LAST_PIXEL  2

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: LINE_SYNC [19:18] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LINE_SYNC_MASK           0x000c0000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LINE_SYNC_SHIFT          18
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LINE_SYNC_NORMAL_PIXEL   0
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LINE_SYNC_FIRST_PIXEL    1
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LINE_SYNC_LAST_PIXEL     2

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: COLOUR_SYNC [17:16] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_COLOUR_SYNC_MASK         0x00030000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_COLOUR_SYNC_SHIFT        16
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_COLOUR_SYNC_FIRST_BEAT   0
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_COLOUR_SYNC_SECOND_BEAT  1
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_COLOUR_SYNC_THIRD_BEAT   2
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_COLOUR_SYNC_FOURTH_BEAT  3

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: LUMA_DATA [15:08] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_MASK           0x0000ff00
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_SHIFT          8

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: CHROMA_DATA [07:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_DATA_MASK         0x000000ff
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_DATA_SHIFT        0

/***************************************************************************
 *SCRATCH_REGISTER_0 - Video Feeder Scratch 0 Register
 ***************************************************************************/
/* VFD_0 :: SCRATCH_REGISTER_0 :: VALUE [31:00] */
#define BCHP_VFD_0_SCRATCH_REGISTER_0_VALUE_MASK                   0xffffffff
#define BCHP_VFD_0_SCRATCH_REGISTER_0_VALUE_SHIFT                  0

/***************************************************************************
 *SCRATCH_REGISTER_1 - Video Feeder Scratch 1 Register
 ***************************************************************************/
/* VFD_0 :: SCRATCH_REGISTER_1 :: VALUE [31:00] */
#define BCHP_VFD_0_SCRATCH_REGISTER_1_VALUE_MASK                   0xffffffff
#define BCHP_VFD_0_SCRATCH_REGISTER_1_VALUE_SHIFT                  0

#endif /* #ifndef BCHP_VFD_0_H__ */

/* End of File */
