Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 11 08:48:52 2019
| Host         : DESKTOP-UMDKHO6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 451 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.337        0.000                      0                  897        0.065        0.000                      0                  897        3.000        0.000                       0                   457  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_i                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_o_ClkGen    {0.000 4.632}        9.263           107.955         
  clkfbout_ClkGen        {0.000 5.000}        10.000          100.000         
sys_clk_pin              {0.000 5.000}        10.000          100.000         
  clk_100MHz_o_ClkGen_1  {0.000 4.632}        9.263           107.955         
  clkfbout_ClkGen_1      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_o_ClkGen          2.337        0.000                      0                  897        0.132        0.000                      0                  897        3.652        0.000                       0                   453  
  clkfbout_ClkGen                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_100MHz_o_ClkGen_1        2.338        0.000                      0                  897        0.132        0.000                      0                  897        3.652        0.000                       0                   453  
  clkfbout_ClkGen_1                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz_o_ClkGen_1  clk_100MHz_o_ClkGen          2.337        0.000                      0                  897        0.065        0.000                      0                  897  
clk_100MHz_o_ClkGen    clk_100MHz_o_ClkGen_1        2.337        0.000                      0                  897        0.065        0.000                      0                  897  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen
  To Clock:  clk_100MHz_o_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        2.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 Inst_VGA/ACL_Y_IN_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.459ns (37.414%)  route 4.113ns (62.586%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.829 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.692    -0.848    Inst_VGA/clk_100MHz_o
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  Inst_VGA/ACL_Y_IN_REG_reg[3]/Q
                         net (fo=7, routed)           0.690     0.297    Inst_VGA/Inst_AccelDisplay/Q[3]
    SLICE_X80Y130        LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  Inst_VGA/Inst_AccelDisplay/i__carry_i_9/O
                         net (fo=1, routed)           0.000     0.421    Inst_VGA/Inst_AccelDisplay/i__carry_i_9_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.954 r  Inst_VGA/Inst_AccelDisplay/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     0.954    Inst_VGA/Inst_AccelDisplay/i__carry_i_1__6_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.193 r  Inst_VGA/Inst_AccelDisplay/i__carry__0_i_1__2/O[2]
                         net (fo=2, routed)           0.709     1.903    Inst_VGA/Inst_AccelDisplay/plusOp20[3]
    SLICE_X79Y133        LUT2 (Prop_lut2_I0_O)        0.301     2.204 r  Inst_VGA/Inst_AccelDisplay/i__carry__1_i_4__2/O
                         net (fo=1, routed)           0.000     2.204    Inst_VGA/Inst_AccelDisplay/i__carry__1_i_4__2_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.736 r  Inst_VGA/Inst_AccelDisplay/p_1_out_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.254     3.990    Inst_VGA/Inst_AccelDisplay/p_1_out_inferred__2/i__carry__1_n_0
    SLICE_X83Y131        LUT4 (Prop_lut4_I1_O)        0.124     4.114 r  Inst_VGA/Inst_AccelDisplay/color_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.871     4.984    Inst_VGA/Inst_AccelDisplay/color_out_reg[11]_i_3_n_0
    SLICE_X82Y133        LUT5 (Prop_lut5_I4_O)        0.150     5.134 r  Inst_VGA/Inst_AccelDisplay/color_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.590     5.724    Inst_VGA/Inst_AccelDisplay/color_out_reg[3]_i_1_n_0
    SLICE_X84Y133        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.587     7.829    Inst_VGA/Inst_AccelDisplay/clk_100MHz_o
    SLICE_X84Y133        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.067     8.322    
    SLICE_X84Y133        FDRE (Setup_fdre_C_D)       -0.260     8.062    Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 2.299ns (35.782%)  route 4.126ns (64.218%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.093     4.242    Inst_VGA/vga_red1__2
    SLICE_X86Y134        LUT4 (Prop_lut4_I3_O)        0.152     4.394 r  Inst_VGA/vga_blue_reg[3]_i_2/O
                         net (fo=1, routed)           0.866     5.260    Inst_VGA/vga_blue_reg[3]_i_2_n_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I3_O)        0.332     5.592 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.592    Inst_VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X87Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X87Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X87Y138        FDRE (Setup_fdre_C_D)        0.029     8.357    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 2.285ns (35.589%)  route 4.136ns (64.411%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.093     0.738    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X80Y135        LUT2 (Prop_lut2_I0_O)        0.301     1.039 r  Inst_VGA/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           0.000     1.039    Inst_VGA/vga_red_reg[3]_i_148_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.572 r  Inst_VGA/vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.572    Inst_VGA/vga_red_reg_reg[3]_i_65_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  Inst_VGA/vga_red_reg_reg[3]_i_21/CO[1]
                         net (fo=2, routed)           1.079     2.808    Inst_VGA/gtOp3_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I1_O)        0.332     3.140 f  Inst_VGA/vga_red_reg[3]_i_23/O
                         net (fo=12, routed)          0.996     4.136    Inst_VGA/vga_red16_out__1
    SLICE_X86Y135        LUT4 (Prop_lut4_I1_O)        0.152     4.288 r  Inst_VGA/vga_green_reg[3]_i_2/O
                         net (fo=1, routed)           0.968     5.255    Inst_VGA/vga_green_reg[3]_i_2_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I3_O)        0.332     5.587 r  Inst_VGA/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.587    Inst_VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.031     8.359    Inst_VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 2.216ns (34.798%)  route 4.152ns (65.202%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.873     5.411    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.535 r  Inst_VGA/vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.535    Inst_VGA/vga_red_reg[2]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X87Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[2]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.029     8.356    Inst_VGA/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 2.295ns (36.547%)  route 3.985ns (63.453%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.002     4.151    Inst_VGA/vga_red1__2
    SLICE_X86Y135        LUT4 (Prop_lut4_I3_O)        0.153     4.304 r  Inst_VGA/vga_red_reg[1]_i_2/O
                         net (fo=1, routed)           0.816     5.120    Inst_VGA/vga_red_reg[1]_i_2_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I3_O)        0.327     5.447 r  Inst_VGA/vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.447    Inst_VGA/vga_red_reg[1]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.031     8.358    Inst_VGA/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.293ns (36.301%)  route 4.024ns (63.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.111     4.260    Inst_VGA/vga_red1__2
    SLICE_X86Y135        LUT4 (Prop_lut4_I3_O)        0.152     4.412 r  Inst_VGA/vga_green_reg[2]_i_2/O
                         net (fo=1, routed)           0.745     5.157    Inst_VGA/vga_green_reg[2]_i_2_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I3_O)        0.326     5.483 r  Inst_VGA/vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.483    Inst_VGA/vga_green_reg[2]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.079     8.407    Inst_VGA/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 2.063ns (33.357%)  route 4.122ns (66.643%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.093     4.242    Inst_VGA/vga_red1__2
    SLICE_X86Y134        LUT4 (Prop_lut4_I3_O)        0.124     4.366 r  Inst_VGA/vga_blue_reg[1]_i_2/O
                         net (fo=1, routed)           0.861     5.228    Inst_VGA/vga_blue_reg[1]_i_2_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  Inst_VGA/vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.352    Inst_VGA/vga_blue_reg[1]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.029     8.357    Inst_VGA/vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 2.216ns (36.151%)  route 3.914ns (63.849%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.634     5.173    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.297 r  Inst_VGA/vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.297    Inst_VGA/vga_blue_reg[2]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.029     8.356    Inst_VGA/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.216ns (36.218%)  route 3.903ns (63.782%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.623     5.161    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  Inst_VGA/vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.285    Inst_VGA/vga_blue_reg[0]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.031     8.358    Inst_VGA/vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.049ns (33.284%)  route 4.107ns (66.716%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.093     0.738    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X80Y135        LUT2 (Prop_lut2_I0_O)        0.301     1.039 r  Inst_VGA/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           0.000     1.039    Inst_VGA/vga_red_reg[3]_i_148_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.572 r  Inst_VGA/vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.572    Inst_VGA/vga_red_reg_reg[3]_i_65_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  Inst_VGA/vga_red_reg_reg[3]_i_21/CO[1]
                         net (fo=2, routed)           1.079     2.808    Inst_VGA/gtOp3_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I1_O)        0.332     3.140 f  Inst_VGA/vga_red_reg[3]_i_23/O
                         net (fo=12, routed)          0.996     4.136    Inst_VGA/vga_red16_out__1
    SLICE_X86Y135        LUT4 (Prop_lut4_I1_O)        0.124     4.260 r  Inst_VGA/vga_green_reg[1]_i_2/O
                         net (fo=1, routed)           0.939     5.199    Inst_VGA/vga_green_reg[1]_i_2_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I3_O)        0.124     5.323 r  Inst_VGA/vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.323    Inst_VGA/vga_green_reg[1]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.081     8.409    Inst_VGA/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                  3.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/Q
                         net (fo=3, routed)           0.067    -0.375    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.076    -0.507    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.067    -0.375    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.075    -0.508    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.079    -0.363    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.078    -0.505    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/Q
                         net (fo=3, routed)           0.079    -0.363    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.071    -0.512    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.588    -0.576    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.319    Inst_AccelerometerCtl/ADXL_Control/Dout[3]
    SLICE_X84Y123        SRL16E                                       r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X84Y123        SRL16E                                       r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
                         clock pessimism              0.253    -0.563    
    SLICE_X84Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.469    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.587    -0.577    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.326    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG[7]
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X85Y123        FDRE (Hold_fdre_C_D)         0.078    -0.485    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.579    -0.585    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X77Y126        FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/Q
                         net (fo=1, routed)           0.132    -0.312    Inst_AccelerometerConv/ACL_Y_IN[0]
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.850    -0.822    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[8]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X79Y126        FDRE (Hold_fdre_C_D)         0.070    -0.477    Inst_AccelerometerConv/acl_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.593    -0.571    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X86Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.344    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Q[0]
    SLICE_X87Y119        LUT2 (Prop_lut2_I0_O)        0.045    -0.299 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/p_1_in[0]
    SLICE_X87Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.862    -0.810    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X87Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.091    -0.467    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/ACL_Y_IN_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.584    -0.580    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y128        FDRE                                         r  Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.327    Inst_VGA/ACL_Y_IN_REG_reg[8]_0[0]
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.855    -0.818    Inst_VGA/clk_100MHz_o
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[0]/C
                         clock pessimism              0.253    -0.565    
    SLICE_X79Y129        FDRE (Hold_fdre_C_D)         0.070    -0.495    Inst_VGA/ACL_Y_IN_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.590    -0.574    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y122        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/Q
                         net (fo=1, routed)           0.118    -0.315    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]
    SLICE_X82Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.860    -0.813    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X82Y121        FDRE (Hold_fdre_C_D)         0.072    -0.488    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_o_ClkGen
Waveform(ns):       { 0.000 4.632 }
Period(ns):         9.263
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.263       7.108      BUFGCTRL_X0Y16   Inst_ClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.263       8.014      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X83Y128    Inst_AccelerometerConv/ACL_X_OUT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X82Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X82Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X84Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X84Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X84Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.263       204.097    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Inst_ClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen_1
  To Clock:  clk_100MHz_o_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        2.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 Inst_VGA/ACL_Y_IN_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.459ns (37.414%)  route 4.113ns (62.586%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.829 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.692    -0.848    Inst_VGA/clk_100MHz_o
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  Inst_VGA/ACL_Y_IN_REG_reg[3]/Q
                         net (fo=7, routed)           0.690     0.297    Inst_VGA/Inst_AccelDisplay/Q[3]
    SLICE_X80Y130        LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  Inst_VGA/Inst_AccelDisplay/i__carry_i_9/O
                         net (fo=1, routed)           0.000     0.421    Inst_VGA/Inst_AccelDisplay/i__carry_i_9_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.954 r  Inst_VGA/Inst_AccelDisplay/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     0.954    Inst_VGA/Inst_AccelDisplay/i__carry_i_1__6_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.193 r  Inst_VGA/Inst_AccelDisplay/i__carry__0_i_1__2/O[2]
                         net (fo=2, routed)           0.709     1.903    Inst_VGA/Inst_AccelDisplay/plusOp20[3]
    SLICE_X79Y133        LUT2 (Prop_lut2_I0_O)        0.301     2.204 r  Inst_VGA/Inst_AccelDisplay/i__carry__1_i_4__2/O
                         net (fo=1, routed)           0.000     2.204    Inst_VGA/Inst_AccelDisplay/i__carry__1_i_4__2_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.736 r  Inst_VGA/Inst_AccelDisplay/p_1_out_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.254     3.990    Inst_VGA/Inst_AccelDisplay/p_1_out_inferred__2/i__carry__1_n_0
    SLICE_X83Y131        LUT4 (Prop_lut4_I1_O)        0.124     4.114 r  Inst_VGA/Inst_AccelDisplay/color_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.871     4.984    Inst_VGA/Inst_AccelDisplay/color_out_reg[11]_i_3_n_0
    SLICE_X82Y133        LUT5 (Prop_lut5_I4_O)        0.150     5.134 r  Inst_VGA/Inst_AccelDisplay/color_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.590     5.724    Inst_VGA/Inst_AccelDisplay/color_out_reg[3]_i_1_n_0
    SLICE_X84Y133        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.587     7.829    Inst_VGA/Inst_AccelDisplay/clk_100MHz_o
    SLICE_X84Y133        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.067     8.322    
    SLICE_X84Y133        FDRE (Setup_fdre_C_D)       -0.260     8.062    Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 2.299ns (35.782%)  route 4.126ns (64.218%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.093     4.242    Inst_VGA/vga_red1__2
    SLICE_X86Y134        LUT4 (Prop_lut4_I3_O)        0.152     4.394 r  Inst_VGA/vga_blue_reg[3]_i_2/O
                         net (fo=1, routed)           0.866     5.260    Inst_VGA/vga_blue_reg[3]_i_2_n_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I3_O)        0.332     5.592 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.592    Inst_VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X87Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X87Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X87Y138        FDRE (Setup_fdre_C_D)        0.029     8.357    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 2.285ns (35.589%)  route 4.136ns (64.411%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.093     0.738    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X80Y135        LUT2 (Prop_lut2_I0_O)        0.301     1.039 r  Inst_VGA/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           0.000     1.039    Inst_VGA/vga_red_reg[3]_i_148_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.572 r  Inst_VGA/vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.572    Inst_VGA/vga_red_reg_reg[3]_i_65_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  Inst_VGA/vga_red_reg_reg[3]_i_21/CO[1]
                         net (fo=2, routed)           1.079     2.808    Inst_VGA/gtOp3_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I1_O)        0.332     3.140 f  Inst_VGA/vga_red_reg[3]_i_23/O
                         net (fo=12, routed)          0.996     4.136    Inst_VGA/vga_red16_out__1
    SLICE_X86Y135        LUT4 (Prop_lut4_I1_O)        0.152     4.288 r  Inst_VGA/vga_green_reg[3]_i_2/O
                         net (fo=1, routed)           0.968     5.255    Inst_VGA/vga_green_reg[3]_i_2_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I3_O)        0.332     5.587 r  Inst_VGA/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.587    Inst_VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.031     8.359    Inst_VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 2.216ns (34.798%)  route 4.152ns (65.202%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.873     5.411    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.535 r  Inst_VGA/vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.535    Inst_VGA/vga_red_reg[2]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X87Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[2]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.029     8.356    Inst_VGA/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 2.295ns (36.547%)  route 3.985ns (63.453%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.002     4.151    Inst_VGA/vga_red1__2
    SLICE_X86Y135        LUT4 (Prop_lut4_I3_O)        0.153     4.304 r  Inst_VGA/vga_red_reg[1]_i_2/O
                         net (fo=1, routed)           0.816     5.120    Inst_VGA/vga_red_reg[1]_i_2_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I3_O)        0.327     5.447 r  Inst_VGA/vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.447    Inst_VGA/vga_red_reg[1]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.031     8.358    Inst_VGA/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.293ns (36.301%)  route 4.024ns (63.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.111     4.260    Inst_VGA/vga_red1__2
    SLICE_X86Y135        LUT4 (Prop_lut4_I3_O)        0.152     4.412 r  Inst_VGA/vga_green_reg[2]_i_2/O
                         net (fo=1, routed)           0.745     5.157    Inst_VGA/vga_green_reg[2]_i_2_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I3_O)        0.326     5.483 r  Inst_VGA/vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.483    Inst_VGA/vga_green_reg[2]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.079     8.407    Inst_VGA/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 2.063ns (33.357%)  route 4.122ns (66.643%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.093     4.242    Inst_VGA/vga_red1__2
    SLICE_X86Y134        LUT4 (Prop_lut4_I3_O)        0.124     4.366 r  Inst_VGA/vga_blue_reg[1]_i_2/O
                         net (fo=1, routed)           0.861     5.228    Inst_VGA/vga_blue_reg[1]_i_2_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  Inst_VGA/vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.352    Inst_VGA/vga_blue_reg[1]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.029     8.357    Inst_VGA/vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 2.216ns (36.151%)  route 3.914ns (63.849%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.634     5.173    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.297 r  Inst_VGA/vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.297    Inst_VGA/vga_blue_reg[2]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.029     8.356    Inst_VGA/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.216ns (36.218%)  route 3.903ns (63.782%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.623     5.161    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  Inst_VGA/vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.285    Inst_VGA/vga_blue_reg[0]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.031     8.358    Inst_VGA/vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.049ns (33.284%)  route 4.107ns (66.716%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.093     0.738    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X80Y135        LUT2 (Prop_lut2_I0_O)        0.301     1.039 r  Inst_VGA/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           0.000     1.039    Inst_VGA/vga_red_reg[3]_i_148_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.572 r  Inst_VGA/vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.572    Inst_VGA/vga_red_reg_reg[3]_i_65_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  Inst_VGA/vga_red_reg_reg[3]_i_21/CO[1]
                         net (fo=2, routed)           1.079     2.808    Inst_VGA/gtOp3_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I1_O)        0.332     3.140 f  Inst_VGA/vga_red_reg[3]_i_23/O
                         net (fo=12, routed)          0.996     4.136    Inst_VGA/vga_red16_out__1
    SLICE_X86Y135        LUT4 (Prop_lut4_I1_O)        0.124     4.260 r  Inst_VGA/vga_green_reg[1]_i_2/O
                         net (fo=1, routed)           0.939     5.199    Inst_VGA/vga_green_reg[1]_i_2_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I3_O)        0.124     5.323 r  Inst_VGA/vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.323    Inst_VGA/vga_green_reg[1]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.081     8.409    Inst_VGA/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                  3.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/Q
                         net (fo=3, routed)           0.067    -0.375    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.076    -0.507    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.067    -0.375    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.075    -0.508    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.079    -0.363    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.078    -0.505    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/Q
                         net (fo=3, routed)           0.079    -0.363    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.071    -0.512    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.588    -0.576    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.319    Inst_AccelerometerCtl/ADXL_Control/Dout[3]
    SLICE_X84Y123        SRL16E                                       r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X84Y123        SRL16E                                       r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
                         clock pessimism              0.253    -0.563    
    SLICE_X84Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.469    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.587    -0.577    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.326    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG[7]
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X85Y123        FDRE (Hold_fdre_C_D)         0.078    -0.485    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.579    -0.585    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X77Y126        FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/Q
                         net (fo=1, routed)           0.132    -0.312    Inst_AccelerometerConv/ACL_Y_IN[0]
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.850    -0.822    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[8]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X79Y126        FDRE (Hold_fdre_C_D)         0.070    -0.477    Inst_AccelerometerConv/acl_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.593    -0.571    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X86Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.344    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Q[0]
    SLICE_X87Y119        LUT2 (Prop_lut2_I0_O)        0.045    -0.299 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/p_1_in[0]
    SLICE_X87Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.862    -0.810    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X87Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.091    -0.467    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/ACL_Y_IN_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.584    -0.580    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y128        FDRE                                         r  Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.327    Inst_VGA/ACL_Y_IN_REG_reg[8]_0[0]
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.855    -0.818    Inst_VGA/clk_100MHz_o
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[0]/C
                         clock pessimism              0.253    -0.565    
    SLICE_X79Y129        FDRE (Hold_fdre_C_D)         0.070    -0.495    Inst_VGA/ACL_Y_IN_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.590    -0.574    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y122        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/Q
                         net (fo=1, routed)           0.118    -0.315    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]
    SLICE_X82Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.860    -0.813    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X82Y121        FDRE (Hold_fdre_C_D)         0.072    -0.488    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_o_ClkGen_1
Waveform(ns):       { 0.000 4.632 }
Period(ns):         9.263
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.263       7.108      BUFGCTRL_X0Y16   Inst_ClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.263       8.014      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X83Y128    Inst_AccelerometerConv/ACL_X_OUT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X82Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X82Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X84Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X84Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X84Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y127    Inst_AccelerometerConv/ACL_X_OUT_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.263       204.097    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Inst_ClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen_1
  To Clock:  clk_100MHz_o_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        2.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 Inst_VGA/ACL_Y_IN_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.459ns (37.414%)  route 4.113ns (62.586%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.829 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.692    -0.848    Inst_VGA/clk_100MHz_o
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  Inst_VGA/ACL_Y_IN_REG_reg[3]/Q
                         net (fo=7, routed)           0.690     0.297    Inst_VGA/Inst_AccelDisplay/Q[3]
    SLICE_X80Y130        LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  Inst_VGA/Inst_AccelDisplay/i__carry_i_9/O
                         net (fo=1, routed)           0.000     0.421    Inst_VGA/Inst_AccelDisplay/i__carry_i_9_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.954 r  Inst_VGA/Inst_AccelDisplay/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     0.954    Inst_VGA/Inst_AccelDisplay/i__carry_i_1__6_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.193 r  Inst_VGA/Inst_AccelDisplay/i__carry__0_i_1__2/O[2]
                         net (fo=2, routed)           0.709     1.903    Inst_VGA/Inst_AccelDisplay/plusOp20[3]
    SLICE_X79Y133        LUT2 (Prop_lut2_I0_O)        0.301     2.204 r  Inst_VGA/Inst_AccelDisplay/i__carry__1_i_4__2/O
                         net (fo=1, routed)           0.000     2.204    Inst_VGA/Inst_AccelDisplay/i__carry__1_i_4__2_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.736 r  Inst_VGA/Inst_AccelDisplay/p_1_out_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.254     3.990    Inst_VGA/Inst_AccelDisplay/p_1_out_inferred__2/i__carry__1_n_0
    SLICE_X83Y131        LUT4 (Prop_lut4_I1_O)        0.124     4.114 r  Inst_VGA/Inst_AccelDisplay/color_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.871     4.984    Inst_VGA/Inst_AccelDisplay/color_out_reg[11]_i_3_n_0
    SLICE_X82Y133        LUT5 (Prop_lut5_I4_O)        0.150     5.134 r  Inst_VGA/Inst_AccelDisplay/color_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.590     5.724    Inst_VGA/Inst_AccelDisplay/color_out_reg[3]_i_1_n_0
    SLICE_X84Y133        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.587     7.829    Inst_VGA/Inst_AccelDisplay/clk_100MHz_o
    SLICE_X84Y133        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.067     8.322    
    SLICE_X84Y133        FDRE (Setup_fdre_C_D)       -0.260     8.062    Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 2.299ns (35.782%)  route 4.126ns (64.218%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.093     4.242    Inst_VGA/vga_red1__2
    SLICE_X86Y134        LUT4 (Prop_lut4_I3_O)        0.152     4.394 r  Inst_VGA/vga_blue_reg[3]_i_2/O
                         net (fo=1, routed)           0.866     5.260    Inst_VGA/vga_blue_reg[3]_i_2_n_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I3_O)        0.332     5.592 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.592    Inst_VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X87Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X87Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X87Y138        FDRE (Setup_fdre_C_D)        0.029     8.357    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 2.285ns (35.589%)  route 4.136ns (64.411%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.093     0.738    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X80Y135        LUT2 (Prop_lut2_I0_O)        0.301     1.039 r  Inst_VGA/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           0.000     1.039    Inst_VGA/vga_red_reg[3]_i_148_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.572 r  Inst_VGA/vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.572    Inst_VGA/vga_red_reg_reg[3]_i_65_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  Inst_VGA/vga_red_reg_reg[3]_i_21/CO[1]
                         net (fo=2, routed)           1.079     2.808    Inst_VGA/gtOp3_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I1_O)        0.332     3.140 f  Inst_VGA/vga_red_reg[3]_i_23/O
                         net (fo=12, routed)          0.996     4.136    Inst_VGA/vga_red16_out__1
    SLICE_X86Y135        LUT4 (Prop_lut4_I1_O)        0.152     4.288 r  Inst_VGA/vga_green_reg[3]_i_2/O
                         net (fo=1, routed)           0.968     5.255    Inst_VGA/vga_green_reg[3]_i_2_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I3_O)        0.332     5.587 r  Inst_VGA/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.587    Inst_VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.031     8.359    Inst_VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 2.216ns (34.798%)  route 4.152ns (65.202%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.873     5.411    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.535 r  Inst_VGA/vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.535    Inst_VGA/vga_red_reg[2]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X87Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[2]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.029     8.356    Inst_VGA/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 2.295ns (36.547%)  route 3.985ns (63.453%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.002     4.151    Inst_VGA/vga_red1__2
    SLICE_X86Y135        LUT4 (Prop_lut4_I3_O)        0.153     4.304 r  Inst_VGA/vga_red_reg[1]_i_2/O
                         net (fo=1, routed)           0.816     5.120    Inst_VGA/vga_red_reg[1]_i_2_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I3_O)        0.327     5.447 r  Inst_VGA/vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.447    Inst_VGA/vga_red_reg[1]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.031     8.358    Inst_VGA/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.293ns (36.301%)  route 4.024ns (63.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.111     4.260    Inst_VGA/vga_red1__2
    SLICE_X86Y135        LUT4 (Prop_lut4_I3_O)        0.152     4.412 r  Inst_VGA/vga_green_reg[2]_i_2/O
                         net (fo=1, routed)           0.745     5.157    Inst_VGA/vga_green_reg[2]_i_2_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I3_O)        0.326     5.483 r  Inst_VGA/vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.483    Inst_VGA/vga_green_reg[2]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.079     8.407    Inst_VGA/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 2.063ns (33.357%)  route 4.122ns (66.643%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.093     4.242    Inst_VGA/vga_red1__2
    SLICE_X86Y134        LUT4 (Prop_lut4_I3_O)        0.124     4.366 r  Inst_VGA/vga_blue_reg[1]_i_2/O
                         net (fo=1, routed)           0.861     5.228    Inst_VGA/vga_blue_reg[1]_i_2_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  Inst_VGA/vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.352    Inst_VGA/vga_blue_reg[1]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.029     8.357    Inst_VGA/vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 2.216ns (36.151%)  route 3.914ns (63.849%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.634     5.173    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.297 r  Inst_VGA/vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.297    Inst_VGA/vga_blue_reg[2]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.029     8.356    Inst_VGA/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.216ns (36.218%)  route 3.903ns (63.782%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.623     5.161    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  Inst_VGA/vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.285    Inst_VGA/vga_blue_reg[0]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.031     8.358    Inst_VGA/vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.049ns (33.284%)  route 4.107ns (66.716%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.093     0.738    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X80Y135        LUT2 (Prop_lut2_I0_O)        0.301     1.039 r  Inst_VGA/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           0.000     1.039    Inst_VGA/vga_red_reg[3]_i_148_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.572 r  Inst_VGA/vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.572    Inst_VGA/vga_red_reg_reg[3]_i_65_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  Inst_VGA/vga_red_reg_reg[3]_i_21/CO[1]
                         net (fo=2, routed)           1.079     2.808    Inst_VGA/gtOp3_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I1_O)        0.332     3.140 f  Inst_VGA/vga_red_reg[3]_i_23/O
                         net (fo=12, routed)          0.996     4.136    Inst_VGA/vga_red16_out__1
    SLICE_X86Y135        LUT4 (Prop_lut4_I1_O)        0.124     4.260 r  Inst_VGA/vga_green_reg[1]_i_2/O
                         net (fo=1, routed)           0.939     5.199    Inst_VGA/vga_green_reg[1]_i_2_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I3_O)        0.124     5.323 r  Inst_VGA/vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.323    Inst_VGA/vga_green_reg[1]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.081     8.409    Inst_VGA/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                  3.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/Q
                         net (fo=3, routed)           0.067    -0.375    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.067    -0.516    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.076    -0.440    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.067    -0.375    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.067    -0.516    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.075    -0.441    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.079    -0.363    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.067    -0.516    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.078    -0.438    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/Q
                         net (fo=3, routed)           0.079    -0.363    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.067    -0.516    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.071    -0.445    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.588    -0.576    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.319    Inst_AccelerometerCtl/ADXL_Control/Dout[3]
    SLICE_X84Y123        SRL16E                                       r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X84Y123        SRL16E                                       r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.067    -0.496    
    SLICE_X84Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.402    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.587    -0.577    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.326    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG[7]
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.067    -0.496    
    SLICE_X85Y123        FDRE (Hold_fdre_C_D)         0.078    -0.418    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.579    -0.585    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X77Y126        FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/Q
                         net (fo=1, routed)           0.132    -0.312    Inst_AccelerometerConv/ACL_Y_IN[0]
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.850    -0.822    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[8]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.067    -0.480    
    SLICE_X79Y126        FDRE (Hold_fdre_C_D)         0.070    -0.410    Inst_AccelerometerConv/acl_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.593    -0.571    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X86Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.344    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Q[0]
    SLICE_X87Y119        LUT2 (Prop_lut2_I0_O)        0.045    -0.299 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/p_1_in[0]
    SLICE_X87Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.862    -0.810    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X87Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.067    -0.491    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.091    -0.400    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/ACL_Y_IN_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.584    -0.580    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y128        FDRE                                         r  Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.327    Inst_VGA/ACL_Y_IN_REG_reg[8]_0[0]
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.855    -0.818    Inst_VGA/clk_100MHz_o
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[0]/C
                         clock pessimism              0.253    -0.565    
                         clock uncertainty            0.067    -0.498    
    SLICE_X79Y129        FDRE (Hold_fdre_C_D)         0.070    -0.428    Inst_VGA/ACL_Y_IN_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.590    -0.574    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y122        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/Q
                         net (fo=1, routed)           0.118    -0.315    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]
    SLICE_X82Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.860    -0.813    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.067    -0.493    
    SLICE_X82Y121        FDRE (Hold_fdre_C_D)         0.072    -0.421    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen
  To Clock:  clk_100MHz_o_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        2.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 Inst_VGA/ACL_Y_IN_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.459ns (37.414%)  route 4.113ns (62.586%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.829 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.692    -0.848    Inst_VGA/clk_100MHz_o
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  Inst_VGA/ACL_Y_IN_REG_reg[3]/Q
                         net (fo=7, routed)           0.690     0.297    Inst_VGA/Inst_AccelDisplay/Q[3]
    SLICE_X80Y130        LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  Inst_VGA/Inst_AccelDisplay/i__carry_i_9/O
                         net (fo=1, routed)           0.000     0.421    Inst_VGA/Inst_AccelDisplay/i__carry_i_9_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.954 r  Inst_VGA/Inst_AccelDisplay/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     0.954    Inst_VGA/Inst_AccelDisplay/i__carry_i_1__6_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.193 r  Inst_VGA/Inst_AccelDisplay/i__carry__0_i_1__2/O[2]
                         net (fo=2, routed)           0.709     1.903    Inst_VGA/Inst_AccelDisplay/plusOp20[3]
    SLICE_X79Y133        LUT2 (Prop_lut2_I0_O)        0.301     2.204 r  Inst_VGA/Inst_AccelDisplay/i__carry__1_i_4__2/O
                         net (fo=1, routed)           0.000     2.204    Inst_VGA/Inst_AccelDisplay/i__carry__1_i_4__2_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.736 r  Inst_VGA/Inst_AccelDisplay/p_1_out_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.254     3.990    Inst_VGA/Inst_AccelDisplay/p_1_out_inferred__2/i__carry__1_n_0
    SLICE_X83Y131        LUT4 (Prop_lut4_I1_O)        0.124     4.114 r  Inst_VGA/Inst_AccelDisplay/color_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.871     4.984    Inst_VGA/Inst_AccelDisplay/color_out_reg[11]_i_3_n_0
    SLICE_X82Y133        LUT5 (Prop_lut5_I4_O)        0.150     5.134 r  Inst_VGA/Inst_AccelDisplay/color_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.590     5.724    Inst_VGA/Inst_AccelDisplay/color_out_reg[3]_i_1_n_0
    SLICE_X84Y133        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.587     7.829    Inst_VGA/Inst_AccelDisplay/clk_100MHz_o
    SLICE_X84Y133        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.067     8.322    
    SLICE_X84Y133        FDRE (Setup_fdre_C_D)       -0.260     8.062    Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 2.299ns (35.782%)  route 4.126ns (64.218%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.093     4.242    Inst_VGA/vga_red1__2
    SLICE_X86Y134        LUT4 (Prop_lut4_I3_O)        0.152     4.394 r  Inst_VGA/vga_blue_reg[3]_i_2/O
                         net (fo=1, routed)           0.866     5.260    Inst_VGA/vga_blue_reg[3]_i_2_n_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I3_O)        0.332     5.592 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.592    Inst_VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X87Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X87Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X87Y138        FDRE (Setup_fdre_C_D)        0.029     8.357    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 2.285ns (35.589%)  route 4.136ns (64.411%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.093     0.738    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X80Y135        LUT2 (Prop_lut2_I0_O)        0.301     1.039 r  Inst_VGA/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           0.000     1.039    Inst_VGA/vga_red_reg[3]_i_148_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.572 r  Inst_VGA/vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.572    Inst_VGA/vga_red_reg_reg[3]_i_65_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  Inst_VGA/vga_red_reg_reg[3]_i_21/CO[1]
                         net (fo=2, routed)           1.079     2.808    Inst_VGA/gtOp3_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I1_O)        0.332     3.140 f  Inst_VGA/vga_red_reg[3]_i_23/O
                         net (fo=12, routed)          0.996     4.136    Inst_VGA/vga_red16_out__1
    SLICE_X86Y135        LUT4 (Prop_lut4_I1_O)        0.152     4.288 r  Inst_VGA/vga_green_reg[3]_i_2/O
                         net (fo=1, routed)           0.968     5.255    Inst_VGA/vga_green_reg[3]_i_2_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I3_O)        0.332     5.587 r  Inst_VGA/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.587    Inst_VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.031     8.359    Inst_VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 2.216ns (34.798%)  route 4.152ns (65.202%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.873     5.411    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.535 r  Inst_VGA/vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.535    Inst_VGA/vga_red_reg[2]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X87Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[2]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.029     8.356    Inst_VGA/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 2.295ns (36.547%)  route 3.985ns (63.453%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.002     4.151    Inst_VGA/vga_red1__2
    SLICE_X86Y135        LUT4 (Prop_lut4_I3_O)        0.153     4.304 r  Inst_VGA/vga_red_reg[1]_i_2/O
                         net (fo=1, routed)           0.816     5.120    Inst_VGA/vga_red_reg[1]_i_2_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I3_O)        0.327     5.447 r  Inst_VGA/vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.447    Inst_VGA/vga_red_reg[1]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.031     8.358    Inst_VGA/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.293ns (36.301%)  route 4.024ns (63.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.111     4.260    Inst_VGA/vga_red1__2
    SLICE_X86Y135        LUT4 (Prop_lut4_I3_O)        0.152     4.412 r  Inst_VGA/vga_green_reg[2]_i_2/O
                         net (fo=1, routed)           0.745     5.157    Inst_VGA/vga_green_reg[2]_i_2_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I3_O)        0.326     5.483 r  Inst_VGA/vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.483    Inst_VGA/vga_green_reg[2]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.079     8.407    Inst_VGA/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 2.063ns (33.357%)  route 4.122ns (66.643%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.321     0.966    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X79Y137        LUT2 (Prop_lut2_I0_O)        0.301     1.267 r  Inst_VGA/vga_red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000     1.267    Inst_VGA/vga_red_reg[3]_i_259_n_0
    SLICE_X79Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.817 r  Inst_VGA/vga_red_reg_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.817    Inst_VGA/vga_red_reg_reg[3]_i_164_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.974 r  Inst_VGA/vga_red_reg_reg[3]_i_74/CO[1]
                         net (fo=1, routed)           0.846     2.820    Inst_VGA/ltOp0_in
    SLICE_X80Y137        LUT4 (Prop_lut4_I1_O)        0.329     3.149 r  Inst_VGA/vga_red_reg[3]_i_24/O
                         net (fo=12, routed)          1.093     4.242    Inst_VGA/vga_red1__2
    SLICE_X86Y134        LUT4 (Prop_lut4_I3_O)        0.124     4.366 r  Inst_VGA/vga_blue_reg[1]_i_2/O
                         net (fo=1, routed)           0.861     5.228    Inst_VGA/vga_blue_reg[1]_i_2_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  Inst_VGA/vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.352    Inst_VGA/vga_blue_reg[1]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X89Y138        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.029     8.357    Inst_VGA/vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 2.216ns (36.151%)  route 3.914ns (63.849%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.634     5.173    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.297 r  Inst_VGA/vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.297    Inst_VGA/vga_blue_reg[2]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.029     8.356    Inst_VGA/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.216ns (36.218%)  route 3.903ns (63.782%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 f  Inst_VGA/v_cntr_reg_dly_reg[4]/Q
                         net (fo=25, routed)          1.459     1.104    Inst_VGA/v_cntr_reg_dly[4]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.296     1.400 r  Inst_VGA/vga_red_reg[3]_i_130/O
                         net (fo=1, routed)           0.000     1.400    Inst_VGA/vga_red_reg[3]_i_130_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.950 r  Inst_VGA/vga_red_reg_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.950    Inst_VGA/vga_red_reg_reg[3]_i_59_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 f  Inst_VGA/vga_red_reg_reg[3]_i_19/CO[0]
                         net (fo=1, routed)           0.732     2.953    Inst_VGA/gtOp26_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I3_O)        0.373     3.326 f  Inst_VGA/vga_red_reg[3]_i_5/O
                         net (fo=13, routed)          1.089     4.414    Inst_VGA/vga_red128_out__1
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.124     4.538 f  Inst_VGA/vga_red_reg[3]_i_8/O
                         net (fo=12, routed)          0.623     5.161    Inst_VGA/vga_red_reg[3]_i_8_n_0
    SLICE_X86Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  Inst_VGA/vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.285    Inst_VGA/vga_blue_reg[0]_i_1_n_0
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)        0.031     8.358    Inst_VGA/vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 Inst_VGA/v_cntr_reg_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.049ns (33.284%)  route 4.107ns (66.716%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.707    -0.833    Inst_VGA/clk_100MHz_o
    SLICE_X84Y134        FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  Inst_VGA/v_cntr_reg_dly_reg[2]/Q
                         net (fo=16, routed)          1.093     0.738    Inst_VGA/v_cntr_reg_dly[2]
    SLICE_X80Y135        LUT2 (Prop_lut2_I0_O)        0.301     1.039 r  Inst_VGA/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           0.000     1.039    Inst_VGA/vga_red_reg[3]_i_148_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.572 r  Inst_VGA/vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.572    Inst_VGA/vga_red_reg_reg[3]_i_65_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  Inst_VGA/vga_red_reg_reg[3]_i_21/CO[1]
                         net (fo=2, routed)           1.079     2.808    Inst_VGA/gtOp3_in
    SLICE_X86Y138        LUT4 (Prop_lut4_I1_O)        0.332     3.140 f  Inst_VGA/vga_red_reg[3]_i_23/O
                         net (fo=12, routed)          0.996     4.136    Inst_VGA/vga_red16_out__1
    SLICE_X86Y135        LUT4 (Prop_lut4_I1_O)        0.124     4.260 r  Inst_VGA/vga_green_reg[1]_i_2/O
                         net (fo=1, routed)           0.939     5.199    Inst_VGA/vga_green_reg[1]_i_2_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I3_O)        0.124     5.323 r  Inst_VGA/vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.323    Inst_VGA/vga_green_reg[1]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X88Y138        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.081     8.409    Inst_VGA/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                  3.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]/Q
                         net (fo=3, routed)           0.067    -0.375    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][6]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.067    -0.516    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.076    -0.440    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.067    -0.375    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][4]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.067    -0.516    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.075    -0.441    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.079    -0.363    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][7]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.067    -0.516    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.078    -0.438    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.581    -0.583    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]/Q
                         net (fo=3, routed)           0.079    -0.363    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][5]
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.852    -0.821    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X77Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.067    -0.516    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.071    -0.445    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.588    -0.576    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.319    Inst_AccelerometerCtl/ADXL_Control/Dout[3]
    SLICE_X84Y123        SRL16E                                       r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X84Y123        SRL16E                                       r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.067    -0.496    
    SLICE_X84Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.402    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.587    -0.577    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.326    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG[7]
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X85Y123        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.067    -0.496    
    SLICE_X85Y123        FDRE (Hold_fdre_C_D)         0.078    -0.418    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.579    -0.585    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X77Y126        FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_inv/Q
                         net (fo=1, routed)           0.132    -0.312    Inst_AccelerometerConv/ACL_Y_IN[0]
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.850    -0.822    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[8]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.067    -0.480    
    SLICE_X79Y126        FDRE (Hold_fdre_C_D)         0.070    -0.410    Inst_AccelerometerConv/acl_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.593    -0.571    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X86Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.344    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Q[0]
    SLICE_X87Y119        LUT2 (Prop_lut2_I0_O)        0.045    -0.299 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/p_1_in[0]
    SLICE_X87Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.862    -0.810    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X87Y119        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.067    -0.491    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.091    -0.400    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/ACL_Y_IN_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.584    -0.580    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y128        FDRE                                         r  Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  Inst_AccelerometerConv/ACL_Y_OUT_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.327    Inst_VGA/ACL_Y_IN_REG_reg[8]_0[0]
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.855    -0.818    Inst_VGA/clk_100MHz_o
    SLICE_X79Y129        FDRE                                         r  Inst_VGA/ACL_Y_IN_REG_reg[0]/C
                         clock pessimism              0.253    -0.565    
                         clock uncertainty            0.067    -0.498    
    SLICE_X79Y129        FDRE (Hold_fdre_C_D)         0.070    -0.428    Inst_VGA/ACL_Y_IN_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.590    -0.574    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y122        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]/Q
                         net (fo=1, routed)           0.118    -0.315    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][7]
    SLICE_X82Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=451, routed)         0.860    -0.813    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y121        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.067    -0.493    
    SLICE_X82Y121        FDRE (Hold_fdre_C_D)         0.072    -0.421    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.105    





