

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Mar 14 20:55:06 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4580
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4580 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _PORTC	set	3970
    50   000000                     _TRISC	set	3988
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55   007F84                     __pcinit:
    56                           	callstack 0
    57   007F84                     start_initialization:
    58                           	callstack 0
    59   007F84                     __initialization:
    60                           	callstack 0
    61   007F84                     end_of_initialization:
    62                           	callstack 0
    63   007F84                     __end_of__initialization:
    64                           	callstack 0
    65   007F84  0100               	movlb	0
    66   007F86  EFC5  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69   000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71   000001                     delay@i:
    72                           	callstack 0
    73                           
    74                           ; 2 bytes @ 0x0
    75   000001                     	ds	2
    76   000003                     delay@j:
    77                           	callstack 0
    78                           
    79                           ; 2 bytes @ 0x2
    80   000003                     	ds	2
    81   000005                     
    82                           ; 1 bytes @ 0x4
    83 ;;
    84 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    85 ;;
    86 ;; *************** function _main *****************
    87 ;; Defined at:
    88 ;;		line 11 in file "ledblink.c"
    89 ;; Parameters:    Size  Location     Type
    90 ;;		None
    91 ;; Auto vars:     Size  Location     Type
    92 ;;		None
    93 ;; Return value:  Size  Location     Type
    94 ;;                  1    wreg      void 
    95 ;; Registers used:
    96 ;;		wreg, status,2, status,0, cstack
    97 ;; Tracked objects:
    98 ;;		On entry : 0/0
    99 ;;		On exit  : 0/0
   100 ;;		Unchanged: 0/0
   101 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   102 ;;      Params:         0       0       0       0       0       0       0
   103 ;;      Locals:         0       0       0       0       0       0       0
   104 ;;      Temps:          0       0       0       0       0       0       0
   105 ;;      Totals:         0       0       0       0       0       0       0
   106 ;;Total ram usage:        0 bytes
   107 ;; Hardware stack levels required when called: 1
   108 ;; This function calls:
   109 ;;		_delay
   110 ;; This function is called by:
   111 ;;		Startup code after reset
   112 ;; This function uses a non-reentrant model
   113 ;;
   114                           
   115                           	psect	text0
   116   007F8A                     __ptext0:
   117                           	callstack 0
   118   007F8A                     _main:
   119                           	callstack 30
   120   007F8A                     
   121                           ;ledblink.c: 13:     TRISC=0x00;
   122   007F8A  0E00               	movlw	0
   123   007F8C  6E94               	movwf	148,c	;volatile
   124   007F8E                     l717:
   125                           
   126                           ;ledblink.c: 15:     {;ledblink.c: 16:         PORTC=0XFF;
   127   007F8E  6882               	setf	130,c	;volatile
   128   007F90                     
   129                           ;ledblink.c: 17:         delay();
   130   007F90  ECD7  F03F         	call	_delay	;wreg free
   131   007F94                     
   132                           ;ledblink.c: 18:         PORTC=0x00;
   133   007F94  0E00               	movlw	0
   134   007F96  6E82               	movwf	130,c	;volatile
   135                           
   136                           ;ledblink.c: 19:         delay();
   137   007F98  ECD7  F03F         	call	_delay	;wreg free
   138   007F9C                     
   139                           ;ledblink.c: 20:         PORTC=0xFF;
   140   007F9C  6882               	setf	130,c	;volatile
   141                           
   142                           ;ledblink.c: 21:         delay();
   143   007F9E  ECD7  F03F         	call	_delay	;wreg free
   144   007FA2                     
   145                           ;ledblink.c: 22:         PORTC=0x00;
   146   007FA2  0E00               	movlw	0
   147   007FA4  6E82               	movwf	130,c	;volatile
   148   007FA6  EFC7  F03F         	goto	l717
   149   007FAA  EF00  F000         	goto	start
   150   007FAE                     __end_of_main:
   151                           	callstack 0
   152                           
   153 ;; *************** function _delay *****************
   154 ;; Defined at:
   155 ;;		line 3 in file "ledblink.c"
   156 ;; Parameters:    Size  Location     Type
   157 ;;		None
   158 ;; Auto vars:     Size  Location     Type
   159 ;;  j               2    2[COMRAM] int 
   160 ;;  i               2    0[COMRAM] int 
   161 ;; Return value:  Size  Location     Type
   162 ;;                  1    wreg      void 
   163 ;; Registers used:
   164 ;;		wreg, status,2, status,0
   165 ;; Tracked objects:
   166 ;;		On entry : 0/0
   167 ;;		On exit  : 0/0
   168 ;;		Unchanged: 0/0
   169 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   170 ;;      Params:         0       0       0       0       0       0       0
   171 ;;      Locals:         4       0       0       0       0       0       0
   172 ;;      Temps:          0       0       0       0       0       0       0
   173 ;;      Totals:         4       0       0       0       0       0       0
   174 ;;Total ram usage:        4 bytes
   175 ;; Hardware stack levels used: 1
   176 ;; This function calls:
   177 ;;		Nothing
   178 ;; This function is called by:
   179 ;;		_main
   180 ;; This function uses a non-reentrant model
   181 ;;
   182                           
   183                           	psect	text1
   184   007FAE                     __ptext1:
   185                           	callstack 0
   186   007FAE                     _delay:
   187                           	callstack 30
   188   007FAE                     
   189                           ;ledblink.c: 5:     int i,j;;ledblink.c: 6:     for(i=0;i<1000;i++)
   190   007FAE  0E00               	movlw	0
   191   007FB0  6E02               	movwf	(delay@i+1)^0,c
   192   007FB2  0E00               	movlw	0
   193   007FB4  6E01               	movwf	delay@i^0,c
   194   007FB6                     l701:
   195                           
   196                           ;ledblink.c: 7:     {;ledblink.c: 8:         for(j=0;j<1000;j++);
   197   007FB6  0E00               	movlw	0
   198   007FB8  6E04               	movwf	(delay@j+1)^0,c
   199   007FBA  0E00               	movlw	0
   200   007FBC  6E03               	movwf	delay@j^0,c
   201   007FBE                     l707:
   202   007FBE  4A03               	infsnz	delay@j^0,f,c
   203   007FC0  2A04               	incf	(delay@j+1)^0,f,c
   204   007FC2  BE04               	btfsc	(delay@j+1)^0,7,c
   205   007FC4  EFED  F03F         	goto	u11
   206   007FC8  0EE8               	movlw	232
   207   007FCA  5C03               	subwf	delay@j^0,w,c
   208   007FCC  0E03               	movlw	3
   209   007FCE  5804               	subwfb	(delay@j+1)^0,w,c
   210   007FD0  A0D8               	btfss	status,0,c
   211   007FD2  EFED  F03F         	goto	u11
   212   007FD6  EFEF  F03F         	goto	u10
   213   007FDA                     u11:
   214   007FDA  EFDF  F03F         	goto	l707
   215   007FDE                     u10:
   216   007FDE                     
   217                           ;ledblink.c: 9:     }
   218   007FDE  4A01               	infsnz	delay@i^0,f,c
   219   007FE0  2A02               	incf	(delay@i+1)^0,f,c
   220   007FE2  BE02               	btfsc	(delay@i+1)^0,7,c
   221   007FE4  EFFD  F03F         	goto	u21
   222   007FE8  0EE8               	movlw	232
   223   007FEA  5C01               	subwf	delay@i^0,w,c
   224   007FEC  0E03               	movlw	3
   225   007FEE  5802               	subwfb	(delay@i+1)^0,w,c
   226   007FF0  A0D8               	btfss	status,0,c
   227   007FF2  EFFD  F03F         	goto	u21
   228   007FF6  EFFF  F03F         	goto	u20
   229   007FFA                     u21:
   230   007FFA  EFDB  F03F         	goto	l701
   231   007FFE                     u20:
   232   007FFE  0012               	return		;funcret
   233   008000                     __end_of_delay:
   234                           	callstack 0
   235   000000                     
   236                           	psect	rparam
   237   000000                     
   238                           	psect	idloc
   239                           
   240                           ;Config register IDLOC0 @ 0x200000
   241                           ;	unspecified, using default values
   242   200000                     	org	2097152
   243   200000  FF                 	db	255
   244                           
   245                           ;Config register IDLOC1 @ 0x200001
   246                           ;	unspecified, using default values
   247   200001                     	org	2097153
   248   200001  FF                 	db	255
   249                           
   250                           ;Config register IDLOC2 @ 0x200002
   251                           ;	unspecified, using default values
   252   200002                     	org	2097154
   253   200002  FF                 	db	255
   254                           
   255                           ;Config register IDLOC3 @ 0x200003
   256                           ;	unspecified, using default values
   257   200003                     	org	2097155
   258   200003  FF                 	db	255
   259                           
   260                           ;Config register IDLOC4 @ 0x200004
   261                           ;	unspecified, using default values
   262   200004                     	org	2097156
   263   200004  FF                 	db	255
   264                           
   265                           ;Config register IDLOC5 @ 0x200005
   266                           ;	unspecified, using default values
   267   200005                     	org	2097157
   268   200005  FF                 	db	255
   269                           
   270                           ;Config register IDLOC6 @ 0x200006
   271                           ;	unspecified, using default values
   272   200006                     	org	2097158
   273   200006  FF                 	db	255
   274                           
   275                           ;Config register IDLOC7 @ 0x200007
   276                           ;	unspecified, using default values
   277   200007                     	org	2097159
   278   200007  FF                 	db	255
   279                           
   280                           	psect	config
   281                           
   282                           ; Padding undefined space
   283   300000                     	org	3145728
   284   300000  FF                 	db	255
   285                           
   286                           ;Config register CONFIG1H @ 0x300001
   287                           ;	unspecified, using default values
   288                           ;	Oscillator Selection bits
   289                           ;	OSC = 0x7, unprogrammed default
   290                           ;	Fail-Safe Clock Monitor Enable bit
   291                           ;	FCMEN = 0x0, unprogrammed default
   292                           ;	Internal/External Oscillator Switchover bit
   293                           ;	IESO = 0x0, unprogrammed default
   294   300001                     	org	3145729
   295   300001  07                 	db	7
   296                           
   297                           ;Config register CONFIG2L @ 0x300002
   298                           ;	unspecified, using default values
   299                           ;	Power-up Timer Enable bit
   300                           ;	PWRT = 0x1, unprogrammed default
   301                           ;	Brown-out Reset Enable bits
   302                           ;	BOREN = 0x3, unprogrammed default
   303                           ;	Brown-out Reset Voltage bits
   304                           ;	BORV = 0x3, unprogrammed default
   305   300002                     	org	3145730
   306   300002  1F                 	db	31
   307                           
   308                           ;Config register CONFIG2H @ 0x300003
   309                           ;	unspecified, using default values
   310                           ;	Watchdog Timer Enable bit
   311                           ;	WDT = 0x1, unprogrammed default
   312                           ;	Watchdog Timer Postscale Select bits
   313                           ;	WDTPS = 0xF, unprogrammed default
   314   300003                     	org	3145731
   315   300003  1F                 	db	31
   316                           
   317                           ; Padding undefined space
   318   300004                     	org	3145732
   319   300004  FF                 	db	255
   320                           
   321                           ;Config register CONFIG3H @ 0x300005
   322                           ;	unspecified, using default values
   323                           ;	PORTB A/D Enable bit
   324                           ;	PBADEN = 0x1, unprogrammed default
   325                           ;	Low-Power Timer 1 Oscillator Enable bit
   326                           ;	LPT1OSC = 0x0, unprogrammed default
   327                           ;	MCLR Pin Enable bit
   328                           ;	MCLRE = 0x1, unprogrammed default
   329   300005                     	org	3145733
   330   300005  82                 	db	130
   331                           
   332                           ;Config register CONFIG4L @ 0x300006
   333                           ;	unspecified, using default values
   334                           ;	Stack Full/Underflow Reset Enable bit
   335                           ;	STVREN = 0x1, unprogrammed default
   336                           ;	Single-Supply ICSP Enable bit
   337                           ;	LVP = 0x1, unprogrammed default
   338                           ;	Boot Block Size Select bit
   339                           ;	BBSIZ = 0x0, unprogrammed default
   340                           ;	Extended Instruction Set Enable bit
   341                           ;	XINST = 0x0, unprogrammed default
   342                           ;	Background Debugger Enable bit
   343                           ;	DEBUG = 0x1, unprogrammed default
   344   300006                     	org	3145734
   345   300006  85                 	db	133
   346                           
   347                           ; Padding undefined space
   348   300007                     	org	3145735
   349   300007  FF                 	db	255
   350                           
   351                           ;Config register CONFIG5L @ 0x300008
   352                           ;	unspecified, using default values
   353                           ;	Code Protection bit
   354                           ;	CP0 = 0x1, unprogrammed default
   355                           ;	Code Protection bit
   356                           ;	CP1 = 0x1, unprogrammed default
   357                           ;	Code Protection bit
   358                           ;	CP2 = 0x1, unprogrammed default
   359                           ;	Code Protection bit
   360                           ;	CP3 = 0x1, unprogrammed default
   361   300008                     	org	3145736
   362   300008  0F                 	db	15
   363                           
   364                           ;Config register CONFIG5H @ 0x300009
   365                           ;	unspecified, using default values
   366                           ;	Boot Block Code Protection bit
   367                           ;	CPB = 0x1, unprogrammed default
   368                           ;	Data EEPROM Code Protection bit
   369                           ;	CPD = 0x1, unprogrammed default
   370   300009                     	org	3145737
   371   300009  C0                 	db	192
   372                           
   373                           ;Config register CONFIG6L @ 0x30000A
   374                           ;	unspecified, using default values
   375                           ;	Write Protection bit
   376                           ;	WRT0 = 0x1, unprogrammed default
   377                           ;	Write Protection bit
   378                           ;	WRT1 = 0x1, unprogrammed default
   379                           ;	Write Protection bit
   380                           ;	WRT2 = 0x1, unprogrammed default
   381                           ;	Write Protection bit
   382                           ;	WRT3 = 0x1, unprogrammed default
   383   30000A                     	org	3145738
   384   30000A  0F                 	db	15
   385                           
   386                           ;Config register CONFIG6H @ 0x30000B
   387                           ;	unspecified, using default values
   388                           ;	Configuration Register Write Protection bit
   389                           ;	WRTC = 0x1, unprogrammed default
   390                           ;	Boot Block Write Protection bit
   391                           ;	WRTB = 0x1, unprogrammed default
   392                           ;	Data EEPROM Write Protection bit
   393                           ;	WRTD = 0x1, unprogrammed default
   394   30000B                     	org	3145739
   395   30000B  E0                 	db	224
   396                           
   397                           ;Config register CONFIG7L @ 0x30000C
   398                           ;	unspecified, using default values
   399                           ;	Table Read Protection bit
   400                           ;	EBTR0 = 0x1, unprogrammed default
   401                           ;	Table Read Protection bit
   402                           ;	EBTR1 = 0x1, unprogrammed default
   403                           ;	Table Read Protection bit
   404                           ;	EBTR2 = 0x1, unprogrammed default
   405                           ;	Table Read Protection bit
   406                           ;	EBTR3 = 0x1, unprogrammed default
   407   30000C                     	org	3145740
   408   30000C  0F                 	db	15
   409                           
   410                           ;Config register CONFIG7H @ 0x30000D
   411                           ;	unspecified, using default values
   412                           ;	Boot Block Table Read Protection bit
   413                           ;	EBTRB = 0x1, unprogrammed default
   414   30000D                     	org	3145741
   415   30000D  40                 	db	64
   416                           tosu	equ	0xFFF
   417                           tosh	equ	0xFFE
   418                           tosl	equ	0xFFD
   419                           stkptr	equ	0xFFC
   420                           pclatu	equ	0xFFB
   421                           pclath	equ	0xFFA
   422                           pcl	equ	0xFF9
   423                           tblptru	equ	0xFF8
   424                           tblptrh	equ	0xFF7
   425                           tblptrl	equ	0xFF6
   426                           tablat	equ	0xFF5
   427                           prodh	equ	0xFF4
   428                           prodl	equ	0xFF3
   429                           indf0	equ	0xFEF
   430                           postinc0	equ	0xFEE
   431                           postdec0	equ	0xFED
   432                           preinc0	equ	0xFEC
   433                           plusw0	equ	0xFEB
   434                           fsr0h	equ	0xFEA
   435                           fsr0l	equ	0xFE9
   436                           wreg	equ	0xFE8
   437                           indf1	equ	0xFE7
   438                           postinc1	equ	0xFE6
   439                           postdec1	equ	0xFE5
   440                           preinc1	equ	0xFE4
   441                           plusw1	equ	0xFE3
   442                           fsr1h	equ	0xFE2
   443                           fsr1l	equ	0xFE1
   444                           bsr	equ	0xFE0
   445                           indf2	equ	0xFDF
   446                           postinc2	equ	0xFDE
   447                           postdec2	equ	0xFDD
   448                           preinc2	equ	0xFDC
   449                           plusw2	equ	0xFDB
   450                           fsr2h	equ	0xFDA
   451                           fsr2l	equ	0xFD9
   452                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      4       4
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      60
                              _delay
 ---------------------------------------------------------------------------------
 (1) _delay                                                4     4      0      60
                                              0 COMRAM     4     4      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      4       4       1        4.2%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFRh          6B      0       0      16        0.0%
BITBIGSFRlh         11      0       0      17        0.0%
BITBIGSFRll        282      0       0      18        0.0%
ABS                  0      0       0      19        0.0%
BIGRAM             5FF      0       0      20        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Mar 14 20:55:06 2023

                     l11 7FFE                       u10 7FDE                       u11 7FDA  
                     u20 7FFE                       u21 7FFA                      l701 7FB6  
                    l711 7FDE                      l713 7FE2                      l721 7F94  
                    l707 7FBE                      l723 7F9C                      l715 7F8A  
                    l709 7FC2                      l725 7FA2                      l717 7F8E  
                    l719 7F90                      l695 7FAE                     _main 7F8A  
                   start 0000             ___param_bank 0000                    ?_main 0001  
                  _PORTC 0F82                    _TRISC 0F94                    _delay 7FAE  
                  status 0FD8          __initialization 7F84             __end_of_main 7FAE  
                 ??_main 0005            __activetblptr 0000                   ?_delay 0001  
                 delay@i 0001                   delay@j 0003                   isa$std 0001  
             __accesstop 0060  __end_of__initialization 7F84            ___rparam_used 0001  
         __pcstackCOMRAM 0001            __end_of_delay 8000                  ??_delay 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F84  
                __ramtop 0600                  __ptext0 7F8A                  __ptext1 7FAE  
   end_of_initialization 7F84      start_initialization 7F84                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
