# do /media/rvm/data/VLSI.X416/fpga_lab/intro_to_fpga/intro_to_digital/00_intro_to_digital/run/script_modelsim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:34 on Nov 18,2020
# vlog ../rtl/mux_2_to_1.v ../rtl/switch_to_led.v 
# -- Compiling module mux_2_to_1_simple
# -- Compiling module mux_2_to_1_procedural
# -- Compiling module b1_mux_2_1_comb
# -- Compiling module b2_mux_2_1_if_statement
# -- Compiling module b3_mux_2_1_case
# -- Compiling module switch_to_led
# 
# Top level modules:
# 	mux_2_to_1_simple
# 	mux_2_to_1_procedural
# 	b2_mux_2_1_if_statement
# 	switch_to_led
# End time: 17:55:34 on Nov 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:34 on Nov 18,2020
# vlog -sv ../rtl/board_terasic.sv ../rtl/clock_divider.sv ../rtl/knight_rider.sv ../rtl/summator.sv 
# -- Compiling module board_terasic
# ** Error: ../rtl/board_terasic.sv(21): (vlog-2110) Illegal reference to net "HEX0".
# ** Error: ../rtl/board_terasic.sv(21): (vlog-2110) Illegal reference to net "HEX1".
# ** Error: ../rtl/board_terasic.sv(21): (vlog-2110) Illegal reference to net "HEX2".
# ** Error: ../rtl/board_terasic.sv(21): (vlog-2110) Illegal reference to net "HEX3".
# ** Error: ../rtl/board_terasic.sv(21): (vlog-2110) Illegal reference to net "HEX4".
# ** Error: ../rtl/board_terasic.sv(21): (vlog-2110) Illegal reference to net "HEX5".
# ** Warning: ../rtl/board_terasic.sv(62): (vlog-2697) Start index 22 of part-select into 'cntr_down' is out of bounds.
# ** Warning: ../rtl/board_terasic.sv(62): (vlog-2697) End index 45 of part-select into 'cntr_down' is out of bounds.
# ** Warning: ../rtl/board_terasic.sv(62): (vlog-2697) Start index 22 of part-select into 'cntr' is out of bounds.
# ** Warning: ../rtl/board_terasic.sv(62): (vlog-2697) End index 45 of part-select into 'cntr' is out of bounds.
# -- Compiling module counter
# -- Compiling module counter_down
# -- Compiling module up_down_counter
# -- Compiling module clock_divider
# -- Compiling module knight_rider
# -- Compiling module summator
# -- Compiling module seven_seg_N
# -- Compiling module seven_seg_digit
# End time: 17:55:34 on Nov 18,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 4
# ** Error: /opt/altera/quartus_20.1_lite/modelsim_ase/linuxaloem/vlog failed.
# Error in macro /media/rvm/data/VLSI.X416/fpga_lab/intro_to_fpga/intro_to_digital/00_intro_to_digital/run/script_modelsim.tcl line 7
# /opt/altera/quartus_20.1_lite/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/*.sv "
# 
# <EOF>
