
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={28,rS,rT,rD,0,32}                         Premise(F3)
	S2= GPR[rS]=a                                               Premise(F4)

IF	S3= PC.Out=addr                                             PC-Out(S0)
	S4= PC.Out=>ICache.IEA                                      Premise(F9)
	S5= ICache.IEA=addr                                         Path(S3,S4)
	S6= ICache.Out={28,rS,rT,rD,0,32}                           ICache-Search(S5,S1)
	S7= ICache.Out=>IR.In                                       Premise(F10)
	S8= IR.In={28,rS,rT,rD,0,32}                                Path(S6,S7)
	S9= CtrlPC=0                                                Premise(F18)
	S10= CtrlPCInc=1                                            Premise(F19)
	S11= PC[Out]=addr+4                                         PC-Inc(S0,S9,S10)
	S12= CtrlIR=1                                               Premise(F22)
	S13= [IR]={28,rS,rT,rD,0,32}                                IR-Write(S8,S12)
	S14= CtrlGPR=0                                              Premise(F26)
	S15= GPR[rS]=a                                              GPR-Hold(S2,S14)

ID	S16= IR.Out25_21=rS                                         IR-Out(S13)
	S17= IR.Out25_21=>GPR.RReg1                                 Premise(F44)
	S18= GPR.RReg1=rS                                           Path(S16,S17)
	S19= GPR.Rdata1=a                                           GPR-Read(S18,S15)
	S20= GPR.Rdata1=>A.In                                       Premise(F46)
	S21= A.In=a                                                 Path(S19,S20)
	S22= CtrlPC=0                                               Premise(F52)
	S23= CtrlPCInc=0                                            Premise(F53)
	S24= PC[Out]=addr+4                                         PC-Hold(S11,S22,S23)
	S25= CtrlIR=0                                               Premise(F56)
	S26= [IR]={28,rS,rT,rD,0,32}                                IR-Hold(S13,S25)
	S27= CtrlA=1                                                Premise(F61)
	S28= [A]=a                                                  A-Write(S21,S27)

EX	S29= IR.Out15_11=rD                                         IR-Out(S26)
	S30= A.Out=a                                                A-Out(S28)
	S31= A.Out=>CountUnit.In                                    Premise(F62)
	S32= CountUnit.In=a                                         Path(S30,S31)
	S33= CountUnit.Out=Count0(a)                                CountUnit_Count0(S32)
	S34= CountUnit.Out=>GPR.WData                               Premise(F64)
	S35= GPR.WData=Count0(a)                                    Path(S33,S34)
	S36= IR.Out15_11=>GPR.WReg                                  Premise(F65)
	S37= GPR.WReg=rD                                            Path(S29,S36)
	S38= CtrlPC=0                                               Premise(F71)
	S39= CtrlPCInc=0                                            Premise(F72)
	S40= PC[Out]=addr+4                                         PC-Hold(S24,S38,S39)
	S41= CtrlGPR=1                                              Premise(F79)
	S42= GPR[rD]=Count0(a)                                      GPR-Write(S37,S35,S41)

MEM	S43= CtrlPC=0                                               Premise(F86)
	S44= CtrlPCInc=0                                            Premise(F87)
	S45= PC[Out]=addr+4                                         PC-Hold(S40,S43,S44)
	S46= CtrlGPR=0                                              Premise(F94)
	S47= GPR[rD]=Count0(a)                                      GPR-Hold(S42,S46)

WB	S48= CtrlPC=0                                               Premise(F131)
	S49= CtrlPCInc=0                                            Premise(F132)
	S50= PC[Out]=addr+4                                         PC-Hold(S45,S48,S49)
	S51= CtrlGPR=0                                              Premise(F139)
	S52= GPR[rD]=Count0(a)                                      GPR-Hold(S47,S51)

POST	S50= PC[Out]=addr+4                                         PC-Hold(S45,S48,S49)
	S52= GPR[rD]=Count0(a)                                      GPR-Hold(S47,S51)

