{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 19:18:46 2018 " "Info: Processing started: Sun Apr 29 19:18:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK50 " "Info: Assuming node \"CLK50\" is an undefined clock" {  } { { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { -144 232 400 -128 "CLK50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "HAND_CLK " "Info: Assuming node \"HAND_CLK\" is an undefined clock" {  } { { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 40 -16 152 56 "HAND_CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HAND_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK50 memory newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 150.9 MHz 6.627 ns Internal " "Info: Clock \"CLK50\" has Internal fmax of 150.9 MHz between source memory \"newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" (period= 6.627 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.390 ns + Longest memory register " "Info: + Longest memory to register delay is 6.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y21; Fanout = 8; MEM Node = 'newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[5\] 2 MEM M4K_X52_Y21 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y21; Fanout = 3; MEM Node = 'newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/db/altsyncram_7f71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.398 ns) 4.062 ns newlcd:inst\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X51_Y21_N26 9 " "Info: 3: + IC(0.671 ns) + CELL(0.398 ns) = 4.062 ns; Loc. = LCCOMB_X51_Y21_N26; Fanout = 9; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] newlcd:inst|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.150 ns) 4.511 ns newlcd:inst\|LCD_Display:inst\|Next_Char\[2\]~2 4 COMB LCCOMB_X51_Y21_N20 4 " "Info: 4: + IC(0.299 ns) + CELL(0.150 ns) = 4.511 ns; Loc. = LCCOMB_X51_Y21_N20; Fanout = 4; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Next_Char\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { newlcd:inst|LCD_Display:inst|Equal0~0 newlcd:inst|LCD_Display:inst|Next_Char[2]~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.437 ns) 5.252 ns newlcd:inst\|LCD_Display:inst\|Selector6~2 5 COMB LCCOMB_X51_Y21_N0 3 " "Info: 5: + IC(0.304 ns) + CELL(0.437 ns) = 5.252 ns; Loc. = LCCOMB_X51_Y21_N0; Fanout = 3; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { newlcd:inst|LCD_Display:inst|Next_Char[2]~2 newlcd:inst|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.393 ns) 5.905 ns newlcd:inst\|LCD_Display:inst\|Selector6~3 6 COMB LCCOMB_X51_Y21_N2 1 " "Info: 6: + IC(0.260 ns) + CELL(0.393 ns) = 5.905 ns; Loc. = LCCOMB_X51_Y21_N2; Fanout = 1; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { newlcd:inst|LCD_Display:inst|Selector6~2 newlcd:inst|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 6.306 ns newlcd:inst\|LCD_Display:inst\|Selector6~4 7 COMB LCCOMB_X51_Y21_N10 1 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 6.306 ns; Loc. = LCCOMB_X51_Y21_N10; Fanout = 1; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { newlcd:inst|LCD_Display:inst|Selector6~3 newlcd:inst|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.390 ns newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 8 REG LCFF_X51_Y21_N11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.390 ns; Loc. = LCFF_X51_Y21_N11; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst|LCD_Display:inst|Selector6~4 newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.605 ns ( 72.07 % ) " "Info: Total cell delay = 4.605 ns ( 72.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 27.93 % ) " "Info: Total interconnect delay = 1.785 ns ( 27.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] newlcd:inst|LCD_Display:inst|Equal0~0 newlcd:inst|LCD_Display:inst|Next_Char[2]~2 newlcd:inst|LCD_Display:inst|Selector6~2 newlcd:inst|LCD_Display:inst|Selector6~3 newlcd:inst|LCD_Display:inst|Selector6~4 newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.390 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] {} newlcd:inst|LCD_Display:inst|Equal0~0 {} newlcd:inst|LCD_Display:inst|Next_Char[2]~2 {} newlcd:inst|LCD_Display:inst|Selector6~2 {} newlcd:inst|LCD_Display:inst|Selector6~3 {} newlcd:inst|LCD_Display:inst|Selector6~4 {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.671ns 0.299ns 0.304ns 0.260ns 0.251ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.437ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.064 ns - Smallest " "Info: - Smallest clock skew is -0.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 destination 6.508 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK50\" to destination register is 6.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { -144 232 400 -128 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.787 ns) 3.557 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X49_Y21_N27 2 " "Info: 2: + IC(1.771 ns) + CELL(0.787 ns) = 3.557 ns; Loc. = LCFF_X49_Y21_N27; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.000 ns) 4.967 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G5 44 " "Info: 3: + IC(1.410 ns) + CELL(0.000 ns) = 4.967 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.508 ns newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X51_Y21_N11 2 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.508 ns; Loc. = LCFF_X51_Y21_N11; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.69 % ) " "Info: Total cell delay = 2.323 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.185 ns ( 64.31 % ) " "Info: Total interconnect delay = 4.185 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.508 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.771ns 1.410ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 source 6.572 ns - Longest memory " "Info: - Longest clock path from clock \"CLK50\" to source memory is 6.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { -144 232 400 -128 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.787 ns) 3.557 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X49_Y21_N27 2 " "Info: 2: + IC(1.771 ns) + CELL(0.787 ns) = 3.557 ns; Loc. = LCFF_X49_Y21_N27; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.000 ns) 4.967 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G5 44 " "Info: 3: + IC(1.410 ns) + CELL(0.000 ns) = 4.967 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.661 ns) 6.572 ns newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X52_Y21 8 " "Info: 4: + IC(0.944 ns) + CELL(0.661 ns) = 6.572 ns; Loc. = M4K_X52_Y21; Fanout = 8; MEM Node = 'newlcd:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 37.23 % ) " "Info: Total cell delay = 2.447 ns ( 37.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.125 ns ( 62.77 % ) " "Info: Total interconnect delay = 4.125 ns ( 62.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.572 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.572 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.771ns 1.410ns 0.944ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.508 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.771ns 1.410ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.572 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.572 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.771ns 1.410ns 0.944ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_7f71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] newlcd:inst|LCD_Display:inst|Equal0~0 newlcd:inst|LCD_Display:inst|Next_Char[2]~2 newlcd:inst|LCD_Display:inst|Selector6~2 newlcd:inst|LCD_Display:inst|Selector6~3 newlcd:inst|LCD_Display:inst|Selector6~4 newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.390 ns" { newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] {} newlcd:inst|LCD_Display:inst|Equal0~0 {} newlcd:inst|LCD_Display:inst|Next_Char[2]~2 {} newlcd:inst|LCD_Display:inst|Selector6~2 {} newlcd:inst|LCD_Display:inst|Selector6~3 {} newlcd:inst|LCD_Display:inst|Selector6~4 {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.671ns 0.299ns 0.304ns 0.260ns 0.251ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.437ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.508 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.771ns 1.410ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.572 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.572 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.771ns 1.410ns 0.944ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "HAND_CLK register Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] register Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 408.83 MHz 2.446 ns Internal " "Info: Clock \"HAND_CLK\" has Internal fmax of 408.83 MHz between source register \"Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 2.446 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.232 ns + Longest register register " "Info: + Longest register to register delay is 2.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X55_Y21_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y21_N17; Fanout = 4; REG Node = 'Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 0.599 ns Accumulator:inst10\|Adder8_4bits:inst\|FA:inst6\|inst5~0 2 COMB LCCOMB_X55_Y21_N6 3 " "Info: 2: + IC(0.324 ns) + CELL(0.275 ns) = 0.599 ns; Loc. = LCCOMB_X55_Y21_N6; Fanout = 3; COMB Node = 'Accumulator:inst10\|Adder8_4bits:inst\|FA:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst5~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 392 728 792 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.002 ns Accumulator:inst10\|Adder8_4bits:inst\|FA:inst5\|inst5~0 3 COMB LCCOMB_X55_Y21_N0 2 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 1.002 ns; Loc. = LCCOMB_X55_Y21_N0; Fanout = 2; COMB Node = 'Accumulator:inst10\|Adder8_4bits:inst\|FA:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst5~0 Accumulator:inst10|Adder8_4bits:inst|FA:inst5|inst5~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 392 728 792 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.275 ns) 1.725 ns Accumulator:inst10\|Adder8_4bits:inst\|FA:inst4\|inst5~0 4 COMB LCCOMB_X55_Y21_N28 4 " "Info: 4: + IC(0.448 ns) + CELL(0.275 ns) = 1.725 ns; Loc. = LCCOMB_X55_Y21_N28; Fanout = 4; COMB Node = 'Accumulator:inst10\|Adder8_4bits:inst\|FA:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { Accumulator:inst10|Adder8_4bits:inst|FA:inst5|inst5~0 Accumulator:inst10|Adder8_4bits:inst|FA:inst4|inst5~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 392 728 792 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 2.148 ns Accumulator:inst10\|Adder8_4bits:inst\|HA:inst11\|inst1 5 COMB LCCOMB_X55_Y21_N18 1 " "Info: 5: + IC(0.273 ns) + CELL(0.150 ns) = 2.148 ns; Loc. = LCCOMB_X55_Y21_N18; Fanout = 1; COMB Node = 'Accumulator:inst10\|Adder8_4bits:inst\|HA:inst11\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Accumulator:inst10|Adder8_4bits:inst|FA:inst4|inst5~0 Accumulator:inst10|Adder8_4bits:inst|HA:inst11|inst1 } "NODE_NAME" } } { "HA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/HA.bdf" { { 56 328 392 104 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.232 ns Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 6 REG LCFF_X55_Y21_N19 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.232 ns; Loc. = LCFF_X55_Y21_N19; Fanout = 3; REG Node = 'Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Accumulator:inst10|Adder8_4bits:inst|HA:inst11|inst1 Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.934 ns ( 41.85 % ) " "Info: Total cell delay = 0.934 ns ( 41.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.298 ns ( 58.15 % ) " "Info: Total interconnect delay = 1.298 ns ( 58.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst5~0 Accumulator:inst10|Adder8_4bits:inst|FA:inst5|inst5~0 Accumulator:inst10|Adder8_4bits:inst|FA:inst4|inst5~0 Accumulator:inst10|Adder8_4bits:inst|HA:inst11|inst1 Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.232 ns" { Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst5~0 {} Accumulator:inst10|Adder8_4bits:inst|FA:inst5|inst5~0 {} Accumulator:inst10|Adder8_4bits:inst|FA:inst4|inst5~0 {} Accumulator:inst10|Adder8_4bits:inst|HA:inst11|inst1 {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.324ns 0.253ns 0.448ns 0.273ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HAND_CLK destination 2.589 ns + Shortest register " "Info: + Shortest clock path from clock \"HAND_CLK\" to destination register is 2.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns HAND_CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HAND_CLK } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 40 -16 152 56 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns HAND_CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 40 -16 152 56 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns HAND_CLK~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 40 -16 152 56 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.589 ns Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X55_Y21_N19 3 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.589 ns; Loc. = LCFF_X55_Y21_N19; Fanout = 3; REG Node = 'Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.25 % ) " "Info: Total cell delay = 1.534 ns ( 59.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 40.75 % ) " "Info: Total interconnect delay = 1.055 ns ( 40.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.589 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HAND_CLK source 2.589 ns - Longest register " "Info: - Longest clock path from clock \"HAND_CLK\" to source register is 2.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns HAND_CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HAND_CLK } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 40 -16 152 56 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns HAND_CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 40 -16 152 56 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns HAND_CLK~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 40 -16 152 56 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.589 ns Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X55_Y21_N17 4 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.589 ns; Loc. = LCFF_X55_Y21_N17; Fanout = 4; REG Node = 'Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.25 % ) " "Info: Total cell delay = 1.534 ns ( 59.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 40.75 % ) " "Info: Total interconnect delay = 1.055 ns ( 40.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.589 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.589 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.589 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst5~0 Accumulator:inst10|Adder8_4bits:inst|FA:inst5|inst5~0 Accumulator:inst10|Adder8_4bits:inst|FA:inst4|inst5~0 Accumulator:inst10|Adder8_4bits:inst|HA:inst11|inst1 Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.232 ns" { Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst5~0 {} Accumulator:inst10|Adder8_4bits:inst|FA:inst5|inst5~0 {} Accumulator:inst10|Adder8_4bits:inst|FA:inst4|inst5~0 {} Accumulator:inst10|Adder8_4bits:inst|HA:inst11|inst1 {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.324ns 0.253ns 0.448ns 0.273ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.589 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.589 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\] Reset CLK50 5.301 ns register " "Info: tsu for register \"newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\]\" (data pin = \"Reset\", clock pin = \"CLK50\") is 5.301 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.015 ns + Longest pin register " "Info: + Longest pin to register delay is 8.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Reset 1 PIN PIN_G26 49 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 49; PIN Node = 'Reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 200 0 168 216 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.522 ns) + CELL(0.420 ns) 6.804 ns newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[10\]~50 2 COMB LCCOMB_X48_Y21_N22 20 " "Info: 2: + IC(5.522 ns) + CELL(0.420 ns) = 6.804 ns; Loc. = LCCOMB_X48_Y21_N22; Fanout = 20; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[10\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.942 ns" { Reset newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.510 ns) 8.015 ns newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\] 3 REG LCFF_X48_Y22_N27 3 " "Info: 3: + IC(0.701 ns) + CELL(0.510 ns) = 8.015 ns; Loc. = LCFF_X48_Y22_N27; Fanout = 3; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.792 ns ( 22.36 % ) " "Info: Total cell delay = 1.792 ns ( 22.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.223 ns ( 77.64 % ) " "Info: Total interconnect delay = 6.223 ns ( 77.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.015 ns" { Reset newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.015 ns" { Reset {} Reset~combout {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 5.522ns 0.701ns } { 0.000ns 0.862ns 0.420ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 destination 2.678 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK50\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { -144 232 400 -128 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK50~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK50 CLK50~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { -144 232 400 -128 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\] 3 REG LCFF_X48_Y22_N27 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X48_Y22_N27; Fanout = 3; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLK50~clkctrl newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLK50 CLK50~clkctrl newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLK50 {} CLK50~combout {} CLK50~clkctrl {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.015 ns" { Reset newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.015 ns" { Reset {} Reset~combout {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 5.522ns 0.701ns } { 0.000ns 0.862ns 0.420ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLK50 CLK50~clkctrl newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLK50 {} CLK50~combout {} CLK50~clkctrl {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK50 DBUS\[7\] newlcd:inst\|LCD_Display:inst\|LCD_RW_INT 14.536 ns register " "Info: tco from clock \"CLK50\" to destination pin \"DBUS\[7\]\" through register \"newlcd:inst\|LCD_Display:inst\|LCD_RW_INT\" is 14.536 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 source 6.504 ns + Longest register " "Info: + Longest clock path from clock \"CLK50\" to source register is 6.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { -144 232 400 -128 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.787 ns) 3.557 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X49_Y21_N27 2 " "Info: 2: + IC(1.771 ns) + CELL(0.787 ns) = 3.557 ns; Loc. = LCFF_X49_Y21_N27; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.000 ns) 4.967 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G5 44 " "Info: 3: + IC(1.410 ns) + CELL(0.000 ns) = 4.967 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 6.504 ns newlcd:inst\|LCD_Display:inst\|LCD_RW_INT 4 REG LCFF_X50_Y22_N3 9 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 6.504 ns; Loc. = LCFF_X50_Y22_N3; Fanout = 9; REG Node = 'newlcd:inst\|LCD_Display:inst\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.72 % ) " "Info: Total cell delay = 2.323 ns ( 35.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.181 ns ( 64.28 % ) " "Info: Total interconnect delay = 4.181 ns ( 64.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.504 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.504 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|LCD_RW_INT {} } { 0.000ns 0.000ns 1.771ns 1.410ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.782 ns + Longest register pin " "Info: + Longest register to pin delay is 7.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst\|LCD_Display:inst\|LCD_RW_INT 1 REG LCFF_X50_Y22_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y22_N3; Fanout = 9; REG Node = 'newlcd:inst\|LCD_Display:inst\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.682 ns) 7.782 ns DBUS\[7\] 2 PIN PIN_H3 0 " "Info: 2: + IC(5.100 ns) + CELL(2.682 ns) = 7.782 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'DBUS\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.782 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT DBUS[7] } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 72 952 1128 88 "DBUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.682 ns ( 34.46 % ) " "Info: Total cell delay = 2.682 ns ( 34.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 65.54 % ) " "Info: Total interconnect delay = 5.100 ns ( 65.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.782 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT DBUS[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.782 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT {} DBUS[7] {} } { 0.000ns 5.100ns } { 0.000ns 2.682ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.504 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.504 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|LCD_RW_INT {} } { 0.000ns 0.000ns 1.771ns 1.410ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.782 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT DBUS[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.782 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT {} DBUS[7] {} } { 0.000ns 5.100ns } { 0.000ns 2.682ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] DIP\[1\] HAND_CLK 0.590 ns register " "Info: th for register \"Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"DIP\[1\]\", clock pin = \"HAND_CLK\") is 0.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HAND_CLK destination 2.589 ns + Longest register " "Info: + Longest clock path from clock \"HAND_CLK\" to destination register is 2.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns HAND_CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HAND_CLK } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 40 -16 152 56 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns HAND_CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 40 -16 152 56 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns HAND_CLK~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 40 -16 152 56 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.589 ns Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X55_Y21_N23 3 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.589 ns; Loc. = LCFF_X55_Y21_N23; Fanout = 3; REG Node = 'Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.25 % ) " "Info: Total cell delay = 1.534 ns ( 59.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 40.75 % ) " "Info: Total interconnect delay = 1.055 ns ( 40.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.589 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.265 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DIP\[1\] 1 PIN PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'DIP\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIP[1] } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/AccBoard.bdf" { { 104 -8 160 120 "DIP\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.150 ns) 2.181 ns Accumulator:inst10\|Adder8_4bits:inst\|FA:inst6\|inst1~0 2 COMB LCCOMB_X55_Y21_N22 1 " "Info: 2: + IC(1.032 ns) + CELL(0.150 ns) = 2.181 ns; Loc. = LCCOMB_X55_Y21_N22; Fanout = 1; COMB Node = 'Accumulator:inst10\|Adder8_4bits:inst\|FA:inst6\|inst1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { DIP[1] Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst1~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 200 736 800 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.265 ns Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X55_Y21_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.265 ns; Loc. = LCFF_X55_Y21_N23; Fanout = 3; REG Node = 'Accumulator:inst10\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst1~0 Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 54.44 % ) " "Info: Total cell delay = 1.233 ns ( 54.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns ( 45.56 % ) " "Info: Total interconnect delay = 1.032 ns ( 45.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { DIP[1] Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst1~0 Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.265 ns" { DIP[1] {} DIP[1]~combout {} Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst1~0 {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.032ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.589 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { DIP[1] Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst1~0 Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.265 ns" { DIP[1] {} DIP[1]~combout {} Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst1~0 {} Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.032ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 19:18:47 2018 " "Info: Processing ended: Sun Apr 29 19:18:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
