# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ADCPLUS_Demo.srcs/sources_1/ip/Wave_Ram/Wave_Ram_sim_netlist.v" \
"../../../../ADCPLUS_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0_sim_netlist.v" \
"../../../../ADCPLUS_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../ADCPLUS_Demo.srcs/sources_1/new/Clk_Division.v" \
"../../../../ADCPLUS_Demo.srcs/sources_1/new/Driver_ADC.v" \
"../../../../ADCPLUS_Demo.srcs/sources_1/new/Driver_HDMI.v" \
"../../../../ADCPLUS_Demo.srcs/sources_1/new/Freq_Cal.v" \
"../../../../ADCPLUS_Demo.srcs/sources_1/new/Wave_Generator.v" \
"../../../../ADCPLUS_Demo.srcs/sources_1/new/ADCPLUS_Demo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
