# Day 1 of RISC-V Design

Day 1 of the RISC-V Design course introduces the concepts regarding the software to hardware flow.
The instructions were provided by [VSD](https://vlsisystemdesign.com) and [Redwood EDA](https://www.redwoodeda.com)


- **Author :** Ujval Madhu
- **Acknowledgement :** Kunal Ghosh, [VLSI System Design(VSD)](https://vlsisystemdesign.com)
- **Change Log :**  V 1.0, 29 March 2025


## Tools Used
- TL-Verilog
- [Makerchip](https://www.makerchip.com)

## Project Index


|  Sl No. | Project| Description| Bookmark |
|:-------|:-------|:-----------|:----------|
|  | |  | |

Bookmarks might not work after a point of time.


## Description:


<p>
    <img = src = "./Figures/day5_u_arch.PNG">
</p>



#### Output

The final implemented Design and the output waveforms generated using makerchip are shown below:


1. 
    <img = src = "./Figures/day5_design.PNG">
</p>

2.

<p>
    <img = src = "./Figures/day5_waveform.PNG">
</p>


## License

This project is licensed under the GNU General Public License, Version 3 - see the [LICENSE.md](../LICENSE.md) file for details.

## Contact

- Author: Ujval Madhu
- Email: ujvalmadhu003@gmail.com