#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  3 16:54:25 2023
# Process ID: 16464
# Current directory: C:/Users/User/ITMO/SoC/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11592 C:\Users\User\ITMO\SoC\lab3\lab3.xpr
# Log file: C:/Users/User/ITMO/SoC/lab3/vivado.log
# Journal file: C:/Users/User/ITMO/SoC/lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/ITMO/SoC/lab3/lab3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/User/ITMO/SoC/lab1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/User/ITMO/SoC/lab2/solution1/impl/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/User/ITMO/SoC/lab2/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 893.332 ; gain = 248.828
update_compile_order -fileset sources_1
open_bd_design {C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - reset_inv_0
Successfully read diagram <lab1_design> from BD file <C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.480 ; gain = 4.418
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/User/ITMO/SoC/lab2/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/ITMO/SoC/lab2/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv msladkov:hls:getFilterOut:0.0 getFilterOut_0
endgroup
set_property location {6 1833 634} [get_bd_cells getFilterOut_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/getFilterOut_0/s_axi_AXILiteS} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins getFilterOut_0/s_axi_AXILiteS]
Slave segment </getFilterOut_0/s_axi_AXILiteS/Reg> is being mapped into address space </microblaze_0/Data> at <0x44A0_0000 [ 64K ]>
generate_target all [get_files  C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd]
WARNING: [BD 41-927] Following properties on pin /getFilterOut_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\Users\User\ITMO\SoC\lab3\lab3.srcs\sources_1\bd\lab1_design\lab1_design.bd> 
Wrote  : <C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ui/bd_c1da12d9.ui> 
VHDL Output written to : C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/synth/lab1_design.v
VHDL Output written to : C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/sim/lab1_design.v
VHDL Output written to : C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/hdl/lab1_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_inv_0 .
WARNING: [IP_Flow 19-519] IP 'lab1_design_getFilterOut_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block getFilterOut_0 .
Exporting to file C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/hw_handoff/lab1_design.hwh
Generated Block Design Tcl file C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/hw_handoff/lab1_design_bd.tcl
Generated Hardware Definition File C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/synth/lab1_design.hwdef
catch { config_ip_cache -export [get_ips -all lab1_design_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab1_design_xbar_0, cache-ID = 35f48868ce8fb47c; cache size = 22.254 MB.
catch { [ delete_ip_run [get_ips -all lab1_design_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all lab1_design_getFilterOut_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd]
launch_runs -jobs 7 lab1_design_getFilterOut_0_0_synth_1
[Fri Nov  3 16:59:50 2023] Launched lab1_design_getFilterOut_0_0_synth_1...
Run output will be captured here: C:/Users/User/ITMO/SoC/lab3/lab3.runs/lab1_design_getFilterOut_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd] -directory C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files -ipstatic_source_dir C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User/ITMO/SoC/lab3/lab3.cache/compile_simlib/modelsim} {questa=C:/Users/User/ITMO/SoC/lab3/lab3.cache/compile_simlib/questa} {riviera=C:/Users/User/ITMO/SoC/lab3/lab3.cache/compile_simlib/riviera} {activehdl=C:/Users/User/ITMO/SoC/lab3/lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file C:/Users/User/ITMO/SoC/lab3/lab3.sdk/lab1_design_wrapper.hdf
write_hwdef -force  -file C:/Users/User/ITMO/SoC/lab3/lab3.sdk/lab1_design_wrapper.hdf
launch_sdk -workspace C:/Users/User/ITMO/SoC/lab3/lab3.sdk -hwspec C:/Users/User/ITMO/SoC/lab3/lab3.sdk/lab1_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/User/ITMO/SoC/lab3/lab3.sdk -hwspec C:/Users/User/ITMO/SoC/lab3/lab3.sdk/lab1_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/User/ITMO/SoC/lab3/lab3.sdk -hwspec C:/Users/User/ITMO/SoC/lab3/lab3.sdk/lab1_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/User/ITMO/SoC/lab3/lab3.sdk -hwspec C:/Users/User/ITMO/SoC/lab3/lab3.sdk/lab1_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
export_ip_user_files -of_objects  [get_files C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/imports/Debug/FIR_filter.elf] -no_script -reset -force -quiet
remove_files  C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/imports/Debug/FIR_filter.elf
remove_files  C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/imports/Debug/FIR_filter.elf
WARNING: [Vivado 12-818] No files matched 'C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/imports/Debug/FIR_filter.elf'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dev_tb'...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'dev_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dev_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_lmb_bram_0/sim/lab1_design_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_xbar_0/sim/lab1_design_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_reset_inv_0_0/sim/lab1_design_reset_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_reset_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/sim/lab1_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design
INFO: [VRFC 10-311] analyzing module lab1_design_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_DU7Y7O
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1CCBB6Y
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1N51ABT
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1LZOHT1
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1PKAX2C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ipshared/e7cc/hdl/verilog/getFilterOut_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getFilterOut_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module getFilterOut_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ipshared/e7cc/hdl/verilog/getFilterOut_faddbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getFilterOut_faddbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ipshared/e7cc/hdl/verilog/getFilterOut_fdivdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getFilterOut_fdivdEe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ipshared/e7cc/hdl/verilog/getFilterOut_fmulcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getFilterOut_fmulcud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ipshared/e7cc/hdl/verilog/getFilterOut_sitoeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getFilterOut_sitoeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ipshared/e7cc/hdl/verilog/getFilterOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getFilterOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/hdl/lab1_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sim_1/new/dev_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dev_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj dev_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_microblaze_0_0/sim/lab1_design_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_design_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_axi_gpio_0_0/sim/lab1_design_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_design_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_axi_uartlite_0_0/sim/lab1_design_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_design_axi_uartlite_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_dlmb_v10_0/sim/lab1_design_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_design_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_ilmb_v10_0/sim/lab1_design_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_design_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_dlmb_bram_if_cntlr_0/sim/lab1_design_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_design_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_ilmb_bram_if_cntlr_0/sim/lab1_design_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_design_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_mdm_1_0/sim/lab1_design_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_design_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_rst_clk_wiz_1_100M_0/sim/lab1_design_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_design_rst_clk_wiz_1_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ipshared/e7cc/hdl/ip/getFilterOut_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'getFilterOut_ap_fadd_3_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ipshared/e7cc/hdl/ip/getFilterOut_ap_fdiv_14_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'getFilterOut_ap_fdiv_14_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ipshared/e7cc/hdl/ip/getFilterOut_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'getFilterOut_ap_fmul_2_max_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ipshared/e7cc/hdl/ip/getFilterOut_ap_sitofp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'getFilterOut_ap_sitofp_4_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/bd/lab1_design/ip/lab1_design_getFilterOut_0_0/sim/lab1_design_getFilterOut_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_design_getFilterOut_0_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1967.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xelab -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg
Compiling package floating_point_v7_1_8.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_8.vt2mutils
Compiling package floating_point_v7_1_8.vt2mcomps
Compiling package mdm_v3_2_16.mdm_funcs
Compiling package microblaze_v11_0_1.microblaze_types
Compiling package microblaze_v11_0_1.microblaze_isa
Compiling package microblaze_v11_0_1.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_funcs
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_21.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_21.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture lab1_design_axi_gpio_0_0_arch of entity xil_defaultlib.lab1_design_axi_gpio_0_0 [lab1_design_axi_gpio_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.baudrate [\baudrate(c_ratio=54)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.axi_uartlite [\axi_uartlite(c_family="artix7",...]
Compiling architecture lab1_design_axi_uartlite_0_0_arch of entity xil_defaultlib.lab1_design_axi_uartlite_0_0 [lab1_design_axi_uartlite_0_0_def...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.lab1_design_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.lab1_design_clk_wiz_1_0
Compiling module xil_defaultlib.getFilterOut_AXILiteS_s_axi_ram(...
Compiling module xil_defaultlib.getFilterOut_AXILiteS_s_axi
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture getfilterout_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.getFilterOut_ap_fadd_3_full_dsp_32 [getfilterout_ap_fadd_3_full_dsp_...]
Compiling module xil_defaultlib.getFilterOut_faddbkb
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture getfilterout_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.getFilterOut_ap_fmul_2_max_dsp_32 [getfilterout_ap_fmul_2_max_dsp_3...]
Compiling module xil_defaultlib.getFilterOut_fmulcud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_8.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_8.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture getfilterout_ap_fdiv_14_no_dsp_32_arch of entity xil_defaultlib.getFilterOut_ap_fdiv_14_no_dsp_32 [getfilterout_ap_fdiv_14_no_dsp_3...]
Compiling module xil_defaultlib.getFilterOut_fdivdEe(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_8.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_8.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_8.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture getfilterout_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.getFilterOut_ap_sitofp_4_no_dsp_32 [getfilterout_ap_sitofp_4_no_dsp_...]
Compiling module xil_defaultlib.getFilterOut_sitoeOg(ID=1)
Compiling module xil_defaultlib.getFilterOut(ap_ST_fsm_state1=11...
Compiling architecture lab1_design_getfilterout_0_0_arch of entity xil_defaultlib.lab1_design_getFilterOut_0_0 [lab1_design_getfilterout_0_0_def...]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_16.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_16.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_16.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_16.MDM [\MDM(c_family="artix7",c_bscanid...]
Compiling architecture lab1_design_mdm_1_0_arch of entity xil_defaultlib.lab1_design_mdm_1_0 [lab1_design_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_1.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000001101000000")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_1.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v11_0_1.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_1.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_1.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_1.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011110001011010")(0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_1.Div_unit_gti [\Div_unit_gti(c_target=artix7,c_...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_1.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_1.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v11_0_1.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_1.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,alum...]
Compiling architecture imp of entity microblaze_v11_0_1.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_1.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture imp of entity microblaze_v11_0_1.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_1.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_1.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v11_0_1.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v11_0_1.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_1.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_1.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_1.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_1.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_1.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FD [\MB_FD(c_target=artix7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010100110")(0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_1.carry_compare_const [\carry_compare_const(c_target=ar...]
Compiling architecture imp of entity microblaze_v11_0_1.carry_compare [\carry_compare(c_target=artix7,s...]
Compiling architecture imp of entity microblaze_v11_0_1.carry_compare [\carry_compare(c_target=artix7,s...]
Compiling architecture imp of entity microblaze_v11_0_1.find_first_bit [\find_first_bit(c_mant_size=23,c...]
Compiling architecture imp of entity microblaze_v11_0_1.FPU_ADDSUB [\FPU_ADDSUB(c_target=artix7,c_pr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_1.dsp_module [\dsp_module(c_target=artix7,c_a_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_1.dsp_module [\dsp_module(c_target=artix7,c_a_...]
Compiling architecture imp of entity microblaze_v11_0_1.FPU_MUL [\FPU_MUL(c_target=artix7,c_preci...]
Compiling architecture imp of entity microblaze_v11_0_1.FPU_DIV [\FPU_DIV(c_target=artix7,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_1.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_1.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_1.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_1.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_1.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_1.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture lab1_design_microblaze_0_0_arch of entity xil_defaultlib.lab1_design_microblaze_0_0 [lab1_design_microblaze_0_0_defau...]
Compiling module xil_defaultlib.m00_couplers_imp_DU7Y7O
Compiling module xil_defaultlib.m01_couplers_imp_1CCBB6Y
Compiling module xil_defaultlib.m02_couplers_imp_1N51ABT
Compiling module xil_defaultlib.s00_couplers_imp_1PKAX2C
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter(C_...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar_sa...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.lab1_design_xbar_0
Compiling module xil_defaultlib.lab1_design_microblaze_0_axi_per...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture lab1_design_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.lab1_design_dlmb_bram_if_cntlr_0 [lab1_design_dlmb_bram_if_cntlr_0...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture lab1_design_dlmb_v10_0_arch of entity xil_defaultlib.lab1_design_dlmb_v10_0 [lab1_design_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture lab1_design_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.lab1_design_ilmb_bram_if_cntlr_0 [lab1_design_ilmb_bram_if_cntlr_0...]
Compiling architecture lab1_design_ilmb_v10_0_arch of entity xil_defaultlib.lab1_design_ilmb_v10_0 [lab1_design_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.lab1_design_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1L...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.lab1_design_reset_inv_0_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture lab1_design_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.lab1_design_rst_clk_wiz_1_100M_0 [lab1_design_rst_clk_wiz_1_100m_0...]
Compiling module xil_defaultlib.lab1_design
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.lab1_design_wrapper
Compiling module xil_defaultlib.dev_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dev_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim/xsim.dir/dev_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  3 17:11:10 2023...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1967.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dev_tb_behav -key {Behavioral:sim_1:Functional:dev_tb} -tclbatch {dev_tb.tcl} -protoinst "protoinst_files/lab1_design.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/lab1_design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//getFilterOut_0/s_axi_AXILiteS
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source dev_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000ns
Block Memory Generator module dev_tb.dut.lab1_design_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1967.090 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1967.090 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:01:31 . Memory (MB): peak = 1967.090 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1967.090 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dev_tb'...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'dev_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dev_tb_vlog.prj"
"xvhdl --incr --relax -prj dev_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xelab -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1967.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1967.090 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/lab1_design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//getFilterOut_0/s_axi_AXILiteS
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
Block Memory Generator module dev_tb.dut.lab1_design_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 1967.090 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1967.090 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1967.090 ; gain = 0.000
save_wave_config {C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg
set_property xsim.view C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {10000000ns} -objects [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dev_tb'...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'dev_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dev_tb_vlog.prj"
"xvhdl --incr --relax -prj dev_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xelab -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2187.691 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/lab1_design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//getFilterOut_0/s_axi_AXILiteS
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
Block Memory Generator module dev_tb.dut.lab1_design_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/axi_gpio_v2_0/hdl/axi_gpio_v2_0_vh_rfs.vhd: file does not exist.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dev_tb'...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'dev_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dev_tb_vlog.prj"
"xvhdl --incr --relax -prj dev_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xelab -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2187.691 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/lab1_design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//getFilterOut_0/s_axi_AXILiteS
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
Block Memory Generator module dev_tb.dut.lab1_design_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2187.691 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2187.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:01:04 . Memory (MB): peak = 2187.691 ; gain = 0.000
save_wave_config {C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -fileset sim_1 -norecurse C:/Users/User/ITMO/SoC/lab3/lab3.sdk/FIR_filter/Debug/FIR_filter.elf
set_property SCOPED_TO_REF "" [get_files -all -of_objects [get_fileset sim_1] {C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sim_1/imports/Debug/FIR_filter.elf}]
set_property SCOPED_TO_CELLS { } [get_files -all -of_objects [get_fileset sim_1] {C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sim_1/imports/Debug/FIR_filter.elf}]
set_property SCOPED_TO_REF lab1_design [get_files -all -of_objects [get_fileset sim_1] {C:/Users/User/ITMO/SoC/lab3/lab3.sdk/FIR_filter/Debug/FIR_filter.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {C:/Users/User/ITMO/SoC/lab3/lab3.sdk/FIR_filter/Debug/FIR_filter.elf}]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dev_tb'...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'dev_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dev_tb_vlog.prj"
"xvhdl --incr --relax -prj dev_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xelab -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dev_tb_behav -key {Behavioral:sim_1:Functional:dev_tb} -tclbatch {dev_tb.tcl} -protoinst "protoinst_files/lab1_design.protoinst" -view {C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/lab1_design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//getFilterOut_0/s_axi_AXILiteS
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg
source dev_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module dev_tb.dut.lab1_design_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:47 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dev_tb'...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'dev_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dev_tb_vlog.prj"
"xvhdl --incr --relax -prj dev_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
"xelab -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/ITMO/SoC/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dev_tb_behav -key {Behavioral:sim_1:Functional:dev_tb} -tclbatch {dev_tb.tcl} -protoinst "protoinst_files/lab1_design.protoinst" -view {C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/lab1_design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//getFilterOut_0/s_axi_AXILiteS
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg
source dev_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module dev_tb.dut.lab1_design_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10595 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10655 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10715 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11125 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11295 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11415 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11475 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11705 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11765 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11825 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11995 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12055 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12115 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12175 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12345 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12405 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12465 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12525 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12695 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12755 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12815 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12875 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13045 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13105 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13165 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13225 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13395 ns  Iteration: 14  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13455 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13515 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13575 ns  Iteration: 13  Process: /dev_tb/dut/lab1_design_i/getFilterOut_0/U0/getFilterOut_faddbkb_U1/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2187.691 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
open_project C:/Users/User/ITMO/SoC/lab1/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/ITMO/SoC/lab2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2187.691 ; gain = 0.000
update_compile_order -fileset sources_1
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/ITMO/SoC/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/ITMO/SoC/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dev_tb'...
Generating merged BMM file for the design top 'dev_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'dev_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/ITMO/SoC/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dev_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_lmb_bram_0/sim/lab1_design_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_xbar_0/sim/lab1_design_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_reset_inv_0_0/sim/lab1_design_reset_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_reset_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab1/lab1.ip_user_files/bd/lab1_design/sim/lab1_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design
INFO: [VRFC 10-311] analyzing module lab1_design_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_DU7Y7O
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1CCBB6Y
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1N51ABT
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1LZOHT1
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1PKAX2C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab1/lab1.srcs/sources_1/bd/lab1_design/hdl/lab1_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ITMO/SoC/lab1/lab1.srcs/sim_1/new/dev_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dev_tb
"xvhdl --incr --relax -prj dev_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/ITMO/SoC/lab1/lab1.sim/sim_1/behav/xsim'
"xelab -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65618db8150f48b58787bac933745bc4 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_23 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L mdm_v3_2_16 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dev_tb_behav xil_defaultlib.dev_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package mdm_v3_2_16.mdm_funcs
Compiling package microblaze_v11_0_1.microblaze_types
Compiling package microblaze_v11_0_1.microblaze_isa
Compiling package ieee.std_logic_signed
Compiling package microblaze_v11_0_1.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_funcs
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_21.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_21.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture lab1_design_axi_gpio_0_0_arch of entity xil_defaultlib.lab1_design_axi_gpio_0_0 [lab1_design_axi_gpio_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.baudrate [\baudrate(c_ratio=54)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.axi_uartlite [\axi_uartlite(c_family="artix7",...]
Compiling architecture lab1_design_axi_uartlite_0_0_arch of entity xil_defaultlib.lab1_design_axi_uartlite_0_0 [lab1_design_axi_uartlite_0_0_def...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.lab1_design_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.lab1_design_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_16.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_16.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_16.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_16.MDM [\MDM(c_family="artix7",c_bscanid...]
Compiling architecture lab1_design_mdm_1_0_arch of entity xil_defaultlib.lab1_design_mdm_1_0 [lab1_design_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_1.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000001101000000")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_1.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v11_0_1.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_1.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_1.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_1.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011110001011010")(0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_1.Div_unit_gti [\Div_unit_gti(c_target=artix7,c_...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_1.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_1.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v11_0_1.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_1.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,alum...]
Compiling architecture imp of entity microblaze_v11_0_1.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_1.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture imp of entity microblaze_v11_0_1.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_1.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_1.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v11_0_1.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v11_0_1.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_1.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_1.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_1.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_1.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_1.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_1.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FD [\MB_FD(c_target=artix7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010100110")(0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_1.carry_compare_const [\carry_compare_const(c_target=ar...]
Compiling architecture imp of entity microblaze_v11_0_1.carry_compare [\carry_compare(c_target=artix7,s...]
Compiling architecture imp of entity microblaze_v11_0_1.carry_compare [\carry_compare(c_target=artix7,s...]
Compiling architecture imp of entity microblaze_v11_0_1.find_first_bit [\find_first_bit(c_mant_size=23,c...]
Compiling architecture imp of entity microblaze_v11_0_1.FPU_ADDSUB [\FPU_ADDSUB(c_target=artix7,c_pr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_1.dsp_module [\dsp_module(c_target=artix7,c_a_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_1.dsp_module [\dsp_module(c_target=artix7,c_a_...]
Compiling architecture imp of entity microblaze_v11_0_1.FPU_MUL [\FPU_MUL(c_target=artix7,c_preci...]
Compiling architecture imp of entity microblaze_v11_0_1.FPU_DIV [\FPU_DIV(c_target=artix7,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_1.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_1.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_1.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_1.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_1.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_1.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture lab1_design_microblaze_0_0_arch of entity xil_defaultlib.lab1_design_microblaze_0_0 [lab1_design_microblaze_0_0_defau...]
Compiling module xil_defaultlib.m00_couplers_imp_DU7Y7O
Compiling module xil_defaultlib.m01_couplers_imp_1CCBB6Y
Compiling module xil_defaultlib.m02_couplers_imp_1N51ABT
Compiling module xil_defaultlib.s00_couplers_imp_1PKAX2C
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter(C_...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar_sa...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.lab1_design_xbar_0
Compiling module xil_defaultlib.lab1_design_microblaze_0_axi_per...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture lab1_design_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.lab1_design_dlmb_bram_if_cntlr_0 [lab1_design_dlmb_bram_if_cntlr_0...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture lab1_design_dlmb_v10_0_arch of entity xil_defaultlib.lab1_design_dlmb_v10_0 [lab1_design_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture lab1_design_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.lab1_design_ilmb_bram_if_cntlr_0 [lab1_design_ilmb_bram_if_cntlr_0...]
Compiling architecture lab1_design_ilmb_v10_0_arch of entity xil_defaultlib.lab1_design_ilmb_v10_0 [lab1_design_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.lab1_design_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1L...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.lab1_design_reset_inv_0_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture lab1_design_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.lab1_design_rst_clk_wiz_1_100M_0 [lab1_design_rst_clk_wiz_1_100m_0...]
Compiling module xil_defaultlib.lab1_design
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.lab1_design_wrapper
Compiling module xil_defaultlib.dev_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dev_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/ITMO/SoC/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/dev_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  3 17:53:25 2023...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 2412.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/ITMO/SoC/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dev_tb_behav -key {Behavioral:sim_1:Functional:dev_tb} -tclbatch {dev_tb.tcl} -protoinst "protoinst_files/lab1_design.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/lab1_design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/xbar/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/dev_tb/dut/lab1_design_i//microblaze_0_axi_periph/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
source dev_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000ns
Block Memory Generator module dev_tb.dut.lab1_design_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 3276.480 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 3276.480 ; gain = 863.957
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dev_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:01:11 . Memory (MB): peak = 3276.480 ; gain = 869.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 17:57:33 2023...
