#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 22 15:17:11 2024
# Process ID: 41704
# Current directory: C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30556 C:\Zedboard_Projects\ZedboardMemristorControl\design\pmod_spi\pmod_spi.xpr
# Log file: C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi/vivado.log
# Journal file: C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi/pmod_spi.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi/pmod_spi.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
delete_bd_objs [get_bd_cells clk_wiz_0]
set_property name DA4_GPIO [get_bd_cells axi_gpio_0]
set_property name da4_sync [get_bd_ports sync]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_clock_converter:1.1 axis_clock_converter_0
endgroup
delete_bd_objs [get_bd_cells axis_clock_converter_0]
startgroup
endgroup
set_property name PGA_SPI [get_bd_cells axi_quad_spi_1]
set_property name DA4_SPI [get_bd_cells axi_quad_spi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {5 1294 38} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {20} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {500.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {41} CONFIG.MMCM_CLKIN1_PERIOD {50.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {41} CONFIG.PLL_CLKIN_PERIOD {50.000} CONFIG.CLKOUT1_JITTER {485.930} CONFIG.CLKOUT1_PHASE_ERROR {313.282}] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK2]
connect_bd_net [get_bd_ports ex_ADC_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins clk_wiz_0/clk_in1]
undo
set_property location {4 1419 36} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK2]
startgroup
endgroup
make_wrapper -files [get_files C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi/pmod_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:oddr:1.0 oddr_0
endgroup
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets processing_system7_0_FCLK_CLK2] [get_bd_cells clk_wiz_0]
set_property location {4 1365 58} [get_bd_cells oddr_0]
connect_bd_net [get_bd_ports ex_ADC_clk] [get_bd_pins oddr_0/clk_out]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK2] [get_bd_pins oddr_0/clk_in]
save_bd_design
make_wrapper -files [get_files C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi/pmod_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run impl_1
