# PROJECT-1

**Name:** Vishal Dhote

**Company:** CODTECH IT SOLUTION

**ID:** CT08DS5148

**Domain:** VLSI TASKS

**Duration:** JULY 15th, 2024 to AUGUST 15th, 2024

**Mentor:** Muzammil Ahmed

## Overview of the Project

### Project: DIGITAL LOGIC DESIGN WITH VERILOG

### Objective

The objective of this task is to design basic digital logic circuits, including logic gates, adders, and multiplexers, using Verilog within a VLSI design environment. The task involves developing Verilog code for these circuits, simulating their behavior to verify correct functionality, and utilizing a waveform viewer to analyze and interpret the simulation results. The goal is to ensure that the designed circuits operate as intended, with accurate logic and timing, while gaining proficiency in digital logic design using Verilog.

### Key Activities

-**Design Digital Logic Circuits**: Develop Verilog code to implement basic digital logic circuits such as logic gates, adders, and multiplexers.

-**Simulate Designs**: Use simulation tools within the VLSI software to verify the functionality of the Verilog designs, ensuring they perform as intended.

-**Analyze Simulation Results**: Utilize the waveform viewer to examine the simulation results, checking signal behavior and timing to validate the correctness of the circuits.

-**Debug and Refine Designs**: Identify and troubleshoot any issues or discrepancies found during simulation, making necessary adjustments to the Verilog code.

### Technology Used

-**Verilog**: Hardware description language used for designing and modeling digital logic circuits.

-**VLSI Design Software**: Tools such as Cadence, Synopsys, or Xilinx for developing, simulating, and testing Verilog designs.

-**Simulation Tools**: Software like ModelSim, Vivado, or Synopsys VCS used to simulate the Verilog designs and verify their functionality.

### Key Insights

**OR gate**
![Screenshot 2024-08-12 071040](https://github.com/user-attachments/assets/6d4a81d5-2c46-454c-8ad1-ff7bd7f0367c)

**Simulation code**
![Screenshot 2024-08-12 071155](https://github.com/user-attachments/assets/a7641867-3969-4137-9f8b-b15155b79d09)
Behavior
![Screenshot 2024-08-12 073023](https://github.com/user-attachments/assets/5932f66f-6d60-47f3-8e44-7308fce96555)
 
**AND GATE**
![Screenshot 2024-08-12 072048](https://github.com/user-attachments/assets/93f398e3-4082-4750-992c-836ee2cf4044)

**SIMULATION**
![Screenshot 2024-08-12 072145](https://github.com/user-attachments/assets/b8cd90c7-5bd6-41ce-9e31-0c1180a23d45)

**BEHAVIOR**
![Screenshot 2024-08-12 072218](https://github.com/user-attachments/assets/819d1df1-529e-497b-9e06-22942f8f30bd)

**NOT GATE**
![Screenshot 2024-08-12 071714](https://github.com/user-attachments/assets/bb63a133-df1f-4152-90d3-b7e47122072f)

**SIMULATION**
![Screenshot 2024-08-12 071654](https://github.com/user-attachments/assets/e2f12dbb-e4ac-42b0-bec8-f4ecb5ec15ca)

**BEHAVIOR**
![Screenshot 2024-08-12 071626](https://github.com/user-attachments/assets/c3a5293a-f146-49ab-a3dd-03fff10b3ec7)

**NAND GATE**
![Screenshot 2024-08-12 074844](https://github.com/user-attachments/assets/e3c39313-ef49-4925-84cb-092f035c42d6)

**SIMULATION**
![Screenshot 2024-08-12 074857](https://github.com/user-attachments/assets/087be8bb-d3ff-4435-85d4-3ba5716177d1)

**NOR GATE**
![Screenshot 2024-08-12 075216](https://github.com/user-attachments/assets/ecdf58d7-90e2-4e82-9039-aec8bb34e35d)

**SIMULATON**
![Screenshot 2024-08-12 075200](https://github.com/user-attachments/assets/92f617cf-482f-4508-9468-16a26d4673e5)

**BEHAVIOR**
![Screenshot 2024-08-12 075144](https://github.com/user-attachments/assets/da7fbc32-2f61-4950-975d-42c7958490d9)

**UNIVESAL GATE IN ONE CIRCUIT**
![Screenshot 2024-08-12 075716](https://github.com/user-attachments/assets/2d40ff05-7b89-407c-a69e-d2ee949a19f2)

**SIMULATION**
![Screenshot 2024-08-12 075658](https://github.com/user-attachments/assets/09ea32ed-14ef-406b-a4b9-fb550d244211)

**BEHAVIOR**
![Screenshot 2024-08-12 075647](https://github.com/user-attachments/assets/809da483-ad8d-4020-b3c3-e28c73850a4e)
