C * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_incsp_1 * ck13_afproj b0 * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_incsp_1 * ck13_afproj b0 * ! / b7  * * c=> * * cm1_subset_1 b7 * cu2_incsp_1 * ck13_afproj b0 * ! / b8  * * c=> * * cm1_subset_1 b8 * cu2_incsp_1 * ck13_afproj b0 * ! / b9  * * c=> * * cm1_subset_1 b9 * cu2_incsp_1 * ck13_afproj b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * c& * * cv1_aff_1 b2 b0 * * c& * * cv1_aff_4 b3 b0 * * c& * * cr1_tarski b1 b3 * * c& * * cr1_tarski b2 b3 * * c& * * c= b7 * * ck4_tarski b1 c1 * * c& * * c= b8 * * ck4_tarski b2 c1 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b5 b7 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b6 b8 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b5 b9 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b6 b9 * * c& * * c= b9 * * ck4_tarski b4 c1 * * cv1_aff_1 b4 b0 * * c| * * c= b5 b6 * * cr1_tarski b4 b3 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * cv1_aff_1 b2 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c<=> * * c= b3 * * * ck2_aff_4 b0 b1 b2 * * c& * * cr2_hidden b1 b3 * * * cr5_aff_1 b0 b2 b3 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * * c& * * cm1_subset_1 b1 * cu1_struct_0 b0 * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * cm1_subset_1 * * * ck2_aff_4 b0 b1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * * c& * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * * cr5_aff_1 b0 b1 b2 * * * cr5_aff_1 b0 b2 b1 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * cv1_aff_1 b2 b0 * * c<=> * * c= * * ck5_afproj b0 b1 * * ck5_afproj b0 b2 * * * cr5_aff_1 b0 b1 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_4 b3 b0 * * c& * * cr2_hidden b1 b3 * * cr2_hidden b2 b3 * * c| * * c= b1 b2 * * cr1_tarski * * * ck2_aff_1 b0 b1 b2 b3 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c<=> * * cm1_subset_1 b1 * cu1_incsp_1 * ck13_afproj b0 * c~ * * c& * c~ * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * c~ * * c& * * c= b1 * * ck5_afproj b0 b2 * * cv1_aff_1 b2 b0 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_incsp_1 * ck13_afproj b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu2_incsp_1 * ck13_afproj b0 * * c=> * * c& * * c= b1 b3 * * c= * * ck4_tarski b2 c1 b4 * * c<=> * * * cr1_incsp_1 * ck13_afproj b0 b3 b4 * * c& * * cv1_aff_1 b2 b0 * * cr2_hidden b1 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_4 b2 b0 * * c& * * cv1_aff_1 b3 b0 * * c& * * cr2_hidden b1 b2 * * cr1_tarski b3 b2 * * cr1_tarski * * * ck2_aff_4 b0 b1 b3 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_incsp_1 * ck13_afproj b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu2_incsp_1 * ck13_afproj b0 * * c=> * * c& * * c= b3 * * ck5_afproj b0 b1 * * c& * * c= * * ck4_tarski b2 c1 b4 * * c& * * cv1_aff_1 b1 b0 * * cv1_aff_1 b2 b0 * * c<=> * * * cr1_incsp_1 * ck13_afproj b0 b3 b4 * * * cr1_aff_4 b0 b1 b2 
+ * ! / b0  * ! / b1  * * c=> * * cm1_subset_1 b0 b1 * * c| * cv1_xboole_0 b1 * * cr2_hidden b0 b1 
+ * ! / b0  * ! / b1  * * c<=> * * cm1_subset_1 b0 * ck1_zfmisc_1 b1 * * cr1_tarski b0 b1 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * cv1_aff_1 b2 b0 * * c<=> * * * cr5_aff_1 b0 b1 b2 * * * cr1_aff_4 b0 b1 b2 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * cr2_hidden b0 b1 * * cm1_subset_1 b1 * ck1_zfmisc_1 b2 * * cm1_subset_1 b0 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b3 b0 * * c& * * cr2_hidden b1 b3 * * cr2_hidden b2 b3 * * c| * * c= b1 b2 * * c= b3 * * * ck2_aff_1 b0 b1 b2 
+ * ! / b0  * ! / b1  * ! / b2  * c~ * * c& * * cr2_hidden b0 b1 * * c& * * cm1_subset_1 b1 * ck1_zfmisc_1 b2 * cv1_xboole_0 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_incsp_1 * ck13_afproj b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu2_incsp_1 * ck13_afproj b0 * * c=> * * c& * * c= b3 * * ck4_tarski b1 c1 * * c& * * cv1_aff_1 b1 b0 * * * cr1_incsp_1 * ck13_afproj b0 b2 b3 * * c| * * cm1_subset_1 b2 * cu1_struct_0 b0 * * c= b2 * * ck5_afproj b0 b1 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_incsp_1 * ck13_afproj b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu2_incsp_1 * ck13_afproj b0 * * c=> * * c& * * c= b3 * * ck5_afproj b0 b1 * * c& * * c= b4 * * ck4_tarski * * ck6_afproj b0 b2 c2 * * c& * * cv1_aff_1 b1 b0 * * cv1_aff_4 b2 b0 * * c<=> * * * cr1_incsp_1 * ck13_afproj b0 b3 b4 * * * cr1_aff_4 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_incsp_1 * ck13_afproj b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu2_incsp_1 * ck13_afproj b0 * c~ * * c& * * c= b1 b3 * * c& * * c= * * ck4_tarski * * ck6_afproj b0 b2 c2 b4 * * * cr1_incsp_1 * ck13_afproj b0 b3 b4 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * cv1_aff_1 b2 b0 * * c<=> * * c= * * ck5_afproj b0 b1 * * ck5_afproj b0 b2 * * * cr1_aff_4 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * c& * * cv1_aff_4 b2 b0 * * cr1_tarski b1 b2 * * * cr1_aff_4 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_incsp_1 * ck13_afproj b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu2_incsp_1 * ck13_afproj b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * c& * * c= b2 * * ck5_afproj b0 b1 * * c= b3 * * ck4_tarski b1 c1 * * * cr1_incsp_1 * ck13_afproj b0 b2 b3 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_incsp_1 * ck13_afproj b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_incsp_1 * ck13_afproj b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu2_incsp_1 * ck13_afproj b0 * * c=> * * c& * * c= b4 * * ck4_tarski b1 c1 * * c& * * cv1_aff_1 b1 b0 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b2 b4 * * * cr1_incsp_1 * ck13_afproj b0 b3 b4 * * c| * * c= b3 b2 * * c| * * cm1_subset_1 b2 * cu1_struct_0 b0 * * cm1_subset_1 b3 * cu1_struct_0 b0 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c<=> * * cr2_hidden b1 * ck7_afproj b0 * c? / b2  * * c& * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c& * * c= b1 * * ck5_afproj b0 b2 * * cv1_aff_1 b2 b0 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_incsp_1 * ck13_afproj b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu2_incsp_1 * ck13_afproj b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * c& * * cv1_aff_4 b2 b0 * * c& * * cr1_tarski b1 b2 * * c& * * c= b3 * * ck5_afproj b0 b1 * * c= b4 * * ck4_tarski * * ck6_afproj b0 b2 c2 * * * cr1_incsp_1 * ck13_afproj b0 b3 b4 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_incsp_1 * ck13_afproj b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu2_incsp_1 * ck13_afproj b0 * * c=> * * c& * * cv1_aff_4 b1 b0 * * c& * * cr1_tarski b2 b1 * * c& * * * cr5_aff_1 b0 b3 b2 * * c& * * c= b4 * * ck5_afproj b0 b3 * * c= b5 * * ck4_tarski * * ck6_afproj b0 b1 c2 * * * cr1_incsp_1 * ck13_afproj b0 b4 b5 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_incsp_1 * ck13_afproj b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu2_incsp_1 * ck13_afproj b0 * c~ * * c& * * c= b3 * * ck4_tarski * * ck6_afproj b0 b1 c2 * * c& * * cv1_aff_4 b1 b0 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b2 b3 * * cm1_subset_1 b2 * cu1_struct_0 b0 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_incsp_1 * ck14_afproj b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_incsp_1 * ck13_afproj b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu2_incsp_1 * ck14_afproj b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu2_incsp_1 * ck13_afproj b0 * * c=> * * c& * * c= b2 b1 * * c= b4 * * ck4_tarski b3 c2 * * c<=> * * * cr1_incsp_1 * ck14_afproj b0 b1 b3 * * * cr1_incsp_1 * ck13_afproj b0 b2 b4 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu2_incsp_1 * ck13_afproj b0 * c? / b2  * * c& * * cm1_subset_1 b2 * cu1_incsp_1 * ck13_afproj b0 * c? / b3  * * c& * * cm1_subset_1 b3 * cu1_incsp_1 * ck13_afproj b0 * c? / b4  * * c& * * cm1_subset_1 b4 * cu1_incsp_1 * ck13_afproj b0 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b2 b1 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b3 b1 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b4 b1 * * c& * c~ * * c= b2 b3 * * c& * c~ * * c= b3 b4 * c~ * * c= b4 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_incsp_1 * ck13_afproj b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_incsp_1 * ck13_afproj b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu2_incsp_1 * ck13_afproj b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu2_incsp_1 * ck13_afproj b0 * c~ * * c& * * * cr1_incsp_1 * ck13_afproj b0 b1 b3 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b1 b4 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b2 b3 * * c& * * * cr1_incsp_1 * ck13_afproj b0 b2 b4 * * c& * c~ * * c= b1 b2 * c~ * * c= b3 b4 
- * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * * c& * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c<=> * * * cr5_aff_1 b0 b1 b2 * * * cr3_aff_1 b0 b1 b2 
