<!DOCTYPE html>
<html lang="ko">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Q-CARES</title>
  <link rel="stylesheet" href="../../assets/css/layout.css" />
  <link rel="stylesheet" href="../../assets/css/sub.css" />
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap-icons@1.10.5/font/bootstrap-icons.css" />

</head>
<body>
  <header class="gnb gnb-sub">
    <div class="container">
      <h1 class="logo">
        <a href="/index.html" aria-label="퀄리타스반도체 로고">
          <span class="blind">퀄리타스반도체</span>
        </a>
      </h1>
      <button class="menu-toggle" aria-label="메뉴 열기">
        <i class="bi bi-list"></i>
      </button>
      <ul class="nav">
          <li class="nav-item has-sub">
            <a href="pages/solution/index.html">Solution</a>
            <div class="nav-hover-area">
            <div class="mega-menu">
              <div class="container">
                <div class="mega-col">
                <h4>Application</h4>
                <ul>
                  <li><a href="#">Overview</a></li>
                  <li><a href="#">AI / HPC</a></li>
                  <li><a href="#">Mobile & Edge</a></li>
                  <li><a href="#">Automotive</a></li>
                </ul>
              </div>
              <div class="mega-col">
                <h4>High-speed Interconnect IP Portfolio</h4>
                <ul>
                  <li><a href="#">Overview</a></li>
                  <li><a href="#">PCI Express</a></li>
                  <li><a href="#">UCI Express</a></li>
                  <li><a href="#">MIPI Solution</a></li>
                  <li><a href="#">Display Solution</a></li>
                  <li><a href="#">SERDES</a></li>
                  <li><a href="#">USB</a></li>
                  <li><a href="#">Ethernet</a></li>
                  <li><a href="#">SLVS-EC</a></li>
                </ul>
              </div>
            </div>
            </div>
            </div>
          </li>
          <li class="nav-item has-sub">
            <a href="pages/support/index.html">Support</a>
              <div class="nav-hover-area">
                <div class="mega-menu">
                  <div class="container">
                    <div class="mega-col">
                     <a href="#">Q-CARES</a>
                    </div>
                    <div class="mega-col">
                      <h4>Download Center</h4>
                      <ul>
                        <li><a href="#">White paper</a></li>
                        <li><a href="#">Brochure</a></li>
                      </ul>
                  </div>
                </div>
              </div>
            </div>
          </li>
          <li class="nav-item has-sub">
            <a href="pages/company/index.html">Company</a>
              <div class="nav-hover-area">
                <div class="mega-menu">
                  <div class="container">
                    <div class="mega-col">
                     <a href="#">About Us</a>
                    </div>
                    <div class="mega-col">
                      <h4>IR</h4>
                      <ul>
                        <li><a href="#">전자공고</a></li>
                        <li><a href="#">공시</a></li>
                        <li><a href="#">공시정보자료규정</a></li>
                      </ul>
                  </div>
                  <div class="mega-col">
                     <a href="#">Career</a>
                  </div>
                </div>
              </div>
            </div>
          </li>
          <li class="nav-item has-sub">
            <a href="pages/news-event/index.html">News & Event</a>
            <div class="nav-hover-area">
                <div class="mega-menu">
                  <div class="container">
                    <div class="mega-col">
                      <a href="#">News</a>
                    </div>
                     <div class="mega-col">
                      <a href="#">Event</a>
                    </div>
                    <div class="mega-col">
                      <a href="#">Insight</a>
                    </div>
                </div>
              </div>
            </div>
          </li>
      </ul>
      <ul class="unit">
        <li><a href="pages/contact/index.html">Contact us</a></li>
        <li class="lang-item">
          <a href="#none" class="lang-toggle"><i class="bi bi-globe"></i></a>
          <ul class="lang-dropdown">
            <li><a href="#none" class="active">KR</a></li>
            <li><a href="#none">EN</a></li>
            <li><a href="#none">JP</a></li>
            <li><a href="#none">CN</a></li>
          </ul>
        </li>
      </ul>

      <div class="m-submenu">
        <ul class="m-nav">
          <li class="nav-item has-sub">
            <h4 class="title">Solution</h4>
            <div class="accordion-toggle">Application</div>
            <div class="submenu">
              <ul>
                <li><a href="#">Overview</a></li>
                <li><a href="#">AI / HPC</a></li>
                <li><a href="#">Mobile & Edge</a></li>
                <li><a href="#">Automotive</a></li>
              </ul>
            </div>
  
            <div class="accordion-toggle">High-speed Interconnect IP Portfolio</div>
            <div class="submenu">
              <ul>
                  <li><a href="#">Overview</a></li>
                  <li><a href="#">PCI Express</a></li>
                  <li><a href="#">UCI Express</a></li>
                  <li><a href="#">MIPI Solution</a></li>
                  <li><a href="#">Display Solution</a></li>
                  <li><a href="#">SERDES</a></li>
                  <li><a href="#">USB</a></li>
                  <li><a href="#">Ethernet</a></li>
                  <li><a href="#">SLVS-EC</a></li>
              </ul>
            </div>
          </li>
           <li class="nav-item has-sub">
            <h4 class="title">Support</h4>
            <a href="#none">Q-CARES</a>
            <div class="accordion-toggle">Download Center</div>
            <div class="submenu">
              <ul>
                  <li><a href="#">White paper</a></li>
                  <li><a href="#">Brochure</a></li>
              </ul>
            </div>
          </li>
            <li class="nav-item has-sub">
            <h4 class="title">Company</h4>
            <a href="#none">About Us</a>
            <div class="accordion-toggle">IR</div>
            <div class="submenu">
              <ul>
                <li><a href="#">전자공고</a></li>
                <li><a href="#">공시</a></li>
                <li><a href="#">공시정보자료규정</a></li>
              </ul>
            </div>
             <a href="#none">Career</a>
          </li>
           <li class="nav-item has-sub">
            <h4 class="title">News & Event</h4>
            <a href="#none">News Us</a>
            <a href="#none">Event</a>
            <a href="#none">Insight</a>
          </li>
          <li class="mega-bottom">
              <ul>
                <li>
                  <a href="#none">KR</a>
                </li>
                <li>
                  <a href="#none" class="active">EN</a>
                </li>
                  <li>
                  <a href="#none">JP</a>
                </li>
                  <li>
                  <a href="#none">CN</a>
                </li>
              </ul>
              <a href="#none">Contact us</a>
            </li>
        </ul>
    </div>
</div>
</header>

<main class="contact-main download-center solution-wrap">
    <div class="container">
        <h1 class="page-title">High-speed Interconnect IP Portfolio</h1>
    </div>
    <section class="wrap">
        <nav class="tab-nav swiper">
            <div class="container swiper-wrapper">
                <a href="#portfolio01" class="tab-btn swiper-slide active" data-tab="portfolio01">Overview</a>
                <a href="#portfolio02" class="tab-btn swiper-slide" data-tab="portfolio02">SERDES PHY IP</a>
                <a href="#portfolio03" class="tab-btn swiper-slide" data-tab="portfolio03">PCIe PHY IP</a>
                <a href="#portfolio04" class="tab-btn swiper-slide" data-tab="portfolio04">UCIe PHY IP</a>  
                <a href="#portfolio05" class="tab-btn swiper-slide" data-tab="portfolio05">MIPI</a>  
                <a href="#portfolio06" class="tab-btn swiper-slide" data-tab="portfolio06">Display PHY IP</a>  
                <a href="#portfolio07" class="tab-btn swiper-slide" data-tab="portfolio07">Ethernet PHY IP</a>  
                <a href="#portfolio08" class="tab-btn swiper-slide" data-tab="portfolio08">SLVS-EC RX PHY IP</a>  
                <a href="#portfolio09" class="tab-btn swiper-slide" data-tab="portfolio09">USB Super-speed+ PHY</a>  
            </div>
        </nav>
        <div class="tab-panels portfolio-panels">
          <div class="tab-panel active" id="portfolio01">
            <div class="container">
              <div class="content-top">
                <h2>Qualitas Semiconductor delivers a comprehensive lineup <br />
                    of high-speed, silicon-proven interface IPs, enabling customers <br />
                    to build reliable, power-efficient, and high-performance SoCs.</h2>
                <p>Our high-speed interconnect IP enables scalable, low-power, and high-bandwidth connectivity across a wide range of advanced electronic systems. <br />It is designed to meet the performance and integration needs of today’s most demanding applications — including AI accelerators, data centers, automotive <br /> systems, and embedded edge devices.</p>
              </div>
              <ul class="conent-cards">
                <li>
                  <picture class="image">
                    <source srcset="../../assets/images/portfolio-pc-01.png" media="(min-width: 1280px)" />
                    <source srcset="../../assets/images/portfolio-tb-01.png" media="(min-width: 992px) and (max-width: 1279px)" />
                    <img src="../../assets/images/portfolio-mb-01.png" alt="" />
                  </picture>
                  <div class="text">
                    <h4>SERDES PHY IP</h4>
                    <p>Robust and scalable SERDES IP, supporting data rates up to 112G, tailored for data center, 5G, and high-bandwidth embedded systems.</p>
                    <a href="#none">Learn more</a>
                  </div>
                </li>
                <li>
                  <picture class="image">
                    <source srcset="../../assets/images/portfolio-pc-02.png" media="(min-width: 1280px)" />
                    <source srcset="../../assets/images/portfolio-tb-02.png" media="(min-width: 992px) and (max-width: 1279px)" />
                    <img src="../../assets/images/portfolio-mb-02.png" alt="" />
                  </picture>
                  <div class="text">
                    <h4>PCIe PHY IP</h4>
                    <p>Ultra-low latency and best-in-class area & power efficiency, widely adopted in high-performance computing applications like data center, automotive, surveillance and mobile etc.</p>
                    <a href="#none">Learn more</a>
                  </div>
                </li>
                <li>
                  <picture class="image">
                    <source srcset="../../assets/images/portfolio-pc-03.png" media="(min-width: 1280px)" />
                    <source srcset="../../assets/images/portfolio-tb-03.png" media="(min-width: 992px) and (max-width: 1279px)" />
                    <img src="../../assets/images/portfolio-mb-03.png" alt="" />
                  </picture>
                  <div class="text">
                    <h4>UCIe Solution</h4>
                    <p>Next-generation die-to-die connectivity supporting UCIe 2.0 standards, enabling chiplet-based designs with seamless interoperability and customizable IP tailored to customers’ SoC architectures.</p>
                    <a href="#none">Learn more</a>
                  </div>
                </li>
                <li>
                  <picture class="image">
                    <source srcset="../../assets/images/portfolio-pc-04.png" media="(min-width: 1280px)" />
                    <source srcset="../../assets/images/portfolio-tb-04.png" media="(min-width: 992px) and (max-width: 1279px)" />
                    <img src="../../assets/images/portfolio-mb-04.png" alt="" />
                  </picture>
                  <div class="text">
                    <h4>MIPI Solution</h4>
                    <p>Comprehensive MIPI IP portfolio for camera and display interfaces, widely adopted in automotive, mobile, surveillance platforms based on superior power/performance/area competitiveness.</p>
                    <a href="#none">Learn more</a>
                  </div>
                </li>
                <li>
                  <picture class="image">
                    <source srcset="../../assets/images/portfolio-pc-05.png" media="(min-width: 1280px)" />
                    <source srcset="../../assets/images/portfolio-tb-05.png" media="(min-width: 992px) and (max-width: 1279px)" />
                    <img src="../../assets/images/portfolio-mb-05.png" alt="" />
                  </picture>
                  <div class="text">
                    <h4>Display Solution</h4>
                    <p>High-speed PHY IPs supporting VESA and custom display protocols, delivering sharp performance for automotive infotainment, and industrial & consumer applications.</p>
                    <a href="#none">Learn more</a>
                  </div>
                </li>
                <li>
                  <picture class="image">
                    <source srcset="../../assets/images/portfolio-pc-06.png" media="(min-width: 1280px)" />
                    <source srcset="../../assets/images/portfolio-tb-06.png" media="(min-width: 992px) and (max-width: 1279px)" />
                    <img src="../../assets/images/portfolio-mb-06.png" alt="" />
                  </picture>
                  <div class="text">
                    <h4>Ethernet PHY IP</h4>
                    <p>Ethernet PHY IP solutions are optimized for low latency and high reliability in networking and automotive domains.</p>
                    <a href="#none">Learn more</a>
                  </div>
                </li>
                 <li>
                  <picture class="image">
                    <source srcset="../../assets/images/portfolio-pc-07.png" media="(min-width: 1280px)" />
                    <source srcset="../../assets/images/portfolio-tb-07.png" media="(min-width: 992px) and (max-width: 1279px)" />
                    <img src="../../assets/images/portfolio-mb-07.png" alt="" />
                  </picture>
                  <div class="text">
                    <h4>SLVS-EC RX PHY IP</h4>
                    <p>High-speed, low-power sensor interface IP supporting SLVS-EC v3.0, ideal for image sensors in industrial & consumer cameras as well as surveillance.</p>
                    <a href="#none">Learn more</a>
                  </div>
                </li>
                <li>
                  <picture class="image">
                    <source srcset="../../assets/images/portfolio-pc-08.png" media="(min-width: 1280px)" />
                    <source srcset="../../assets/images/portfolio-tb-08.png" media="(min-width: 992px) and (max-width: 1279px)" />
                    <img src="../../assets/images/portfolio-mb-08.png" alt="" />
                  </picture>
                  <div class="text">
                    <h4>USB Super-speed+ PHY</h4>
                    <p>A low-power, high-performance solution compliant with USB 3.2 Gen 2 standards, enabling fast and reliable data transfer for next-generation SoCs.</p>
                    <a href="#none">Learn more</a>
                  </div>
                </li>
              </ul>
            </div>
          </div>
          <div class="tab-panel" id="portfolio02">
            <div class="container">
              <div class="content-top">
                <h4 class="category">100G SERDES PAM4 PHY</h4>
                <h2>Elevating High-Speed Connectivity with <br />Precision and Power Efficiency</h2>
                <p>Qualitas Semiconductor’s SERDES PHY IP delivers a high-performance, low-power solution for high-speed interfaces up to 112Gbps. It supports diverse <br />applications including AI accelerators, data centers, 5G infrastructure, and automotive SoCs.
                <br /><br />
                The Ethernet PHY IP is optimized for CEI-112G and supports 8b/10b encoding for Gen1/Gen2 and 128b/130b for Gen3/Gen4, ensuring accurate serialization and <br />deserialization of data streams.
                <br /><br />        
                With robust equalization and proven interoperability, it maintains high signal integrity across lossy channels and is well-suited for advanced SoC integration.</p>
              </div>
              <div class="image image-text">
                <img src="../../assets/images/serdes-img.png" >
              </div>
              <div class="menu-links">
                <h2 class="title">100G SERDES PAM4 PHY</h2>
                <div class="content">
                    <h4 class="category">Block Diagram</h4>
                    <div class="image">
                        <img src="../../assets/images/serdes-img-02.png" alt="">
                    </div>
                    <h4 class="title">Features</h4>
                    <p>Supports on-chip PLL for baud-rate clock generation and CDR for extracting retimed clocks from received serial streams</p>
                    <h5>Transmit Path</h5>
                    <ul>
                        <li>Accepts four 10-bit transmit characters (8b/10b) or four 8-bit data blocks (128b/130b)</li>
                        <li>Serializes data to differential outputs (TXP/TXN) at up to 16.0Gb/s per lane</li>
                    </ul>
                    <h5>Receive Path</h5>
                    <ul>
                        <li>Samples incoming serial data from differential inputs (RXP/RXN)</li>
                        <li>Deserializes into four 10-bit (8b/10b) or 8-bit (128b/130b) received characters</li>
                    </ul>
                    <p>Optimized for high-speed Ethernet, PCIe, and custom protocol applications <br />
                        Integrated with robust equalization and low-jitter clock recovery for enhanced signal integrity</p>
                </div>
              </div>
            </div>
          </div>
          <div class="tab-panel" id="portfolio03">
            <div class="container">
              <div class="content-top">
                <h4 class="category">PCI Express® (PCIe) PHY IP Solutions</h4>
                <h2>The Key Interface IP Essential <br />For Use In the Era of Artificial Intelligence</h2>
                <p>
                    Qualitas Semiconductor’s PCIe PHY IP supports PCIe Gen 4.0, 5.0, and 6.0, and is validated through interoperability testing in collaboration with global partners, <br />
                    ensuring a production-ready and reliable solution.
                    <br /><br />
                    It offers a cost-effective, low-power, and area-efficient solution built on advanced FinFET CMOS technology, making it suitable for high-performance and <br />
                    power-sensitive designs. The IP includes all necessary ESD I/Os and bump pads, and supports robust built-in self-test (BIST) features such as loopback and <br />
                    scan test, enhancing both reliability and debug efficiency.
                </p>
              </div>
              <div class="image image-text">
                <img src="../../assets/images/portfolio02-img.png" >
              </div>
              <div class="menu-links type2">
                <h2 class="title">PCIe Gen5/6</h2>
                <div class="content">
                    <p class="text">
                        Qualitas Semiconductor’s PCIe 5.0 and 6.0 PHY IPs deliver high-speed, low-power, and compact solutions with robust signal and power integrity, ensuring high reliability across a wide range of applications. Optimized for AI accelerators in data centers, high-performance computing (HPC), automotive systems, and surveillance devices, these IPs offer exceptional performance for next-generation designs.
                        <br /><br />
                        Built on advanced FinFET process nodes, the IPs incorporate DSP-based equalization, low latency, and industry-proven interoperability—making them ideal for PCIe 6.0 and CXL-ready systems.
                    </p>
                    <h4 class="category">Block Diagram</h4>
                    <div class="image">
                        <img src="../../assets/images/portfolio02-img-01.png" alt="">
                    </div>
                    <h4 class="title">Features</h4>
                    <ul>
                        <li>Best-in-class Power / Performance / Area competitiveness</li>
                        <li>Compliant to PCIe 5.0/6.2 Base specification</li>
                        <li>Supports lane configurations according to the customer’s demands</li>
                        <li>Supports data rates of 2.5GT/s, 5.0GT/s, 8.0GT/s, 16GT/s, 32GT/s and 64GT/s (PAM4)</li>
                        <li>Supports power-down modes of P0, P1, P2, P1.ss and P1.cpm</li>
                        <li>Supports fully adaptive channel equalization</li>
                        <li>Built-in self-test feature producing and checking PRBS random pattern</li>
                    </ul>
                </div>
              </div>
              <div class="menu-links type2">
                <h2 class="title">PCIe Gen4</h2>
                <div class="content">
                    <p class="text">
                       Qualitas Semiconductor’s PCIe Gen 4.0 PHY IP offers a low-power, compact solution with proven performance and robust signal and power integrity, making it suitable for a wide range of high-speed interface environments.
                        Optimized for seamless integration with controller IPs, it enhances design efficiency and reliability.
                        Built-in self-test (BIST), loopback, and scan test features significantly improve debug capability, while optional delivery as a complete PCIe 4.0 subsystem meets diverse customer needs.
                        This robust IP has been successfully deployed in mass-production for applications including data centers, automotive systems, and surveillance devices.
                    </p>
                    <h4 class="category">Block Diagram</h4>
                    <div class="image">
                        <img src="../../assets/images/portfolio02-img-02.png" alt="">
                    </div>
                    <h4 class="title">Features</h4>
                    <ul>
                        <li>Best-in-class Power / Performance / Area competitiveness</li>
                        <li>Compliant to PCIe 4.0 Base specification</li>
                        <li>Supports lane configurations according to the user’s demands </li>
                        <li>Supports data rates of 2.5GT/s, 5.0GT/s, 8.0GT/s and 16GT/s</li>
                        <li>Including PCS supported in soft-macro form</li>
                        <li>Supports power-down modes of P0, P1, P2, P1.ss and P1.cpm</li>
                        <li>Supports fully adaptive channel equalization</li>
                        <li>Built-in self-test feature producing and checking PRBS pattern</li>
                    </ul>
                </div>
              </div>

            </div>
          </div>
          <div class="tab-panel" id="portfolio04">
            <div class="container">
              <div class="content-top">
                <h4 class="category">UCIe PHY (Die-to-Die)</h4>
                <h2>A Critical Link Essential <br />For the Era of Advanced Chiplet Integration</h2>
                <p>
                  Qualitas Semiconductor’s UCIe PHY IP enables high-bandwidth, low-latency die-to-die communication across chiplets, <br />
                  fully compliant with the Universal Chiplet Interconnect Express™ (UCIe™) version 2.0 standard.
                  <br /><br />
                  It supports both Standard and Advanced package types, offering the flexibility needed to build scalable, heterogeneous systems. <br />
                  Designed for AI accelerators, data center SoCs, and custom multi-die architectures, this PHY IP delivers robust signal integrity and integration-ready support for next-generation chiplet- <br />based designs.
                </p>
              </div>
              <div class="image image-text">
                <img src="../../assets/images/portfolio04-img-01.png" >
              </div>
              <div class="menu-links">
                <h2 class="title">UCIe PHY (Die-to-Die)</h2>
                <div class="content">
                    <h4 class="category">Block Diagram</h4>
                    <div class="image">
                        <img src="../../assets/images/portfolio04-img-02.png" alt="">
                    </div>
                    <h4 class="title">Features</h4>
                    <ul>
                        <li>Compliant with UCIe v2.0, supporting 4/8/12/16/24/32 GT/s data rates</li>
                        <li>for Standard Package up to 16 lanes / for Advanced Package up to 64 lanes</li>
                        <li>Provides a 1024-bit data bus width with high-throughput die-to-die communication</li>
                        <li>Includes automatic per-lane calibration and optional transmitter de-emphasis</li>
                        <li>Built-in Eye-Opening Monitor (EOM) and loopback test support for both internal and external testing</li>
                        <li>Supports subsystem optimization based on the customer’s chiplet architecture</li>
                        <li>Provides D2D-to-D2D SI/PI modeling and analysis, including full package and board considerations for customer-specific implementations</li>
                    </ul>
                </div>
              </div>
            </div>
          </div>
          <div class="tab-panel" id="portfolio05">
            <div class="container">
              <div class="content-top">
                <h4 class="category">MIPI PHY & Controller</h4>
                <h2>Enhanced Data Transmission with <br />State-of-the-Art MIPI Solutions</h2>
                <p>
                    Qualitas Semiconductor’s MIPI D/C-PHY Combo IP is a mass-proven solution supporting both MIPI D-PHY v3.0 and C-PHY v2.1 standards.
                    <br />With extensive production tapeouts and deployment across multiple customer SoCs, it ensures high-speed, low-power connectivity for camera, display, and sensor interfaces in modern semiconductor platforms.
                    <br /><br />
                    The IP is available with our own optional CSI-2 Receiver and DSI-2 Transmitter/Receiver controller IPs, delivering a tightly integrated PHY + Controller package that simplifies system design and accelerates product development.
                </p>
              </div>
              <div class="image image-text">
                <img src="../../assets/images/portfolio05-img-01.png" >
              </div>
              <div class="menu-links type2">
                <h2 class="title">C/D-PHY</h2>
                <div class="content">
                    <p class="text">
                      Qualitas Semiconductor’s C/D-PHY Combo IP delivers top-tier PPA characteristics and is mass production-proven across multiple customer SoCs.
                      <br /><br />
                      It is available as a complete subsystem with Qualitas’ own CSI-2 and DSI-2 controller IPs, enabling streamlined integration for camera and display applications.
                      <br /><br />
                      The IP can be customized to meet specific SoC requirements, providing design flexibility for diverse system needs.
                    </p>
                    <h4 class="category">Block Diagram</h4>
                    <div class="image">
                        <img src="../../assets/images/portfolio05-img-02.png" alt="">
                    </div>
                    <h4 class="title">Features</h4>
                    <h5>C-PHY/D-PHY Combo TX/RX</h5>
                    <ul>
                        <li>Compliant to MIPI D-PHY v3.0, C-PHY v2.1 specification
                          <p>D-PHY TX/RX : 80Mb/s ~ 9.0Gb/s</p>
                          <p>C-PHY TX/RX : 80Ms/s ~ 8.0Gs/s</p>
                        </li>
                        <li>Area efficient macro optimized for placement for dense SoC designs</li>
                        <li>Support Uni-(TX or RX) and Bi-directional(TX and RX) mode</li>
                        <li>Support emphasis architecture over lossy channel for TX</li>
                        <li>Support equalize architecture over lossy channel for RX</li>
                        <li>Controllable Bandwidth-power scaling</li>
                        <li>Low power mode turn-on based on channel condition</li>
                        <li>Power gating architecture reduce leakage power</li> 
                        <li>Clock gating for low-power consumption</li>
                        <li>Support Eye open monitor</li>
                        <li>Support internal and external loopback test</li>
                    </ul>
                </div>
              </div>
              <div class="menu-links type2">
                <h2 class="title">CSI-2 RX</h2>
                <div class="content">
                    <p class="text">
                      CSI-2 RX IP supports both C-PHY v1.2 and D-PHY v2.0 interfaces, enabling flexible integration across a wide range of image sensor applications.
                      With built-in link layer capabilities including error detection, lane merging, and pixel format support, this IP ensures reliable and efficient data capture in advanced camera systems.
                      It also supports CSE v2.0, MIPI’s functional safety standard, enhancing system-level reliability for safety-critical applications.
                    </p>
                    <h4 class="category">Block Diagram</h4>
                    <div class="image">
                        <img src="../../assets/images/portfolio05-img-03.png" alt="">
                    </div>
                    <h4 class="title">Features</h4>
                    <h5>Standards Compliance</h5>
                    <ul>
                        <li>MIPI CSI-2 RX v2.0</li>
                        <li>MIPI C-PHY v1.2 and D-PHY v2.0 (via standard PPI interface)</li>
                        <li>MIPI CSE v2.0</li>
                    </ul>
                    <h5>Link Layer Features</h5>
                    <ul>
                        <li>Lane merging, virtual channel detection, and programmable data extraction</li>
                        <li>Error detection and correction, including packet-level and protocol decoding errors</li>
                        <li>Supports all pixel formats defined in the CSI-2 standard</li>
                    </ul>
                </div>
              </div>
                    <div class="menu-links type2">
                <h2 class="title">DSI-2 TX/RX</h2>
                <div class="content">
                    <p class="text">
                      DSI-2 TX/RX IP supports both transmit and receive functions in line with the DSI-2 v1.1 and D-PHY v2.0 standards.
                      Designed for modern SoCs integrating display functionality, it supports high-speed and low-power modes, lane configurability, and robust link features—making it ideal for advanced embedded display applications.
                    </p>
                    <h4 class="category">Block Diagram</h4>
                    <div class="image">
                        <img src="../../assets/images/portfolio05-img-04.png" alt="">
                    </div>
                    <h4 class="title">Features</h4>
                    <h5>Standards Compliance</h5>
                    <ul>
                        <li>MIPI DSI-2 v1.1</li>
                        <li>MIPI D-PHY v2.0</li>
                    </ul>
                    <h5>Link Layer Features</h5>
                    <ul>
                        <li>Configurable EoTp</li>
                        <li>Multiple packets per transmission</li>
                        <li>Lane distribution with ECC/CRC error handling</li>
                        <li>Detects all packet-level and protocol decoding errors</li>
                        <li>Supports all pixel formats defined by the standard</li>
                    </ul>
                </div>
              </div>
            </div>
          </div>
          <div class="tab-panel" id="portfolio06">
            <div class="container">
              <div class="content-top">
                <h4 class="category">Display PHY IP</h4>
                <h2>From Concept to Screen : <br />Building Future-Ready Display Systems</h2>
                <p>
                  Qualitas Semiconductor’s Display IP portfolio offers high-performance, low-power solutions for both external and internal display interfaces. It includes TX/RX PHY IPs for DisplayPort (DP) and Embedded DisplayPort (eDP), Intra-panel TX PHY IP, and Display Stream Compression (DSC) Encoder and Decoder IPs to support efficient high-resolution data transmission.
                  <br /><br />
                  All IPs are designed with global top-tier PPA efficiency, verified through mass production across customer SoCs, and validated for robust signal and power integrity in both on-chip and off-chip environments. These IPs are optimized for seamless integration into embedded, mobile, and high-resolution display systems.
                </p>
              </div>
              <div class="image image-text">
                <img src="../../assets/images/portfolio06-img-01.png" >
              </div>
              <div class="menu-links type2">
                <h2 class="title">DP&eDP TX/RX</h2>
                <div class="content">
                    <p class="text">
                      Qualitas Semiconductor’s DP and eDP TX/RX PHY IP provides a compact, low-power solution for high-speed external display interfaces.
                      It supports various lane configurations, bidirectional data flow in both NS and EW directions, and is optimized for area efficiency on advanced FinFET nodes.
                      <br /><br />
                      The IP includes built-in self-test features such as loopback mode and PRBS pattern checking, ensuring reliable performance and simplified validation in DisplayPort and Embedded DisplayPort applications.
                    </p>
                    <h4 class="category">Block Diagram</h4>
                    <div class="image">
                        <img src="../../assets/images/portfolio06-img-02.png" alt="">
                    </div>
                    <h4 class="title">Features</h4>
                    <ul>
                        <li>eDP+  v1.5 compliant</li>
                        <li>Supports for 1.62Gbps to Max 8.1Gbps data rate</li>
                        <li>PSR, PSR2 supported for low power consumption ( FW_SLEEP, FW_STANDBY supported )</li>
                        <li>Supports for eDP v1.5 feature such as AUX-less Link Training</li>
                        <li>Adaptive continuous time linear equalizer (CTLE) and decision feedback equalization (DFE)</li>
                        <li>Automatic calibration of analog circuits and offset correction</li>
                        <li>Built-in eye open monitor</li>
                        <li>Built-in self-test (BIST) including PRBS7 and eDP Compliant TPS1 to TPS4 generation and checker</li>
                    </ul>
                </div>
              </div>
              <div class="menu-links type2">
                <h2 class="title">Intra-panel TX</h2>
                <div class="content">
                    <p class="text">
                      Qualitas Semiconductor’s Intra-panel TX PHY IP is a low-power transmitter designed for COG (Chip-on-Glass) and COF (Chip-on-Film) display modules.
                      It supports data rates up to 4.0Gbps, utilizing a DC-coupled differential pair and a push-pull current mode driver with 600mV swing and 6dB pre-emphasis, enabling high-speed and reliable panel-to-display communication.
                    </p>
                    <h4 class="category">Block Diagram</h4>
                    <div class="image">
                        <img src="../../assets/images/portfolio06-img-03.png" alt="">
                    </div>
                    <h4 class="title">Features</h4>
                    <h5>Standards Compliance</h5>
                    <ul>
                        <li>Compliant to multi-protocol interface</li>
                        <li>COG and COF transmitter</li>
                        <li>Data Rate : 120Mbps ~ 4.0Gbps</li>
                        <li>Supports Power Down Mode</li>
                        <li>Supports Low Power Mode during V-blank period</li>
                        <li>Programmable differential transmitter output impedance (75Ω - 180Ω)</li>
                        <li>Pre-emphasis : max 6dB</li>
                        <li>Programmable Byte clock: 1/12</li>
                        <li>HBM 2kV, CDM +/- 500V</li>
                        <li>Supports APB v3.0 Interface</li>
                        <li>Supports SPI interface for DFT purpose</li>
                    </ul>
                </div>
              </div>
              <div class="menu-links type2">
                <h2 class="title">DSC Decoder/Encoder</h2>
                <div class="content">
                    <p class="text">
                      Qualitas Semiconductor’s DSC Decoder and Encoder IPs support visually lossless compression for high-resolution display systems, compliant with VESA DSC 1.2b.
                    </p>
                    <h4 class="category">Block Diagram</h4>
                    <div class="image">
                        <img src="../../assets/images/portfolio06-img-04.png" alt="">
                    </div>
                     <div class="image">
                        <img src="../../assets/images/portfolio06-img-05.png" alt="">
                    </div>
                    <h4 class="title">Features</h4>
                    <ul>
                        <li>Compliant with VESA DSC 1.2b, backward compatible with DSC 1.1</li>
                        <li>Supports all mandatory and optional coding schemes:</li>
                        <li>Modified Median-Adaptive Prediction (MMAP)</li>
                        <li>Midpoint Prediction (MPP)</li>
                        <li>Block Prediction (BP)</li>
                        <li>Indexed Color History (ICH)</li>
                        <li>Compatible with MIPI DSI-2 v1.1, DisplayPort 1.4, and HDMI 2.1</li>
                        <li>Real-time, visually lossless encoding and decoding for high-bandwidth displays</li>
                        <li>Configurable maximum resolution and up to 4 slices per line</li>
                        <li>Operates within a single clock domain to avoid CDC (Clock Domain Crossing) issues</li>
                        <li>Supports 8 / 10 / 12-bit per video component</li>
                        <li>Color formats: YCbCr 4:4:4, 4:2:2, 4:2:0 and RGB 4:4:4</li>
                        <li>Processing performance:</li>
                        <li>3 pixels/clock for 4:4:4</li>
                        <li>6 pixels/clock for 4:2:2 and 4:2:0</li>
                    </ul>
                </div>
              </div>
            </div>
          </div>
          <div class="tab-panel" id="portfolio07">
            <div class="container">
              <div class="content-top">
                <h4 class="category">Ethernet PHY IP</h4>
                <h2>Ethernet PHY IP for High-Performance Connectivity</h2>
                <p>
                  Qualitas Semiconductor’s 56G/64G PAM4 SerDes hard macro IP delivers a high-performance, low-power solution for high-speed serial interfaces. Supporting data rates up to 64Gbps per lane, it is optimized for next-generation Ethernet, PCIe, and custom high-speed links in AI accelerators, networking switches, and chiplet-based SoCs. With support for PAM4 and NRZ signaling, advanced equalization, and scalable lane architecture, this IP ensures robust signal integrity across long-reach and high-loss channels.
                </p>
              </div>
              <div class="image image-text">
                <img src="../../assets/images/portfolio07-img.png" >
              </div>
              <div class="menu-links type2">
                <h2 class="title">Ethernet PHY IP</h2>
                <div class="content">
                    <h4 class="title">Features</h4>
                    <ul>
                        <li>Supports up to 64Gbps per lane with PAM4 and NRZ signaling</li>
                        <li>Compliant with CEI-56G/64G LR, MR, and VSR specifications</li>
                        <li>PAM4 modulation for high data throughput and spectral efficiency</li>
                        <li>Low-power architecture with adaptive RX EQ and programmable TX FIR</li>
                        <li>Integrated Clock and Data Recovery (CDR) and decision feedback equalization (DFE)</li>
                        <li>Built-in test features: PRBS generator/checker, loopback, eye monitoring</li>
                        <li>Verified in advanced process nodes (5nm/6nm/7nm)</li>
                        <li>Optimized for chiplet integration, 2.5D/3D packaging, and MSS (multi-standard SerDes) PHY architectures</li>
                        <li>Suitable for AI SoCs, Ethernet Switches, PCIe-based systems, and custom D2D interconnects</li>
                    </ul>
                </div>
              </div>
            </div>
          </div>
          <div class="tab-panel" id="portfolio08">
            <div class="container">
              <div class="content-top">
                <h4 class="category">SLVS-EC RX PHY IP</h4>
                <h2>High-Speed, Low-Power PHY <br />for Advanced Imaging Applications</h2>
                <p>
                Qualitas Semiconductor’s SLVS-EC RX PHY IP is a high-speed, low-power receiver macro compliant with SLVS-EC v3.0 specification, enabling reliable parallel high-speed data capture from advanced image sensors. The IP supports both synchronous and asynchronous clocking, delivering flexible timing integration for diverse system architectures.
                <br /><br />
                Optimized for applications requiring wide-lane, high-throughput parallel interfaces—such as machine vision, industrial cameras, and high-resolution imaging—this IP supports up to 10Gbps per lane with a 40-bit parallel data bus and up to x24 lane configurations, providing scalable bandwidth options.
                </p>
              </div>
              <div class="image image-text">
                <img src="../../assets/images/portfolio08-img.png" >
              </div>
              <div class="menu-links type2">
                <h2 class="title">SLVS-EC RX PHY IP</h2>
                <div class="content">
                    <h4 class="title">Features</h4>
                    <ul>
                        <li>Fully compliant with SLVS-EC v3.0 specification</li>
                        <li>Supports both synchronous and asynchronous clocking</li>
                        <li>Up to 10Gbps per lane with 40-bit parallel data bus</li>
                        <li>Maximum output clock frequency of 250MHz</li>
                        <li>Configurable 20-bit or 40-bit parallel data interface</li>
                        <li>Lane configurations: x8, x16, x24</li>
                        <li>North / South lane direction supported for layout flexibility</li>
                        <li>Low-power, area-efficient mixed-signal architecture</li>
                        <li>Integrated (RX) CTLEs and 5-tap DFE for adaptive channel equalization</li>
                        <li>Ring-OSC PLL based architecture for low power operation</li>
                        <li>Built-in Eye-Opening Monitor (EOM) and Built-In Self-Test (BIST) support</li>
                    </ul>
                </div>
              </div>
            </div>
          </div>
          <div class="tab-panel" id="portfolio09">
            <div class="container">
              <div class="content-top">
                <h4 class="category">USB Super-speed+ PHY</h4>
                <h2>Seamless 20Gbps Connectivity <br />for High-Speed USB Applications</h2>
                <p>
                  Qualitas Semiconductor’s USB Super-Speed+ PHY IP is a compact and power-efficient interface solution that fully supports the USB 3.2 Gen1 and Gen2 specifications, enabling data rates of 5Gbps, 10Gbps, and up to 20Gbps (Gen2x2). Compliant with PIPE interface standards and featuring support for both host and device modes, this PHY is ideal for SoCs targeting high-speed USB connectivity in mobile, consumer, and computing applications.
                  <br /><br />
                  Designed with a low-power mixed-signal architecture and robust signal adaptation, the IP ensures reliable performance over varying channels while minimizing area and energy consumption. It supports full-duplex operation, built-in test features, and advanced signal monitoring for streamlined debugging and integration.
                </p>
              </div>
              <div class="image image-text">
                <img src="../../assets/images/portfolio09-img.png" >
              </div>
              <div class="menu-links type2">
                <h2 class="title">USB Super-speed+ PHY</h2>
                <div class="content">
                    <h4 class="title">Features</h4>
                    <ul>
                        <li>Fully compliant with USB 3.2 Gen2 specification</li>
                        <li>Supports data rates of 5Gbps (Gen1), 10Gbps (Gen2), and 20Gbps (Gen2x2)</li>
                        <li>Compatible with PIPE interface:</li>
                        <li>8/16/32-bit at original PIPE</li>
                        <li>10/20/40/80-bit at SERDES PIPE</li>
                        <li>Supports both Host and Device operation modes</li>
                        <li>Full-duplex lane configuration of x1 and x2</li>
                        <li>North / South lane direction supported for layout flexibility</li>
                        <li>Low-power, area-efficient mixed-signal architecture</li>
                        <li>Integrated TX 3-tap FFE and RX CTLEs with 5-tap DFE for adaptive equalization</li>
                        <li>Ring-OSC PLL based design for low power consumption</li>
                        <li>Supports LFPS (Low Frequency Periodic Signaling) generation and detection</li>
                        <li>Supports TX detect RX function in USB3.x mode</li>
                        <li>Built-in Eye-Opening Monitor (EOM) and Built-In Self-Test (BIST)</li>
                    </ul>
                </div>
              </div>
            </div>
          </div>
        </div>
    </section>
  </main>

  <footer class="footer">
      <div class="container">
        <div class="footer-top-content">
          <div class="footer-nav">
              <div class="footer-nav-item">
                  <h4 class="footer-nav-title">
                    Solution
                  </h4>
                  <ul class="footer-nav-list">
                      <li>
                        <a href="#none">Application</a>
                      </li>
                      <li>
                        <a href="#none">High-speed Interconnect IP Portfolio</a>
                      </li>
                  </ul>
              </div>
              <div class="footer-nav-item">
                  <h4 class="footer-nav-title">
                    Support
                  </h4>
                  <ul class="footer-nav-list">
                      <li>
                        <a href="#none">Q-Cares</a>
                      </li>
                      <li>
                        <a href="#none">Download center</a>
                      </li>
                  </ul>
              </div>
               <div class="footer-nav-item">
                  <h4 class="footer-nav-title">
                    Company
                  </h4>
                  <ul class="footer-nav-list">
                      <li>
                        <a href="#none">About us</a>
                      </li>
                      <li>
                        <a href="#none">IR</a>
                      </li>
                       <li>
                        <a href="#none">Carrer</a>
                      </li>
                  </ul>
              </div>
                <div class="footer-nav-item">
                  <h4 class="footer-nav-title">
                    News & Event
                  </h4>
                  <ul class="footer-nav-list">
                      <li>
                        <a href="#none">News</a>
                      </li>
                      <li>
                        <a href="#none">Event</a>
                      </li>
                  </ul>
              </div>
          </div>

          <div class="footer-info">
             <h4 class="footer-nav-title">Office</h4>
             <p>
                <span>Head Office</span>
                <span>#609, 8, Seongnam-daero 331 beon-gil, Bundang-gu,<br />
                  Seongnam-si, Gyeonggi-do</span>
              </p>
              <p>
                <span>R&D Center</span>
                <span>16F/23F, 8, Seongnam-daero 331 beon-gil, Bundang-gu,<br />Seongnam-si, Gyeonggi-do</span>
              </p>
          </div>
        </div>
        <div class="footer-bottom-content">
            <div class="footer-bottom-title">
                <h4>Qualitas semiconductor Co., Ltd.</h4>
                <div>
                  <a href="#none">Private Policy</a>
                  <a href="#none">Terms of Use</a>
                </div>
            </div>
            <p class="footer-copy">Copyright © Qualitas Semiconductor Co., Ltd. All rights reserved</p>
        </div>
      </div>
  </footer>

<!-- 모달 오버레이 -->
<div class="modal-overlay" id="modalOverlay">
  <div class="modal ir-modal">
    <button class="modal-close" id="modalClose"><i class="bi bi-x-lg"></i></button>
    <div class="modal-content">
      <div class="modal-header">
        <div class="category">공시</div>
        <h2 class="modal-title"> (주)퀄리타스반도체 2023년 사업보고서 게재</h2>
        <p class="date">
            <span>퀄리타스반도체</span>
            <span>2025년 3월 31일</span>
        </p>
        <button type="button" class="btn-link">
            <i class="bi bi-link-45deg"></i>
        </button>
        <div class="modal-body">
            <div class="content">
            <h2>제 7기 정기주주총회 소집통지서</h2>
            <br>
            <p>
            주주님의 건승과 댁내 평안을 기원합니다.
            <br>당사는 상법 제363조와 정관 제24조에 의거 아래와 같이 제7기 정기주주총회를 아래와 같이 개최 하오니 참석하여 주시기 바랍니다.
            </p>
            <br><br>
            -     아        래     -
            <br><br>
            1. 소 집 일 시 : 2024년 03월 29일(금) 오전 09:00
            <br><br>
            2. 소 집 장 소 : 경기도 성남시 분당구 성남대로331번길 8 킨스타워 7층 대강당
            <br>(※주차공간이 협소하오니, 대중교통을 이용바랍니다.)
            <br><br>
            3. 의 결 사 항 :
            <br><br>
            <br>1) 보고사항 : 감사보고, 영업보고, 외부감사인 선임보고,내부회계관리제도 운영실태보고
            <br>2) 부의안건
            <br>가. 제1호 의안 : 제7기 사업연도(2023.1.1~2023.12.31)에 대한 재무상태표, 손익계산서, 결손금처리계산서 승인의 건
            <br>나. 제2호 의안 : 정관 일부 변경의 건
            <br>다. 제3호 의안 : 사내이사 선임의 건 
            <br>제3-1호 의안 : 김두호 사내이사 선임 (중임)
            <br>제3-2호 의안 : 최광천 사내이사 선임 (중임)
            <br>라. 제4호 의안 : 이사 보수한도 승인의 건 
            <br>마. 제5호 의안 : 감사 보수한도 승인의 건 
            <br>바. 제6호 의안 : 임원 퇴직금 규정 변경의 건
             <br><br>
            4. 주주총회 참석 준비물
            <br> - 직접행사 : 신분증
            <br> - 대리행사 : 위임장(인감날인), 인감증명서(3개월 이내), 대리인 신분증
            <br><br> 
            <br>2024년 3월 12일 
            <br><br>
            <h4>주식회사 퀄리타스반도체 </h4>
            <p>대표이사 김 두 호</p>
            <h6>(직인생략)</h6>
            </div>
            
            <ul class="file-download">
                <li>
                    <a href="#none">
                        <p class="title">
                            <i class="bi bi-paperclip"></i>
                            퀄리타스반도체 우리사주조합 창립총회 공고(PDF)
                        </p>
                        <i class="bi bi-download"></i>
                    </a>
                </li>
            </ul>
        </div>
    </div>
  </div>
</div>

</body>
<script src="../../assets/js/script.js"></script>
<script src="https://cdn.jsdelivr.net/npm/swiper@10/swiper-bundle.min.js"></script>
<script>
document.addEventListener('DOMContentLoaded', () => {
  const tabSwiper = new Swiper('.tab-nav.swiper', {
    slidesPerView: 'auto',
    spaceBetween: 16,
    freeMode: true,
    grabCursor: true,
  });

  document.querySelectorAll('.tab-btn').forEach((btn, index) => {
    btn.addEventListener('click', (e) => {
      e.preventDefault(); 

      tabSwiper.slideTo(index, 300);

      document.querySelectorAll('.tab-btn').forEach(b => b.classList.remove('active'));
      btn.classList.add('active');

    });
  });

  
  document.querySelectorAll('.regulation-item .regulation-header')
  .forEach(header => {
    header.addEventListener('click', () => {
      header.parentElement.classList.toggle('active');
    });
});

  const html    = document.documentElement;
  const overlay = document.getElementById('modalOverlay');
  const closeBtn = document.getElementById('modalClose');

  document.querySelectorAll('#disclosure .card').forEach(card => {
    card.addEventListener('click', () => {
      const cat = card.querySelector('.category').textContent;
      const ttl = card.querySelector('.text').textContent;
      document.querySelector('.modal-header .category').textContent    = cat;
      document.querySelector('.modal-header .modal-title').textContent = ttl;

      html.style.overflow = 'hidden';
      overlay.classList.add('active');
    });
  });

  function closeModal() {
    overlay.classList.remove('active');
    html.style.overflow = 'auto';
  }
  closeBtn.addEventListener('click', closeModal);

  overlay.addEventListener('click', e => {
    if (e.target === overlay) closeModal();
  });
});
</script>
</html>