
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003547                       # Number of seconds simulated
sim_ticks                                  3547342272                       # Number of ticks simulated
final_tick                               533111722209                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 329203                       # Simulator instruction rate (inst/s)
host_op_rate                                   416422                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 288011                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926784                       # Number of bytes of host memory used
host_seconds                                 12316.69                       # Real time elapsed on the host
sim_insts                                  4054695392                       # Number of instructions simulated
sim_ops                                    5128938661                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       140288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       172928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        49408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        81024                       # Number of bytes read from this memory
system.physmem.bytes_read::total               450304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       246016                       # Number of bytes written to this memory
system.physmem.bytes_written::total            246016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1096                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1351                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          386                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          633                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3518                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1922                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1922                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       360834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     39547354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       469084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48748609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       577334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13928174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       469084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     22840762                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               126941232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       360834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       469084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       577334                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       469084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1876334                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          69352203                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               69352203                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          69352203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       360834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     39547354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       469084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48748609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       577334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13928174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       469084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     22840762                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              196293435                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8506817                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112298                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555318                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202778                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1266134                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204030                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314669                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8860                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17055559                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112298                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518699                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661266                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085058                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        669084                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565575                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8411821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.492872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4750555     56.47%     56.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365929      4.35%     60.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318236      3.78%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          341912      4.06%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300657      3.57%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154669      1.84%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101604      1.21%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270209      3.21%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1808050     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8411821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365859                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004928                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371251                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       625980                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480128                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56105                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878348                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507482                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          969                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20230194                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6329                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878348                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539463                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         276059                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73782                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364718                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279443                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19540973                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          568                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175001                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76997                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27126911                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91095388                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91095388                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10319924                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3345                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1748                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745913                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1942740                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26466                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       359677                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18424015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3343                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14769912                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28036                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6147341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18816570                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8411821                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755852                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906461                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2989748     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1774590     21.10%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1215754     14.45%     71.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764369      9.09%     80.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       746907      8.88%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       444296      5.28%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336642      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74373      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65142      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8411821                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108081     69.58%     69.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21089     13.58%     83.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26149     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12142729     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200335      1.36%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579219     10.69%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       846032      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14769912                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736244                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155324                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010516                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38135003                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24574823                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14353961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14925236                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26617                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       713537                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228029                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878348                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         202323                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17046                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18427358                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30071                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1942740                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007929                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1745                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          940                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121895                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237325                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14510613                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485083                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259297                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2308171                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057187                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            823088                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705763                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14368612                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14353961                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359826                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26132856                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687348                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358163                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6188451                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204936                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7533473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624659                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172127                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3008655     39.94%     39.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041030     27.09%     67.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833874     11.07%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427948      5.68%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369660      4.91%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181871      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201498      2.67%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101774      1.35%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367163      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7533473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367163                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25594088                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37734811                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3947                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  94996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850682                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850682                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175528                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175528                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65522243                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19681258                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18977734                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8506817                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3085263                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2508075                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212548                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1270992                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1195997                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324551                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9098                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3094256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17113892                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3085263                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1520548                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3759272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1136070                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        621736                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1515153                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        91226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8394184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4634912     55.22%     55.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330804      3.94%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          265160      3.16%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          646817      7.71%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172654      2.06%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          225692      2.69%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165236      1.97%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           90780      1.08%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1862129     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8394184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362681                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.011786                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3238261                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       603976                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3612896                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24774                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        914268                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526141                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4688                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20449668                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10454                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        914268                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3477079                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134268                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       120416                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3393354                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       354791                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19718611                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2797                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        145986                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111102                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27612511                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92038620                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92038620                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16858232                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10754182                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4028                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2288                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           979714                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1840288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       935137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14785                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       321393                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18634107                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3902                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14775409                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29623                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6476189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19795669                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          634                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8394184                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760196                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886189                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2918540     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1802139     21.47%     56.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1188743     14.16%     70.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       875251     10.43%     80.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       750932      8.95%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389645      4.64%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       335207      3.99%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62980      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70747      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8394184                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86254     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17639     14.54%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17459     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12310750     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209683      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1633      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1468426      9.94%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       784917      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14775409                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736890                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121353                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008213                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38095978                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25114264                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14395462                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14896762                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55019                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       730823                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          270                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241241                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        914268                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57957                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8334                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18638011                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1840288                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       935137                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2268                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125531                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245793                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14538164                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1376749                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       237245                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2141114                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2049981                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            764365                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709002                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14405149                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14395462                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9372366                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26468006                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692227                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354102                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9875934                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12128622                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6509367                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212500                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7479916                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621492                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.136952                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2911481     38.92%     38.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2071995     27.70%     66.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       841634     11.25%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       473751      6.33%     84.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387713      5.18%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158357      2.12%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188232      2.52%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93947      1.26%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       352806      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7479916                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9875934                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12128622                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1803348                       # Number of memory references committed
system.switch_cpus1.commit.loads              1109458                       # Number of loads committed
system.switch_cpus1.commit.membars               1634                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1742519                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10928464                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246929                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       352806                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25765099                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38190913                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 112633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9875934                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12128622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9875934                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.861368                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.861368                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.160944                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.160944                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65398169                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19901482                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18872687                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3268                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8506817                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3208247                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2618245                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215380                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1361687                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1262324                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          331475                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9547                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3326046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17432190                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3208247                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1593799                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3779303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1121639                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        464355                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1619379                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        83337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8474205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.544674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.340817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4694902     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          310450      3.66%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          462082      5.45%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          321945      3.80%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          225461      2.66%     70.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          219919      2.60%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          134506      1.59%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          284357      3.36%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1820583     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8474205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377138                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.049202                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3420166                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       488818                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3608049                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        52845                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        904321                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       539432                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20882636                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        904321                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3612744                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51696                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       161805                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3464430                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       279204                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20255345                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        115482                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        95492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28409010                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94295607                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94295607                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17452947                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10956058                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3640                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1739                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           834543                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1860412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       948919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11296                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       310062                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18870507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15062809                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29806                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6313123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19326332                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8474205                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777489                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915509                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3019312     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1687894     19.92%     55.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1242917     14.67%     70.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       817831      9.65%     79.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       816098      9.63%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       395213      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       349527      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65335      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80078      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8474205                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          81998     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16218     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16915     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12598456     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189904      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1734      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1483074      9.85%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       789641      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15062809                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.770675                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             115131                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38744760                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25187145                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14642917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15177940                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47198                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       726191                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          670                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227659                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        904321                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27563                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5013                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18873982                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1860412                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       948919                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1739                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4156                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       247888                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14784132                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1384362                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       278677                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2154905                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2099842                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            770543                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.737916                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14649506                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14642917                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9486207                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26959814                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721316                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351865                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10147706                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12508734                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6365249                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216947                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7569883                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.652434                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174961                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2887893     38.15%     38.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2171045     28.68%     66.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       820676     10.84%     77.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       458453      6.06%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       390278      5.16%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       174794      2.31%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       166977      2.21%     93.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       114102      1.51%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       385665      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7569883                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10147706                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12508734                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1855481                       # Number of memory references committed
system.switch_cpus2.commit.loads              1134221                       # Number of loads committed
system.switch_cpus2.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1814935                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11261071                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258732                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       385665                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26058201                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38652894                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  32612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10147706                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12508734                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10147706                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.838300                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.838300                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.192891                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.192891                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66400114                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20370119                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19186759                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8506817                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3125532                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2545249                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209738                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1332118                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1229167                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320727                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9388                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3449866                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17073397                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3125532                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1549894                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3586338                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1074639                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        516533                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1686383                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8414150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4827812     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192564      2.29%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252953      3.01%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          378518      4.50%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          368650      4.38%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          280901      3.34%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          166106      1.97%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          248590      2.95%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1698056     20.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8414150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367415                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.007025                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3564294                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       505378                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3456063                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27209                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        861205                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       527613                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20426032                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1064                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        861205                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3754779                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         100926                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       128985                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3288405                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279844                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19825100                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           77                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120099                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88526                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27627503                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92327999                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92327999                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17143124                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10484368                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4183                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2370                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           796658                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1837568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971170                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18661                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       335248                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18418964                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3987                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14818972                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27154                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6007666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18294531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          639                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8414150                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761197                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896464                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2906902     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1854820     22.04%     56.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1202119     14.29%     70.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       815683      9.69%     80.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       763211      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407590      4.84%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       299400      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        89729      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74696      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8414150                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72298     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14933     14.30%     83.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17229     16.49%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12332072     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209118      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1674      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1463128      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       812980      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14818972                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742011                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104460                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007049                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38183708                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24430699                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14402549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14923432                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50214                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       706059                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          220                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       245931                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        861205                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58877                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9726                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18422956                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       126116                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1837568                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971170                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2313                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7357                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118562                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246464                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14535473                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1377341                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283499                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2172559                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2035499                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            795218                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.708685                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14406636                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14402549                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9251812                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25983937                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.693060                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356059                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10039893                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12340272                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6082667                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213005                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7552945                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.633836                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152776                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2896200     38.35%     38.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2178841     28.85%     67.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       800539     10.60%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459520      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       383242      5.07%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       191690      2.54%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       186195      2.47%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80539      1.07%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       376179      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7552945                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10039893                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12340272                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1856748                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131509                       # Number of loads committed
system.switch_cpus3.commit.membars               1674                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1770066                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11123032                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251850                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       376179                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25599705                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37707583                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  92667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10039893                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12340272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10039893                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.847302                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.847302                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180217                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180217                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65410496                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19895016                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18861361                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3348                       # number of misc regfile writes
system.l2.replacements                           3518                       # number of replacements
system.l2.tagsinuse                      65535.926493                       # Cycle average of tags in use
system.l2.total_refs                          2386313                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69054                       # Sample count of references to valid blocks.
system.l2.avg_refs                          34.557202                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          6161.031684                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975444                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    573.624314                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.971054                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    721.877220                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.962542                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    203.519263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.968891                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    333.743088                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          18314.320124                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16310.033869                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8772.377857                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          14092.521142                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.094010                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.008753                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.011015                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.003105                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.005093                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.279454                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.248871                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.133856                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.215035                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8745                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5895                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3009                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4479                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   22128                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8330                       # number of Writeback hits
system.l2.Writeback_hits::total                  8330                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8745                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5895                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3009                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4479                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22128                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8745                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5895                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3009                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4479                       # number of overall hits
system.l2.overall_hits::total                   22128                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1096                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1351                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          386                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          632                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3517                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1096                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1351                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          386                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          633                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3518                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1096                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1351                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          386                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          633                       # number of overall misses
system.l2.overall_misses::total                  3518                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       422266                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     51365148                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       664454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     61376481                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       773311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     18320147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       539006                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     28989787                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       162450600                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        34864                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         34864                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       422266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     51365148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       664454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     61376481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       773311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     18320147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       539006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     29024651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        162485464                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       422266                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     51365148                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       664454                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     61376481                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       773311                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     18320147                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       539006                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     29024651                       # number of overall miss cycles
system.l2.overall_miss_latency::total       162485464                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9841                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7246                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25645                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8330                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8330                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9841                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7246                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3395                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5112                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25646                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9841                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7246                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3395                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5112                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25646                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.111371                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.186448                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.113697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.123655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.137142                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.111371                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.186448                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.113697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.123826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137175                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.111371                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.186448                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.113697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.123826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137175                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46866.010949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51111.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45430.407846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48331.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 47461.520725                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst        41462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45869.916139                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46190.105203                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        34864                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        34864                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46866.010949                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51111.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45430.407846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48331.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 47461.520725                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst        41462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45852.529226                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46186.885731                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46866.010949                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51111.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45430.407846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48331.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 47461.520725                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst        41462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45852.529226                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46186.885731                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1922                       # number of writebacks
system.l2.writebacks::total                      1922                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1096                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3517                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3518                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3518                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     45039795                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       591140                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     53552704                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       683019                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     16084058                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       464456                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     25309516                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    142089213                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        29442                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        29442                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     45039795                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       591140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     53552704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       683019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     16084058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       464456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     25338958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    142118655                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     45039795                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       591140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     53552704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       683019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     16084058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       464456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     25338958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    142118655                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.111371                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.186448                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.113697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.123655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.137142                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.111371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.186448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.113697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.123826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.111371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.186448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.113697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.123826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137175                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41094.703467                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45472.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39639.307180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42688.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41668.544041                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35727.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40046.702532                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40400.686096                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        29442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        29442                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41094.703467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45472.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39639.307180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42688.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 41668.544041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35727.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40029.949447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40397.571063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41094.703467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45472.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39639.307180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42688.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 41668.544041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35727.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40029.949447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40397.571063                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975428                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573225                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821042.227273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975428                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565564                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565564                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565564                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565564                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565564                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565564                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       503575                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       503575                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       503575                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       503575                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565575                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565575                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565575                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565575                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9841                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468478                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10097                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17279.239180                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.869788                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.130212                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897929                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102071                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1166715                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1166715                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1661                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1661                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943397                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943397                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943397                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943397                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38078                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38078                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38088                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38088                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38088                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38088                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1040145611                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1040145611                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       458332                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       458332                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1040603943                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1040603943                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1040603943                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1040603943                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981485                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981485                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981485                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981485                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031605                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019222                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019222                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019222                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019222                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27316.182861                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27316.182861                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 45833.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45833.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27321.044502                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27321.044502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27321.044502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27321.044502                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2477                       # number of writebacks
system.cpu0.dcache.writebacks::total             2477                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28237                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28237                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28247                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28247                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28247                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28247                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9841                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9841                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9841                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9841                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9841                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9841                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    147397585                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    147397585                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    147397585                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    147397585                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    147397585                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    147397585                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004966                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004966                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004966                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004966                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14977.907225                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14977.907225                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14977.907225                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14977.907225                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14977.907225                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14977.907225                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.971032                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006595892                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029427.201613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.971032                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020787                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1515137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1515137                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1515137                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1515137                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1515137                       # number of overall hits
system.cpu1.icache.overall_hits::total        1515137                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       891280                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       891280                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       891280                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       891280                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       891280                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       891280                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1515153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1515153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1515153                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1515153                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1515153                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1515153                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        55705                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        55705                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        55705                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        55705                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        55705                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        55705                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       680689                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       680689                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       680689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       680689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       680689                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       680689                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52360.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52360.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52360.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52360.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52360.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52360.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7246                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165474459                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7502                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22057.379232                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.998838                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.001162                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878902                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121098                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1046467                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1046467                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       690623                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        690623                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2175                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2175                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1634                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1737090                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1737090                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1737090                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1737090                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15649                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15649                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15649                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15649                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15649                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15649                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    463332986                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    463332986                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    463332986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    463332986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    463332986                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    463332986                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1062116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1062116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       690623                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       690623                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1752739                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1752739                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1752739                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1752739                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014734                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014734                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008928                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008928                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008928                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008928                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29607.833472                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29607.833472                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29607.833472                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29607.833472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29607.833472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29607.833472                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2336                       # number of writebacks
system.cpu1.dcache.writebacks::total             2336                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8403                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8403                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8403                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8403                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8403                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8403                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7246                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7246                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7246                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7246                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7246                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7246                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    120820141                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    120820141                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    120820141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    120820141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    120820141                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    120820141                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004134                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004134                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004134                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004134                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16674.046508                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16674.046508                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16674.046508                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16674.046508                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16674.046508                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16674.046508                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962502                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007969926                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181753.086580                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962502                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1619361                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1619361                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1619361                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1619361                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1619361                       # number of overall hits
system.cpu2.icache.overall_hits::total        1619361                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       994475                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       994475                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       994475                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       994475                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       994475                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       994475                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1619379                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1619379                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1619379                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1619379                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1619379                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1619379                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55248.611111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55248.611111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55248.611111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55248.611111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55248.611111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55248.611111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       843992                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       843992                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       843992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       843992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       843992                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       843992                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52749.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52749.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52749.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52749.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52749.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52749.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3395                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148915959                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3651                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40787.718159                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.446349                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.553651                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837681                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162319                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1053995                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1053995                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       717792                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        717792                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1736                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1734                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1771787                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1771787                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1771787                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1771787                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7041                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7041                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7041                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7041                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7041                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7041                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    180037958                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    180037958                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    180037958                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    180037958                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    180037958                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    180037958                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1061036                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1061036                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       717792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       717792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1778828                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1778828                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1778828                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1778828                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006636                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006636                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003958                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003958                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003958                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003958                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25569.941486                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25569.941486                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 25569.941486                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25569.941486                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 25569.941486                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25569.941486                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1042                       # number of writebacks
system.cpu2.dcache.writebacks::total             1042                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3646                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3646                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3646                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3646                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3646                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3646                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3395                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3395                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3395                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3395                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3395                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3395                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     48084931                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     48084931                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     48084931                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     48084931                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     48084931                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     48084931                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001909                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001909                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14163.455376                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14163.455376                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14163.455376                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14163.455376                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14163.455376                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14163.455376                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968868                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004909788                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026027.798387                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968868                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020783                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1686367                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1686367                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1686367                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1686367                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1686367                       # number of overall hits
system.cpu3.icache.overall_hits::total        1686367                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       734061                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       734061                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       734061                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       734061                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       734061                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       734061                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1686383                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1686383                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1686383                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1686383                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1686383                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1686383                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45878.812500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45878.812500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45878.812500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45878.812500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45878.812500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45878.812500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       570884                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       570884                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       570884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       570884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       570884                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       570884                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43914.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43914.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 43914.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43914.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 43914.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43914.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5112                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158242232                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5368                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29478.806259                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.216641                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.783359                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883659                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116341                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1048110                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1048110                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721534                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721534                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1753                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1753                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1674                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1674                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1769644                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1769644                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1769644                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1769644                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13164                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13164                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          254                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13418                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13418                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13418                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13418                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    393302782                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    393302782                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     15499499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     15499499                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    408802281                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    408802281                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    408802281                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    408802281                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1061274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1061274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721788                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721788                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1783062                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1783062                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1783062                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1783062                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012404                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012404                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000352                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000352                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007525                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007525                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007525                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007525                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 29877.148435                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29877.148435                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 61021.649606                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61021.649606                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 30466.707482                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30466.707482                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 30466.707482                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30466.707482                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        43162                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        43162                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2475                       # number of writebacks
system.cpu3.dcache.writebacks::total             2475                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8053                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8053                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          253                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8306                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8306                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8306                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8306                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5111                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5111                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5112                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5112                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5112                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5112                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     74314438                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     74314438                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        43534                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        43534                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     74357972                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     74357972                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     74357972                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     74357972                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004816                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004816                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002867                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002867                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002867                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002867                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 14540.097437                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14540.097437                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        43534                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        43534                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 14545.769171                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14545.769171                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 14545.769171                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14545.769171                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
