Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/intelfpga_lite/22.1std/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/22.1std/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  vending_machine.vo
Sim SDF file          :  vending_machine__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File vending_machine_run_msim_gate_verilog.do already exists - backing up current file as vending_machine_run_msim_gate_verilog.do.bak1
Probing transcript
ModelSim Info: # Reading pref.tcl
ModelSim Info: # do vending_machine_run_msim_gate_verilog.do
ModelSim Info: # if ![file isdirectory verilog_libs] {
ModelSim Info: # 	file mkdir verilog_libs
ModelSim Info: # }
ModelSim Info: # 
ModelSim Info: # vlib verilog_libs/altera_ver
ModelSim Warning: # ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver 
ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim Info: # Modifying modelsim.ini
ModelSim Info: # vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:25:35 on Nov 16,2023
ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
ModelSim Info: # -- Compiling module global
ModelSim Info: # -- Compiling module carry
ModelSim Info: # -- Compiling module cascade
ModelSim Info: # -- Compiling module carry_sum
ModelSim Info: # -- Compiling module exp
ModelSim Info: # -- Compiling module soft
ModelSim Info: # -- Compiling module opndrn
ModelSim Info: # -- Compiling module row_global
ModelSim Info: # -- Compiling module TRI
ModelSim Info: # -- Compiling module lut_input
ModelSim Info: # -- Compiling module lut_output
ModelSim Info: # -- Compiling module latch
ModelSim Info: # -- Compiling module dlatch
ModelSim Info: # -- Compiling module prim_gdff
ModelSim Info: # -- Compiling module dff
ModelSim Info: # -- Compiling module dffe
ModelSim Info: # -- Compiling module dffea
ModelSim Info: # -- Compiling module dffeas
ModelSim Info: # -- Compiling module dffeas_pr
ModelSim Info: # -- Compiling module prim_gtff
ModelSim Info: # -- Compiling module tff
ModelSim Info: # -- Compiling module tffe
ModelSim Info: # -- Compiling module prim_gjkff
ModelSim Info: # -- Compiling module jkff
ModelSim Info: # -- Compiling module jkffe
ModelSim Info: # -- Compiling module prim_gsrff
ModelSim Info: # -- Compiling module srff
ModelSim Info: # -- Compiling module srffe
ModelSim Info: # -- Compiling module clklock
ModelSim Info: # -- Compiling module alt_inbuf
ModelSim Info: # -- Compiling module alt_outbuf
ModelSim Info: # -- Compiling module alt_outbuf_tri
ModelSim Info: # -- Compiling module alt_iobuf
ModelSim Info: # -- Compiling module alt_inbuf_diff
ModelSim Info: # -- Compiling module alt_outbuf_diff
ModelSim Info: # -- Compiling module alt_outbuf_tri_diff
ModelSim Info: # -- Compiling module alt_iobuf_diff
ModelSim Info: # -- Compiling module alt_bidir_diff
ModelSim Info: # -- Compiling module alt_bidir_buf
ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW
ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH
ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # 	global
ModelSim Info: # 	carry
ModelSim Info: # 	cascade
ModelSim Info: # 	carry_sum
ModelSim Info: # 	exp
ModelSim Info: # 	soft
ModelSim Info: # 	opndrn
ModelSim Info: # 	row_global
ModelSim Info: # 	TRI
ModelSim Info: # 	lut_input
ModelSim Info: # 	lut_output
ModelSim Info: # 	latch
ModelSim Info: # 	dlatch
ModelSim Info: # 	dff
ModelSim Info: # 	dffe
ModelSim Info: # 	dffea
ModelSim Info: # 	dffeas
ModelSim Info: # 	dffeas_pr
ModelSim Info: # 	tff
ModelSim Info: # 	tffe
ModelSim Info: # 	jkff
ModelSim Info: # 	jkffe
ModelSim Info: # 	srff
ModelSim Info: # 	srffe
ModelSim Info: # 	clklock
ModelSim Info: # 	alt_inbuf
ModelSim Info: # 	alt_outbuf
ModelSim Info: # 	alt_outbuf_tri
ModelSim Info: # 	alt_iobuf
ModelSim Info: # 	alt_inbuf_diff
ModelSim Info: # 	alt_outbuf_diff
ModelSim Info: # 	alt_outbuf_tri_diff
ModelSim Info: # 	alt_iobuf_diff
ModelSim Info: # 	alt_bidir_diff
ModelSim Info: # 	alt_bidir_buf
ModelSim Info: # End time: 17:25:36 on Nov 16,2023, Elapsed time: 0:00:01
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # vlib verilog_libs/altera_lnsim_ver
ModelSim Warning: # ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
ModelSim Info: # Modifying modelsim.ini
ModelSim Info: # vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:25:36 on Nov 16,2023
ModelSim Info: # vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
ModelSim Info: # -- Compiling package altera_lnsim_functions
ModelSim Info: # -- Compiling package altera_generic_pll_functions
ModelSim Info: # -- Compiling module generic_pll
ModelSim Info: # -- Importing package altera_lnsim_functions
ModelSim Info: # -- Importing package altera_generic_pll_functions
ModelSim Info: # -- Compiling module generic_cdr
ModelSim Info: # -- Compiling module common_28nm_ram_pulse_generator
ModelSim Info: # -- Compiling module common_28nm_ram_register
ModelSim Info: # -- Compiling module common_28nm_ram_block
ModelSim Info: # -- Compiling module generic_m20k
ModelSim Info: # -- Compiling module generic_m10k
ModelSim Info: # -- Compiling module common_28nm_mlab_cell_pulse_generator
ModelSim Info: # -- Compiling module common_28nm_mlab_latch
ModelSim Info: # -- Compiling module common_28nm_mlab_cell_core
ModelSim Info: # -- Compiling module common_porta_latches
ModelSim Info: # -- Compiling module generic_28nm_hp_mlab_cell_impl
ModelSim Info: # -- Compiling module common_porta_registers
ModelSim Info: # -- Compiling module generic_28nm_lc_mlab_cell_impl
ModelSim Info: # -- Compiling module common_28nm_lutram_register
ModelSim Info: # -- Compiling module generic_14nm_mlab_cell_impl
ModelSim Info: # -- Compiling module common_14nm_lutram_register
ModelSim Info: # -- Compiling module generic_mux
ModelSim Info: # -- Compiling module generic_device_pll
ModelSim Info: # -- Compiling module altera_mult_add
ModelSim Info: # -- Compiling module altera_mult_add_rtl
ModelSim Info: # -- Compiling module ama_signed_extension_function
ModelSim Info: # -- Compiling module ama_dynamic_signed_function
ModelSim Info: # -- Compiling module ama_register_function
ModelSim Info: # -- Compiling module ama_register_with_ext_function
ModelSim Info: # -- Compiling module ama_data_split_reg_ext_function
ModelSim Info: # -- Compiling module ama_coef_reg_ext_function
ModelSim Info: # -- Compiling module ama_adder_function
ModelSim Info: # -- Compiling module ama_multiplier_function
ModelSim Info: # -- Compiling module ama_preadder_function
ModelSim Info: # -- Compiling module ama_chainout_adder_accumulator_function
ModelSim Info: # -- Compiling module ama_systolic_adder_function
ModelSim Info: # -- Compiling module ama_scanchain
ModelSim Info: # -- Compiling module ama_latency_function
ModelSim Info: # -- Compiling module altera_pll_reconfig_tasks
ModelSim Info: # -- Compiling module altera_syncram
ModelSim Info: # -- Compiling module altera_syncram_forwarding_logic
ModelSim Info: # -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
ModelSim Info: # -- Compiling module altera_stratixv_pll
ModelSim Info: # -- Compiling module altera_arriav_pll
ModelSim Info: # -- Compiling module altera_arriavgz_pll
ModelSim Info: # -- Compiling module altera_cyclonev_pll
ModelSim Info: # -- Compiling module altera_pll
ModelSim Info: # -- Compiling module dps_extra_kick
ModelSim Info: # -- Compiling module dprio_init
ModelSim Info: # -- Compiling module dps_pulse_gen
ModelSim Info: # -- Compiling module altera_iopll
ModelSim Info: # -- Compiling module dps_pulse_gen_iopll
ModelSim Info: # -- Compiling module twentynm_iopll_arlol
ModelSim Info: # -- Compiling module fourteennm_altera_iopll
ModelSim Info: # -- Compiling module dps_pulse_gen_fourteennm_iopll
ModelSim Info: # -- Compiling package fourteennm_iopll_functions
ModelSim Info: # -- Compiling module fourteennm_simple_iopll
ModelSim Info: # -- Importing package fourteennm_iopll_functions
ModelSim Info: # -- Compiling module fourteennm_sub_iopll
ModelSim Info: # -- Compiling module twentynm_iopll_ip
ModelSim Info: # -- Compiling module altera_iopll_rotation_lcells
ModelSim Info: # -- Compiling module altera_pll_dps_lcell_comb
ModelSim Info: # -- Compiling module iopll_bootstrap
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # 	generic_cdr
ModelSim Info: # 	generic_m20k
ModelSim Info: # 	generic_m10k
ModelSim Info: # 	common_porta_latches
ModelSim Info: # 	generic_28nm_hp_mlab_cell_impl
ModelSim Info: # 	generic_28nm_lc_mlab_cell_impl
ModelSim Info: # 	generic_14nm_mlab_cell_impl
ModelSim Info: # 	generic_mux
ModelSim Info: # 	generic_device_pll
ModelSim Info: # 	altera_mult_add
ModelSim Info: # 	altera_pll_reconfig_tasks
ModelSim Info: # 	altera_syncram
ModelSim Info: # 	altera_pll
ModelSim Info: # 	altera_iopll
ModelSim Info: # 	fourteennm_altera_iopll
ModelSim Info: # 	fourteennm_simple_iopll
ModelSim Info: # End time: 17:25:36 on Nov 16,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # vlib verilog_libs/fiftyfivenm_ver
ModelSim Warning: # ** Warning: (vlib-34) Library already exists at "verilog_libs/fiftyfivenm_ver".
ModelSim Info: # vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim Info: # vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver 
ModelSim Info: # Modifying modelsim.ini
ModelSim Info: # vlog -vlog01compat -work fiftyfivenm_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:25:37 on Nov 16,2023
ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v 
ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFE
ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS
ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS_HIGH
ModelSim Info: # -- Compiling module fiftyfivenm_dffe
ModelSim Info: # -- Compiling module fiftyfivenm_mux21
ModelSim Info: # -- Compiling module fiftyfivenm_mux41
ModelSim Info: # -- Compiling module fiftyfivenm_and1
ModelSim Info: # -- Compiling module fiftyfivenm_and16
ModelSim Info: # -- Compiling module fiftyfivenm_bmux21
ModelSim Info: # -- Compiling module fiftyfivenm_b17mux21
ModelSim Info: # -- Compiling module fiftyfivenm_nmux21
ModelSim Info: # -- Compiling module fiftyfivenm_b5mux21
ModelSim Info: # -- Compiling module fiftyfivenm_latch
ModelSim Info: # -- Compiling module fiftyfivenm_routing_wire
ModelSim Info: # -- Compiling module fiftyfivenm_lcell_comb
ModelSim Info: # -- Compiling module fiftyfivenm_ff
ModelSim Info: # -- Compiling module fiftyfivenm_ram_pulse_generator
ModelSim Info: # -- Compiling module fiftyfivenm_ram_register
ModelSim Info: # -- Compiling module fiftyfivenm_ram_block
ModelSim Info: # -- Compiling module fiftyfivenm_mac_data_reg
ModelSim Info: # -- Compiling module fiftyfivenm_mac_sign_reg
ModelSim Info: # -- Compiling module fiftyfivenm_mac_mult_internal
ModelSim Info: # -- Compiling module fiftyfivenm_mac_mult
ModelSim Info: # -- Compiling module fiftyfivenm_mac_out
ModelSim Info: # -- Compiling module fiftyfivenm_pseudo_diff_out
ModelSim Info: # -- Compiling module fiftyfivenm_io_pad
ModelSim Info: # -- Compiling module fiftyfivenm_m_cntr
ModelSim Info: # -- Compiling module fiftyfivenm_n_cntr
ModelSim Info: # -- Compiling module fiftyfivenm_scale_cntr
ModelSim Info: # -- Compiling module fiftyfivenm_pll_reg
ModelSim Info: # -- Compiling module fiftyfivenm_pll
ModelSim Info: # -- Compiling module fiftyfivenm_ena_reg
ModelSim Info: # -- Compiling module fiftyfivenm_clkctrl
ModelSim Info: # -- Compiling module fiftyfivenm_io_latch
ModelSim Info: # -- Compiling module fiftyfivenm_phy_clkbuf
ModelSim Info: # -- Compiling module fiftyfivenm_io_clock_divider
ModelSim Info: # -- Compiling module fiftyfivenm_io_ibuf
ModelSim Info: # -- Compiling module fiftyfivenm_io_obuf
ModelSim Info: # -- Compiling module fiftyfivenm_ddio_out
ModelSim Info: # -- Compiling module fiftyfivenm_ddio_oe
ModelSim Info: # -- Compiling module fiftyfivenm_ddio_in
ModelSim Info: # -- Compiling module fiftyfivenm_unvm
ModelSim Info: # -- Compiling module fiftyfivenm_asmiblock
ModelSim Info: # -- Compiling module fiftyfivenm_chipidblock
ModelSim Info: # -- Compiling module fiftyfivenm_oscillator
ModelSim Info: # -- Compiling module fiftyfivenm_controller
ModelSim Info: # -- Compiling module fiftyfivenm_crcblock
ModelSim Info: # -- Compiling module fiftyfivenm_rublock
ModelSim Info: # -- Compiling module fiftyfivenm_jtag
ModelSim Info: # -- Compiling module fiftyfivenm_adcblock
ModelSim Info: # -- Compiling module fiftyfivenm_phase_detector
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # 	fiftyfivenm_dffe
ModelSim Info: # 	fiftyfivenm_mux21
ModelSim Info: # 	fiftyfivenm_and1
ModelSim Info: # 	fiftyfivenm_and16
ModelSim Info: # 	fiftyfivenm_bmux21
ModelSim Info: # 	fiftyfivenm_b17mux21
ModelSim Info: # 	fiftyfivenm_nmux21
ModelSim Info: # 	fiftyfivenm_b5mux21
ModelSim Info: # 	fiftyfivenm_latch
ModelSim Info: # 	fiftyfivenm_routing_wire
ModelSim Info: # 	fiftyfivenm_lcell_comb
ModelSim Info: # 	fiftyfivenm_ff
ModelSim Info: # 	fiftyfivenm_ram_block
ModelSim Info: # 	fiftyfivenm_mac_mult
ModelSim Info: # 	fiftyfivenm_mac_out
ModelSim Info: # 	fiftyfivenm_pseudo_diff_out
ModelSim Info: # 	fiftyfivenm_io_pad
ModelSim Info: # 	fiftyfivenm_pll_reg
ModelSim Info: # 	fiftyfivenm_pll
ModelSim Info: # 	fiftyfivenm_clkctrl
ModelSim Info: # 	fiftyfivenm_io_latch
ModelSim Info: # 	fiftyfivenm_phy_clkbuf
ModelSim Info: # 	fiftyfivenm_io_clock_divider
ModelSim Info: # 	fiftyfivenm_io_ibuf
ModelSim Info: # 	fiftyfivenm_io_obuf
ModelSim Info: # 	fiftyfivenm_ddio_out
ModelSim Info: # 	fiftyfivenm_ddio_oe
ModelSim Info: # 	fiftyfivenm_ddio_in
ModelSim Info: # 	fiftyfivenm_unvm
ModelSim Info: # 	fiftyfivenm_asmiblock
ModelSim Info: # 	fiftyfivenm_chipidblock
ModelSim Info: # 	fiftyfivenm_oscillator
ModelSim Info: # 	fiftyfivenm_controller
ModelSim Info: # 	fiftyfivenm_crcblock
ModelSim Info: # 	fiftyfivenm_rublock
ModelSim Info: # 	fiftyfivenm_jtag
ModelSim Info: # 	fiftyfivenm_adcblock
ModelSim Info: # 	fiftyfivenm_phase_detector
ModelSim Info: # End time: 17:25:37 on Nov 16,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # vlog -vlog01compat -work fiftyfivenm_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:25:37 on Nov 16,2023
ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v 
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # End time: 17:25:39 on Nov 16,2023, Elapsed time: 0:00:02
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # if {[file exists gate_work]} {
ModelSim Info: # 	vdel -lib gate_work -all
ModelSim Info: # }
ModelSim Info: # vlib gate_work
ModelSim Info: # vmap work gate_work
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim Info: # vmap work gate_work 
ModelSim Info: # Modifying modelsim.ini
ModelSim Info: # 
ModelSim Info: # vlog -vlog01compat -work work +incdir+. {vending_machine.vo}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:25:39 on Nov 16,2023
ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." vending_machine.vo 
ModelSim Info: # -- Compiling module ven_mac
ModelSim Info: # -- Compiling module hard_block
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # 	ven_mac
ModelSim Info: # End time: 17:25:39 on Nov 16,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # vlog -vlog01compat -work work +incdir+C:/Users/doddi/Documents/Quartus_projects/ven_mac {C:/Users/doddi/Documents/Quartus_projects/ven_mac/ven_mac_tb.v}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:25:39 on Nov 16,2023
ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/doddi/Documents/Quartus_projects/ven_mac" C:/Users/doddi/Documents/Quartus_projects/ven_mac/ven_mac_tb.v 
ModelSim Info: # -- Compiling module ven_mac_tb
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # 	ven_mac_tb
ModelSim Info: # End time: 17:25:39 on Nov 16,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  ven_mac_tb
ModelSim Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" ven_mac_tb 
ModelSim Info: # Start time: 17:25:39 on Nov 16,2023
ModelSim Info: # Loading work.ven_mac_tb
ModelSim Info: # Loading work.ven_mac
ModelSim Info: # Loading work.hard_block
ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_mux41
ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
ModelSim Info: # Loading altera_ver.dffeas
ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_unvm
ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_adcblock
ModelSim Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim Warning: # ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
ModelSim Info: #    Time: 0 ps  Iteration: 0  Instance: /ven_mac_tb/dut/\~QUARTUS_CREATED_ADC1~  File: vending_machine.vo Line: 428
ModelSim Warning: # ** Warning: (vsim-3722) vending_machine.vo(428): [TFMPC] - Missing connection for port 'clk_dft'.
ModelSim Warning: # ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
ModelSim Info: #    Time: 0 ps  Iteration: 0  Instance: /ven_mac_tb/dut/\~QUARTUS_CREATED_ADC2~  File: vending_machine.vo Line: 451
ModelSim Warning: # ** Warning: (vsim-3722) vending_machine.vo(451): [TFMPC] - Missing connection for port 'clk_dft'.
ModelSim Info: # 
ModelSim Info: # add wave *
ModelSim Info: # view structure
ModelSim Info: # .main_pane.structure.interior.cs.body.struct
ModelSim Info: # view signals
ModelSim Info: # .main_pane.objects.interior.cs.body.tree
ModelSim Info: # run -all
Warning: Ignoring following message with error code CHILDKILLED 7548 {unknown signal} {unknown signal} while running ModelSim Simulation software
** Fatal: Exiting VSIM license process.
simulator: Unexpected EOF on RPC channel sock0380CB78
Kernel lost connection to front end process.
simulator: Unexpected EOF on RPC channel sock09BD9470
    while executing
"close $pipe_id"
Info: NativeLink simulation flow was successful
