#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13d44e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13cbe40 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0x1407280_0 .var "clk", 0 0;
v0x1407320_0 .var "reset", 0 0;
S_0x13e1140 .scope module, "dut" "top" 3 8, 4 5 0, S_0x13cbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x1406b80_0 .net "DataAdr", 31 0, v0x13fcfa0_0;  1 drivers
v0x1406c40_0 .net "Instr", 31 0, L_0x141ad40;  1 drivers
v0x1406d00_0 .net "MemWrite", 0 0, L_0x1408c80;  1 drivers
v0x1406e30_0 .net "PC", 31 0, v0x13ffe50_0;  1 drivers
v0x1406ed0_0 .net "ReadData", 31 0, L_0x141af90;  1 drivers
v0x1407020_0 .net "WriteData", 31 0, L_0x141a4b0;  1 drivers
v0x14070e0_0 .net "clk", 0 0, v0x1407280_0;  1 drivers
v0x1407180_0 .net "reset", 0 0, v0x1407320_0;  1 drivers
S_0x13d0a60 .scope module, "cpu" "cpu" 4 16, 5 4 0, S_0x13e1140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ReadData";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 32 "PC";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "ALUResult";
    .port_info 7 /OUTPUT 32 "WriteData";
v0x1404a60_0 .net "ALUControl", 1 0, v0x13fa5f0_0;  1 drivers
v0x1404bd0_0 .net "ALUFlags", 3 0, v0x13fce90_0;  1 drivers
v0x1404d20_0 .net "ALUResult", 31 0, v0x13fcfa0_0;  alias, 1 drivers
v0x1404dc0_0 .net "ALUSrc", 0 0, L_0x14076d0;  1 drivers
v0x1404ef0_0 .net "ImmSrc", 1 0, L_0x1407770;  1 drivers
v0x1405040_0 .net "Instr", 31 0, L_0x141ad40;  alias, 1 drivers
v0x1405100_0 .net "MemWrite", 0 0, L_0x1408c80;  alias, 1 drivers
v0x14051a0_0 .net "MemtoReg", 0 0, L_0x1407590;  1 drivers
v0x14052d0_0 .net "PC", 31 0, v0x13ffe50_0;  alias, 1 drivers
v0x1405400_0 .net "PCSrc", 0 0, L_0x1408a80;  1 drivers
v0x1405530_0 .net "ReadData", 31 0, L_0x141af90;  alias, 1 drivers
v0x14055f0_0 .net "RegSrc", 1 0, L_0x14078f0;  1 drivers
v0x14056b0_0 .net "RegWrite", 0 0, L_0x1408c10;  1 drivers
v0x14057e0_0 .net "WriteData", 31 0, L_0x141a4b0;  alias, 1 drivers
v0x14058a0_0 .net "clk", 0 0, v0x1407280_0;  alias, 1 drivers
v0x1405940_0 .net "reset", 0 0, v0x1407320_0;  alias, 1 drivers
L_0x1408eb0 .part L_0x141ad40, 12, 20;
S_0x13d4a40 .scope module, "ctrl_unit" "controller" 5 19, 6 4 0, S_0x13d0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
v0x13fb830_0 .net "ALUControl", 1 0, v0x13fa5f0_0;  alias, 1 drivers
v0x13fb940_0 .net "ALUFlags", 3 0, v0x13fce90_0;  alias, 1 drivers
v0x13fba10_0 .net "ALUSrc", 0 0, L_0x14076d0;  alias, 1 drivers
v0x13fbb10_0 .net "FlagW", 1 0, v0x13fa910_0;  1 drivers
v0x13fbbb0_0 .net "ImmSrc", 1 0, L_0x1407770;  alias, 1 drivers
v0x13fbca0_0 .net "Instr", 31 12, L_0x1408eb0;  1 drivers
v0x13fbd40_0 .net "MemW", 0 0, L_0x1407630;  1 drivers
v0x13fbe30_0 .net "MemWrite", 0 0, L_0x1408c80;  alias, 1 drivers
v0x13fbed0_0 .net "MemtoReg", 0 0, L_0x1407590;  alias, 1 drivers
v0x13fc000_0 .net "PCS", 0 0, L_0x1407d70;  1 drivers
v0x13fc0a0_0 .net "PCSrc", 0 0, L_0x1408a80;  alias, 1 drivers
v0x13fc140_0 .net "RegSrc", 1 0, L_0x14078f0;  alias, 1 drivers
v0x13fc210_0 .net "RegW", 0 0, L_0x1407810;  1 drivers
v0x13fc300_0 .net "RegWrite", 0 0, L_0x1408c10;  alias, 1 drivers
v0x13fc3a0_0 .net "clk", 0 0, v0x1407280_0;  alias, 1 drivers
v0x13fc440_0 .net "reset", 0 0, v0x1407320_0;  alias, 1 drivers
L_0x1407de0 .part L_0x1408eb0, 14, 2;
L_0x1407e80 .part L_0x1408eb0, 8, 6;
L_0x1407f20 .part L_0x1408eb0, 0, 4;
L_0x1408d80 .part L_0x1408eb0, 16, 4;
S_0x13d42f0 .scope module, "control_condlogic" "condlogic" 6 18, 7 3 0, S_0x13d4a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0x14080b0 .functor AND 2, v0x13fa910_0, L_0x1407fc0, C4<11>, C4<11>;
L_0x1408a80 .functor AND 1, L_0x1407d70, v0x13f7a00_0, C4<1>, C4<1>;
L_0x1408c10 .functor AND 1, L_0x1407810, v0x13f7a00_0, C4<1>, C4<1>;
L_0x1408c80 .functor AND 1, L_0x1407630, v0x13f7a00_0, C4<1>, C4<1>;
v0x13f9340_0 .net "ALUFlags", 3 0, v0x13fce90_0;  alias, 1 drivers
v0x13f9440_0 .net "Cond", 3 0, L_0x1408d80;  1 drivers
v0x13f9500_0 .net "CondEx", 0 0, v0x13f7a00_0;  1 drivers
v0x13f9600_0 .net "FlagW", 1 0, v0x13fa910_0;  alias, 1 drivers
v0x13f96a0_0 .net "FlagWrite", 1 0, L_0x14080b0;  1 drivers
v0x13f97b0_0 .net "FlagsToCondcheck", 3 0, L_0x1408440;  1 drivers
v0x13f9870_0 .net "MemW", 0 0, L_0x1407630;  alias, 1 drivers
v0x13f9910_0 .net "MemWrite", 0 0, L_0x1408c80;  alias, 1 drivers
v0x13f99d0_0 .net "PCS", 0 0, L_0x1407d70;  alias, 1 drivers
v0x13f9b20_0 .net "PCSrc", 0 0, L_0x1408a80;  alias, 1 drivers
v0x13f9be0_0 .net "RegW", 0 0, L_0x1407810;  alias, 1 drivers
v0x13f9ca0_0 .net "RegWrite", 0 0, L_0x1408c10;  alias, 1 drivers
v0x13f9d60_0 .net *"_ivl_0", 1 0, L_0x1407fc0;  1 drivers
v0x13f9e40_0 .net "clk", 0 0, v0x1407280_0;  alias, 1 drivers
v0x13f9ee0_0 .net "reset", 0 0, v0x1407320_0;  alias, 1 drivers
L_0x1407fc0 .concat [ 1 1 0 0], v0x13f7a00_0, v0x13f7a00_0;
L_0x1408170 .part L_0x14080b0, 1, 1;
L_0x1408260 .part v0x13fce90_0, 2, 2;
L_0x1408300 .part L_0x14080b0, 0, 1;
L_0x14083a0 .part v0x13fce90_0, 0, 2;
L_0x1408440 .concat8 [ 2 2 0 0], v0x13f8860_0, v0x13f90c0_0;
S_0x13daf30 .scope module, "cc" "condcheck" 7 21, 7 29 0, S_0x13d42f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x1408890 .functor BUFZ 4, L_0x1408440, C4<0000>, C4<0000>, C4<0000>;
L_0x1408900 .functor XOR 1, L_0x1408530, L_0x1408760, C4<0>, C4<0>;
L_0x14089c0 .functor NOT 1, L_0x1408900, C4<0>, C4<0>, C4<0>;
v0x13ca550_0 .net "Cond", 3 0, L_0x1408d80;  alias, 1 drivers
v0x13f7a00_0 .var "CondEx", 0 0;
v0x13f7ac0_0 .net "Flags", 3 0, L_0x1408440;  alias, 1 drivers
v0x13f7bb0_0 .net *"_ivl_6", 3 0, L_0x1408890;  1 drivers
v0x13f7c90_0 .net *"_ivl_7", 0 0, L_0x1408900;  1 drivers
v0x13f7dc0_0 .net "carry", 0 0, L_0x14086c0;  1 drivers
v0x13f7e80_0 .net "ge", 0 0, L_0x14089c0;  1 drivers
v0x13f7f40_0 .net "neg", 0 0, L_0x1408530;  1 drivers
v0x13f8000_0 .net "overflow", 0 0, L_0x1408760;  1 drivers
v0x13f8150_0 .net "zero", 0 0, L_0x14085d0;  1 drivers
E_0x1368f80/0 .event anyedge, v0x13ca550_0, v0x13f8150_0, v0x13f7dc0_0, v0x13f7f40_0;
E_0x1368f80/1 .event anyedge, v0x13f8000_0, v0x13f7e80_0;
E_0x1368f80 .event/or E_0x1368f80/0, E_0x1368f80/1;
L_0x1408530 .part L_0x1408890, 3, 1;
L_0x14085d0 .part L_0x1408890, 2, 1;
L_0x14086c0 .part L_0x1408890, 1, 1;
L_0x1408760 .part L_0x1408890, 0, 1;
S_0x13f8290 .scope module, "dflop_enCV" "dflop_en" 7 19, 8 1 0, S_0x13d42f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x13f8420 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
v0x13f85d0_0 .net "clk", 0 0, v0x1407280_0;  alias, 1 drivers
v0x13f86b0_0 .net "d", 1 0, L_0x14083a0;  1 drivers
v0x13f8790_0 .net "en", 0 0, L_0x1408300;  1 drivers
v0x13f8860_0 .var "q", 1 0;
v0x13f8940_0 .net "reset", 0 0, v0x1407320_0;  alias, 1 drivers
E_0x13f8570 .event posedge, v0x13f8940_0, v0x13f85d0_0;
S_0x13f8af0 .scope module, "dflop_enNZ" "dflop_en" 7 18, 8 1 0, S_0x13d42f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x13f8cd0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
v0x13f8eb0_0 .net "clk", 0 0, v0x1407280_0;  alias, 1 drivers
v0x13f8f50_0 .net "d", 1 0, L_0x1408260;  1 drivers
v0x13f8ff0_0 .net "en", 0 0, L_0x1408170;  1 drivers
v0x13f90c0_0 .var "q", 1 0;
v0x13f91a0_0 .net "reset", 0 0, v0x1407320_0;  alias, 1 drivers
S_0x13fa190 .scope module, "control_decoder" "decoder" 6 16, 9 1 0, S_0x13d4a40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0x1407c70 .functor AND 1, L_0x1407bd0, L_0x1407810, C4<1>, C4<1>;
L_0x1407d70 .functor OR 1, L_0x1407c70, L_0x14074f0, C4<0>, C4<0>;
v0x13fa5f0_0 .var "ALUControl", 1 0;
v0x13fa6f0_0 .net "ALUOp", 0 0, L_0x1407a20;  1 drivers
v0x13fa7b0_0 .net "ALUSrc", 0 0, L_0x14076d0;  alias, 1 drivers
v0x13fa850_0 .net "Branch", 0 0, L_0x14074f0;  1 drivers
v0x13fa910_0 .var "FlagW", 1 0;
v0x13faa20_0 .net "Funct", 5 0, L_0x1407e80;  1 drivers
v0x13faae0_0 .net "ImmSrc", 1 0, L_0x1407770;  alias, 1 drivers
v0x13fabc0_0 .net "MemW", 0 0, L_0x1407630;  alias, 1 drivers
v0x13fac60_0 .net "MemtoReg", 0 0, L_0x1407590;  alias, 1 drivers
v0x13fad90_0 .net "Op", 1 0, L_0x1407de0;  1 drivers
v0x13fae70_0 .net "PCS", 0 0, L_0x1407d70;  alias, 1 drivers
v0x13faf40_0 .net "Rd", 3 0, L_0x1407f20;  1 drivers
v0x13fb000_0 .net "RegSrc", 1 0, L_0x14078f0;  alias, 1 drivers
v0x13fb0e0_0 .net "RegW", 0 0, L_0x1407810;  alias, 1 drivers
v0x13fb1b0_0 .net *"_ivl_10", 9 0, v0x13fb5a0_0;  1 drivers
L_0x7f1d3f865018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x13fb270_0 .net/2u *"_ivl_11", 3 0, L_0x7f1d3f865018;  1 drivers
v0x13fb350_0 .net *"_ivl_13", 0 0, L_0x1407bd0;  1 drivers
v0x13fb500_0 .net *"_ivl_16", 0 0, L_0x1407c70;  1 drivers
v0x13fb5a0_0 .var "control_signals", 9 0;
E_0x13fa530 .event anyedge, v0x13fa6f0_0, v0x13faa20_0, v0x13fa5f0_0;
E_0x13fa590 .event anyedge, v0x13fad90_0, v0x13faa20_0;
L_0x14074f0 .part v0x13fb5a0_0, 9, 1;
L_0x1407590 .part v0x13fb5a0_0, 8, 1;
L_0x1407630 .part v0x13fb5a0_0, 7, 1;
L_0x14076d0 .part v0x13fb5a0_0, 6, 1;
L_0x1407770 .part v0x13fb5a0_0, 4, 2;
L_0x1407810 .part v0x13fb5a0_0, 3, 1;
L_0x14078f0 .part v0x13fb5a0_0, 1, 2;
L_0x1407a20 .part v0x13fb5a0_0, 0, 1;
L_0x1407bd0 .cmp/eq 4, L_0x1407f20, L_0x7f1d3f865018;
S_0x13fc5e0 .scope module, "dp_unit" "datapath" 5 35, 10 8 0, S_0x13d0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0x1403290_0 .net "ALUControl", 1 0, v0x13fa5f0_0;  alias, 1 drivers
v0x1403370_0 .net "ALUFlags", 3 0, v0x13fce90_0;  alias, 1 drivers
v0x1403430_0 .net "ALUResult", 31 0, v0x13fcfa0_0;  alias, 1 drivers
v0x14034d0_0 .net "ALUSrc", 0 0, L_0x14076d0;  alias, 1 drivers
v0x1403570_0 .net "ExtImm", 31 0, v0x13fe170_0;  1 drivers
v0x14036d0_0 .net "ImmSrc", 1 0, L_0x1407770;  alias, 1 drivers
v0x1403790_0 .net "Instr", 31 0, L_0x141ad40;  alias, 1 drivers
v0x1403870_0 .net "MemtoReg", 0 0, L_0x1407590;  alias, 1 drivers
v0x1403910_0 .net "PC", 31 0, v0x13ffe50_0;  alias, 1 drivers
v0x1403a60_0 .net "PCNext", 31 0, L_0x1409080;  1 drivers
v0x1403b70_0 .net "PCPlus4", 31 0, L_0x1409240;  1 drivers
v0x1403c30_0 .net "PCPlus8", 31 0, L_0x14192f0;  1 drivers
v0x1403d40_0 .net "PCSrc", 0 0, L_0x1408a80;  alias, 1 drivers
v0x1403de0_0 .net "RA1", 3 0, L_0x14194f0;  1 drivers
v0x1403ef0_0 .net "RA2", 3 0, L_0x14198d0;  1 drivers
v0x1404000_0 .net "ReadData", 31 0, L_0x141af90;  alias, 1 drivers
v0x14040c0_0 .net "RegSrc", 1 0, L_0x14078f0;  alias, 1 drivers
v0x1404270_0 .net "RegWrite", 0 0, L_0x1408c10;  alias, 1 drivers
v0x1404310_0 .net "Result", 31 0, L_0x141aac0;  1 drivers
v0x14043b0_0 .net "SrcA", 31 0, L_0x141a030;  1 drivers
v0x14044a0_0 .net "SrcB", 31 0, L_0x141a910;  1 drivers
v0x14045b0_0 .net "WriteData", 31 0, L_0x141a4b0;  alias, 1 drivers
v0x14046c0_0 .net "clk", 0 0, v0x1407280_0;  alias, 1 drivers
v0x1404760_0 .net "reset", 0 0, v0x1407320_0;  alias, 1 drivers
L_0x14195e0 .part L_0x141ad40, 16, 4;
L_0x1419720 .part L_0x14078f0, 0, 1;
L_0x14199c0 .part L_0x141ad40, 0, 4;
L_0x1419ab0 .part L_0x141ad40, 12, 4;
L_0x1419ba0 .part L_0x14078f0, 1, 1;
L_0x141a640 .part L_0x141ad40, 12, 4;
L_0x141a7f0 .part L_0x141ad40, 0, 24;
S_0x13fc9d0 .scope module, "alu" "alu" 10 40, 11 1 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlag";
v0x13fcd60_0 .net "ALUControl", 1 0, v0x13fa5f0_0;  alias, 1 drivers
v0x13fce90_0 .var "ALUFlag", 3 0;
v0x13fcfa0_0 .var "ALUResult", 31 0;
v0x13fd060_0 .var "CarryOut", 0 0;
v0x13fd120_0 .var "Negative", 0 0;
v0x13fd230_0 .var "OverflowFlag", 0 0;
v0x13fd2f0_0 .net "SrcA", 31 0, L_0x141a030;  alias, 1 drivers
v0x13fd3d0_0 .net "SrcB", 31 0, L_0x141a910;  alias, 1 drivers
v0x13fd4b0_0 .var "Zero", 0 0;
E_0x13fcc60 .event anyedge, v0x13fd120_0, v0x13fd4b0_0, v0x13fd060_0, v0x13fd230_0;
E_0x13fccf0 .event anyedge, v0x13fa5f0_0, v0x13fd2f0_0, v0x13fd3d0_0, v0x13fcfa0_0;
S_0x13fd6a0 .scope module, "alu_srcB_mux2" "mux2" 10 37, 12 2 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x13fd850 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
L_0x7f1d3f865330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1408f50 .functor XNOR 1, L_0x14076d0, L_0x7f1d3f865330, C4<0>, C4<0>;
v0x13fd8f0_0 .net/2u *"_ivl_0", 0 0, L_0x7f1d3f865330;  1 drivers
v0x13fd9d0_0 .net *"_ivl_2", 0 0, L_0x1408f50;  1 drivers
v0x13fda90_0 .net "d0", 31 0, L_0x141a4b0;  alias, 1 drivers
v0x13fdb80_0 .net "d1", 31 0, v0x13fe170_0;  alias, 1 drivers
v0x13fdc60_0 .net "s", 0 0, L_0x14076d0;  alias, 1 drivers
v0x13fdda0_0 .net "y", 31 0, L_0x141a910;  alias, 1 drivers
L_0x141a910 .functor MUXZ 32, L_0x141a4b0, v0x13fe170_0, L_0x1408f50, C4<>;
S_0x13fdec0 .scope module, "extend" "extender" 10 36, 13 1 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "Data_out";
v0x13fe170_0 .var "Data_out", 31 0;
v0x13fe280_0 .net "ImmSrc", 1 0, L_0x1407770;  alias, 1 drivers
v0x13fe370_0 .net "Instr", 23 0, L_0x141a7f0;  1 drivers
E_0x13fe0f0 .event anyedge, v0x13faae0_0, v0x13fe370_0;
S_0x13fe4b0 .scope module, "mem2reg" "mux2" 10 41, 12 2 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x13fe690 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
L_0x7f1d3f865378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x141aa00 .functor XNOR 1, L_0x1407590, L_0x7f1d3f865378, C4<0>, C4<0>;
v0x13fe860_0 .net/2u *"_ivl_0", 0 0, L_0x7f1d3f865378;  1 drivers
v0x13fe900_0 .net *"_ivl_2", 0 0, L_0x141aa00;  1 drivers
v0x13fe9a0_0 .net "d0", 31 0, v0x13fcfa0_0;  alias, 1 drivers
v0x13feaa0_0 .net "d1", 31 0, L_0x141af90;  alias, 1 drivers
v0x13feb60_0 .net "s", 0 0, L_0x1407590;  alias, 1 drivers
v0x13feca0_0 .net "y", 31 0, L_0x141aac0;  alias, 1 drivers
L_0x141aac0 .functor MUXZ 32, v0x13fcfa0_0, L_0x141af90, L_0x141aa00, C4<>;
S_0x13fee00 .scope module, "pc_adder1" "adder" 10 29, 14 1 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x13ff0a0_0 .net "a", 31 0, v0x13ffe50_0;  alias, 1 drivers
L_0x7f1d3f8650a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13ff1a0_0 .net "b", 31 0, L_0x7f1d3f8650a8;  1 drivers
v0x13ff280_0 .net "y", 31 0, L_0x1409240;  alias, 1 drivers
L_0x1409240 .arith/sum 32, v0x13ffe50_0, L_0x7f1d3f8650a8;
S_0x13ff3c0 .scope module, "pc_adder2" "adder" 10 30, 14 1 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x13ff5f0_0 .net "a", 31 0, L_0x1409240;  alias, 1 drivers
L_0x7f1d3f8650f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13ff6d0_0 .net "b", 31 0, L_0x7f1d3f8650f0;  1 drivers
v0x13ff790_0 .net "y", 31 0, L_0x14192f0;  alias, 1 drivers
L_0x14192f0 .arith/sum 32, L_0x1409240, L_0x7f1d3f8650f0;
S_0x13ff8d0 .scope module, "pc_counter" "dflop" 10 28, 15 1 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x13ffab0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x13ffc80_0 .net "clk", 0 0, v0x1407280_0;  alias, 1 drivers
v0x13ffdb0_0 .net "d", 31 0, L_0x1409080;  alias, 1 drivers
v0x13ffe50_0 .var "q", 31 0;
v0x13fff50_0 .net "reset", 0 0, v0x1407320_0;  alias, 1 drivers
S_0x14000f0 .scope module, "pc_mux2" "mux2" 10 27, 12 2 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x13f9740 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
L_0x7f1d3f865060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1408fe0 .functor XNOR 1, L_0x1408a80, L_0x7f1d3f865060, C4<0>, C4<0>;
v0x1400370_0 .net/2u *"_ivl_0", 0 0, L_0x7f1d3f865060;  1 drivers
v0x1400470_0 .net *"_ivl_2", 0 0, L_0x1408fe0;  1 drivers
v0x1400530_0 .net "d0", 31 0, L_0x1409240;  alias, 1 drivers
v0x1400650_0 .net "d1", 31 0, L_0x141aac0;  alias, 1 drivers
v0x1400710_0 .net "s", 0 0, L_0x1408a80;  alias, 1 drivers
v0x1400850_0 .net "y", 31 0, L_0x1409080;  alias, 1 drivers
L_0x1409080 .functor MUXZ 32, L_0x1409240, L_0x141aac0, L_0x1408fe0, C4<>;
S_0x1400950 .scope module, "r_addr1_mux2" "mux2" 10 33, 12 2 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x13fefe0 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000000100>;
L_0x7f1d3f865138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1419390 .functor XNOR 1, L_0x1419720, L_0x7f1d3f865138, C4<0>, C4<0>;
v0x1400cb0_0 .net/2u *"_ivl_0", 0 0, L_0x7f1d3f865138;  1 drivers
v0x1400db0_0 .net *"_ivl_2", 0 0, L_0x1419390;  1 drivers
v0x1400e70_0 .net "d0", 3 0, L_0x14195e0;  1 drivers
L_0x7f1d3f865180 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1400f60_0 .net "d1", 3 0, L_0x7f1d3f865180;  1 drivers
v0x1401040_0 .net "s", 0 0, L_0x1419720;  1 drivers
v0x1401150_0 .net "y", 3 0, L_0x14194f0;  alias, 1 drivers
L_0x14194f0 .functor MUXZ 4, L_0x14195e0, L_0x7f1d3f865180, L_0x1419390, C4<>;
S_0x14012b0 .scope module, "r_addr2_mux2" "mux2" 10 34, 12 2 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x1401490 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000000100>;
L_0x7f1d3f8651c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1419810 .functor XNOR 1, L_0x1419ba0, L_0x7f1d3f8651c8, C4<0>, C4<0>;
v0x14015d0_0 .net/2u *"_ivl_0", 0 0, L_0x7f1d3f8651c8;  1 drivers
v0x14016d0_0 .net *"_ivl_2", 0 0, L_0x1419810;  1 drivers
v0x1401790_0 .net "d0", 3 0, L_0x14199c0;  1 drivers
v0x1401880_0 .net "d1", 3 0, L_0x1419ab0;  1 drivers
v0x1401960_0 .net "s", 0 0, L_0x1419ba0;  1 drivers
v0x1401a70_0 .net "y", 3 0, L_0x14198d0;  alias, 1 drivers
L_0x14198d0 .functor MUXZ 4, L_0x14199c0, L_0x1419ab0, L_0x1419810, C4<>;
S_0x1401bd0 .scope module, "register" "regfile" 10 35, 16 1 0, S_0x13fc5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x7f1d3f865210 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1401f60_0 .net/2u *"_ivl_0", 3 0, L_0x7f1d3f865210;  1 drivers
L_0x7f1d3f8652a0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1402060_0 .net/2u *"_ivl_12", 3 0, L_0x7f1d3f8652a0;  1 drivers
v0x1402140_0 .net *"_ivl_14", 0 0, L_0x141a1b0;  1 drivers
v0x14021e0_0 .net *"_ivl_16", 31 0, L_0x141a2e0;  1 drivers
v0x14022c0_0 .net *"_ivl_18", 5 0, L_0x141a3c0;  1 drivers
v0x14023f0_0 .net *"_ivl_2", 0 0, L_0x1419c90;  1 drivers
L_0x7f1d3f8652e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14024b0_0 .net *"_ivl_21", 1 0, L_0x7f1d3f8652e8;  1 drivers
v0x1402590_0 .net *"_ivl_4", 31 0, L_0x1419dc0;  1 drivers
v0x1402670_0 .net *"_ivl_6", 5 0, L_0x1419e60;  1 drivers
L_0x7f1d3f865258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14027e0_0 .net *"_ivl_9", 1 0, L_0x7f1d3f865258;  1 drivers
v0x14028c0_0 .net "clk", 0 0, v0x1407280_0;  alias, 1 drivers
v0x1402960_0 .net "r15", 31 0, L_0x14192f0;  alias, 1 drivers
v0x1402a20_0 .net "ra1", 3 0, L_0x14194f0;  alias, 1 drivers
v0x1402af0_0 .net "ra2", 3 0, L_0x14198d0;  alias, 1 drivers
v0x1402bc0_0 .net "rd1", 31 0, L_0x141a030;  alias, 1 drivers
v0x1402c90_0 .net "rd2", 31 0, L_0x141a4b0;  alias, 1 drivers
v0x1402d60 .array "register", 0 15, 31 0;
v0x1402f10_0 .net "wa3", 3 0, L_0x141a640;  1 drivers
v0x1402fb0_0 .net "wd3", 31 0, L_0x141aac0;  alias, 1 drivers
v0x1403050_0 .net "we3", 0 0, L_0x1408c10;  alias, 1 drivers
E_0x1401ee0 .event posedge, v0x13f85d0_0;
L_0x1419c90 .cmp/eq 4, L_0x14194f0, L_0x7f1d3f865210;
L_0x1419dc0 .array/port v0x1402d60, L_0x1419e60;
L_0x1419e60 .concat [ 4 2 0 0], L_0x14194f0, L_0x7f1d3f865258;
L_0x141a030 .functor MUXZ 32, L_0x1419dc0, L_0x14192f0, L_0x1419c90, C4<>;
L_0x141a1b0 .cmp/eq 4, L_0x14198d0, L_0x7f1d3f8652a0;
L_0x141a2e0 .array/port v0x1402d60, L_0x141a3c0;
L_0x141a3c0 .concat [ 4 2 0 0], L_0x14198d0, L_0x7f1d3f8652e8;
L_0x141a4b0 .functor MUXZ 32, L_0x141a2e0, L_0x14192f0, L_0x141a1b0, C4<>;
S_0x1405ae0 .scope module, "dmem" "dmem" 4 34, 17 1 0, S_0x13e1140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x141af90 .functor BUFZ 32, L_0x141ae00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1405c90 .array "RAM", 0 63, 31 0;
v0x1405d50_0 .net *"_ivl_0", 31 0, L_0x141ae00;  1 drivers
v0x1405e30_0 .net *"_ivl_3", 29 0, L_0x141aea0;  1 drivers
v0x1405ef0_0 .net "a", 31 0, v0x13fcfa0_0;  alias, 1 drivers
v0x1406040_0 .net "clk", 0 0, v0x1407280_0;  alias, 1 drivers
v0x14061f0_0 .net "rd", 31 0, L_0x141af90;  alias, 1 drivers
v0x1406290_0 .net "wd", 31 0, L_0x141a4b0;  alias, 1 drivers
v0x14063c0_0 .net "we", 0 0, L_0x1408c80;  alias, 1 drivers
L_0x141ae00 .array/port v0x1405c90, L_0x141aea0;
L_0x141aea0 .part v0x13fcfa0_0, 2, 30;
S_0x14064c0 .scope module, "imem" "imem" 4 28, 18 1 0, S_0x13e1140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x141ad40 .functor BUFZ 32, L_0x141abb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1406690 .array "RAM", 0 63, 31 0;
v0x1406770_0 .net *"_ivl_0", 31 0, L_0x141abb0;  1 drivers
v0x1406850_0 .net *"_ivl_3", 29 0, L_0x141ac50;  1 drivers
v0x1406910_0 .net "a", 31 0, v0x13ffe50_0;  alias, 1 drivers
v0x1406a60_0 .net "rd", 31 0, L_0x141ad40;  alias, 1 drivers
L_0x141abb0 .array/port v0x1406690, L_0x141ac50;
L_0x141ac50 .part v0x13ffe50_0, 2, 30;
    .scope S_0x13fa190;
T_0 ;
    %wait E_0x13fa590;
    %load/vec4 v0x13fad90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x13fb5a0_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x13faa20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 73, 0, 10;
    %store/vec4 v0x13fb5a0_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x13fb5a0_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x13faa20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 344, 0, 10;
    %store/vec4 v0x13fb5a0_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 212, 0, 10;
    %store/vec4 v0x13fb5a0_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 610, 0, 10;
    %store/vec4 v0x13fb5a0_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13fa190;
T_1 ;
    %wait E_0x13fa530;
    %load/vec4 v0x13fa6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13faa20_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x13fa5f0_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13fa5f0_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13fa5f0_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13fa5f0_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13fa5f0_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x13faa20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fa910_0, 4, 1;
    %load/vec4 v0x13faa20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x13fa5f0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/1 T_1.8, 4;
    %load/vec4 v0x13fa5f0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_1.8;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fa910_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13fa5f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13fa910_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13f8af0;
T_2 ;
    %wait E_0x13f8570;
    %load/vec4 v0x13f91a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f90c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13f8ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13f8f50_0;
    %assign/vec4 v0x13f90c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13f8290;
T_3 ;
    %wait E_0x13f8570;
    %load/vec4 v0x13f8940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f8860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13f8790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x13f86b0_0;
    %assign/vec4 v0x13f8860_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13daf30;
T_4 ;
    %wait E_0x1368f80;
    %load/vec4 v0x13ca550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x13f8150_0;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x13f8150_0;
    %inv;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x13f7dc0_0;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x13f7dc0_0;
    %inv;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x13f7f40_0;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x13f7f40_0;
    %inv;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x13f8000_0;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x13f8000_0;
    %inv;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x13f7dc0_0;
    %load/vec4 v0x13f8150_0;
    %inv;
    %and;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x13f7dc0_0;
    %load/vec4 v0x13f8150_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x13f7e80_0;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x13f7e80_0;
    %inv;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x13f8150_0;
    %inv;
    %load/vec4 v0x13f7e80_0;
    %and;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x13f8150_0;
    %inv;
    %load/vec4 v0x13f7e80_0;
    %and;
    %inv;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f7a00_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13ff8d0;
T_5 ;
    %wait E_0x13f8570;
    %load/vec4 v0x13fff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13ffe50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13ffdb0_0;
    %assign/vec4 v0x13ffe50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1401bd0;
T_6 ;
    %wait E_0x1401ee0;
    %load/vec4 v0x1403050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1402fb0_0;
    %load/vec4 v0x1402f10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1402d60, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13fdec0;
T_7 ;
    %wait E_0x13fe0f0;
    %load/vec4 v0x13fe280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13fe170_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13fe370_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fe170_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x13fe370_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fe170_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x13fe370_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x13fe370_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13fe170_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13fc9d0;
T_8 ;
    %wait E_0x13fccf0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13fcfa0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fd060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fd230_0, 0, 1;
    %load/vec4 v0x13fcd60_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13fcfa0_0, 0, 32;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x13fd2f0_0;
    %load/vec4 v0x13fd3d0_0;
    %and;
    %store/vec4 v0x13fcfa0_0, 0, 32;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x13fd2f0_0;
    %load/vec4 v0x13fd3d0_0;
    %or;
    %store/vec4 v0x13fcfa0_0, 0, 32;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x13fd2f0_0;
    %pad/u 33;
    %load/vec4 v0x13fd3d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x13fcfa0_0, 0, 32;
    %store/vec4 v0x13fd060_0, 0, 1;
    %load/vec4 v0x13fd2f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x13fd3d0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x13fcfa0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x13fd2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x13fd3d0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x13fcfa0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v0x13fd230_0, 0, 1;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x13fd2f0_0;
    %pad/u 33;
    %load/vec4 v0x13fd3d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x13fcfa0_0, 0, 32;
    %store/vec4 v0x13fd060_0, 0, 1;
    %load/vec4 v0x13fd2f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x13fd3d0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x13fcfa0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x13fd2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x13fd3d0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x13fcfa0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v0x13fd230_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v0x13fcfa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x13fd4b0_0, 0, 1;
    %load/vec4 v0x13fcfa0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x13fd120_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13fc9d0;
T_9 ;
    %wait E_0x13fcc60;
    %load/vec4 v0x13fd120_0;
    %load/vec4 v0x13fd4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fd060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fd230_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fce90_0, 0, 4;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14064c0;
T_10 ;
    %vpi_call/w 18 5 "$readmemh", "memfile.dat", v0x1406690 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1405ae0;
T_11 ;
    %wait E_0x1401ee0;
    %load/vec4 v0x14063c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1406290_0;
    %load/vec4 v0x1405ef0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1405c90, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13cbe40;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1407320_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1407320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1407280_0, 0;
    %end;
    .thread T_12;
    .scope S_0x13cbe40;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0x1407280_0;
    %inv;
    %store/vec4 v0x1407280_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13cbe40;
T_14 ;
    %delay 10000, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1405c90, 4;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_14.0, 6;
    %vpi_call/w 3 30 "$display", "Test Passed: Memory[84] contains 7" {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 32 "$display", "Test Failed: Memory[84] = %d, expected 7", &A<v0x1405c90, 21> {0 0 0};
T_14.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1402d60, 4;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_14.2, 6;
    %vpi_call/w 3 37 "$display", "Test Passed: R5 contains 11" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 39 "$display", "Test Failed: R5 = %d, expected 11", &A<v0x1402d60, 5> {0 0 0};
T_14.3 ;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "./top.v";
    "./cpu.v";
    "./controller.v";
    "./condlogic.v";
    "./dflop_en.v";
    "./decoder.v";
    "./datapath.v";
    "./alu.v";
    "./mux2.v";
    "./extender.v";
    "./adder.v";
    "./dflop.v";
    "./regfile.v";
    "./dmem.v";
    "./imem.v";
