{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670239503051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670239503051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  5 16:55:02 2022 " "Processing started: Mon Dec  5 16:55:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670239503051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239503051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Superscalar -c Superscalar " "Command: quartus_map --read_settings_files=on --write_settings_files=off Superscalar -c Superscalar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239503051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670239503158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670239503158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-arcRF " "Found design unit 1: regFile-arcRF" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509541 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arc_reg " "Found design unit 1: reg-arc_reg" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509542 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-id_arch " "Found design unit 1: Decode-id_arch" {  } { { "Decode.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Decode.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509543 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rename.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Rename.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rename-rename_arch " "Found design unit 1: rename-rename_arch" {  } { { "Rename.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Rename.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509543 ""} { "Info" "ISGN_ENTITY_NAME" "1 rename " "Found entity 1: rename" {  } { { "Rename.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Rename.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Superscalar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Superscalar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Superscalar-Superscalar_arch " "Found design unit 1: Superscalar-Superscalar_arch" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Superscalar " "Found entity 1: Superscalar" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-mem " "Found design unit 1: memory-mem" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509544 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-load " "Found design unit 1: Fetch-load" {  } { { "Fetch.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670239509545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Superscalar " "Elaborating entity \"Superscalar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670239509578 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "if_freeze Superscalar.vhd(129) " "VHDL Signal Declaration warning at Superscalar.vhd(129): used explicit default value for signal \"if_freeze\" because signal was never assigned a value" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "id_freeze Superscalar.vhd(129) " "VHDL Signal Declaration warning at Superscalar.vhd(129): used explicit default value for signal \"id_freeze\" because signal was never assigned a value" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pc_overwrite Superscalar.vhd(130) " "VHDL Signal Declaration warning at Superscalar.vhd(130): used explicit default value for signal \"pc_overwrite\" because signal was never assigned a value" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 130 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pc_inp Superscalar.vhd(131) " "VHDL Signal Declaration warning at Superscalar.vhd(131): used explicit default value for signal \"pc_inp\" because signal was never assigned a value" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ins_pc_1 Superscalar.vhd(133) " "Verilog HDL or VHDL warning at Superscalar.vhd(133): object \"ins_pc_1\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ins_pc_2 Superscalar.vhd(134) " "Verilog HDL or VHDL warning at Superscalar.vhd(134): object \"ins_pc_2\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_store_data Superscalar.vhd(140) " "VHDL Signal Declaration warning at Superscalar.vhd(140): used explicit default value for signal \"mem_store_data\" because signal was never assigned a value" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_num Superscalar.vhd(146) " "VHDL Signal Declaration warning at Superscalar.vhd(146): used implicit default value for signal \"reg_num\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 146 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_val Superscalar.vhd(151) " "VHDL Signal Declaration warning at Superscalar.vhd(151): used implicit default value for signal \"write_val\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mapped_reg Superscalar.vhd(158) " "Verilog HDL or VHDL warning at Superscalar.vhd(158): object \"mapped_reg\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_mapout Superscalar.vhd(159) " "Verilog HDL or VHDL warning at Superscalar.vhd(159): object \"reg_mapout\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ins_1 Superscalar.vhd(162) " "Verilog HDL or VHDL warning at Superscalar.vhd(162): object \"ins_1\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509580 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ins_2 Superscalar.vhd(163) " "Verilog HDL or VHDL warning at Superscalar.vhd(163): object \"ins_2\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1_ins_1 Superscalar.vhd(164) " "Verilog HDL or VHDL warning at Superscalar.vhd(164): object \"r1_ins_1\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2_ins_1 Superscalar.vhd(165) " "Verilog HDL or VHDL warning at Superscalar.vhd(165): object \"r2_ins_1\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3_ins_1 Superscalar.vhd(166) " "Verilog HDL or VHDL warning at Superscalar.vhd(166): object \"r3_ins_1\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Imm_6_ins_1 Superscalar.vhd(167) " "Verilog HDL or VHDL warning at Superscalar.vhd(167): object \"Imm_6_ins_1\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Imm_9_ins_1 Superscalar.vhd(168) " "Verilog HDL or VHDL warning at Superscalar.vhd(168): object \"Imm_9_ins_1\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Imm_8_ins_1 Superscalar.vhd(169) " "Verilog HDL or VHDL warning at Superscalar.vhd(169): object \"Imm_8_ins_1\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1_ins_2 Superscalar.vhd(171) " "Verilog HDL or VHDL warning at Superscalar.vhd(171): object \"r1_ins_2\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2_ins_2 Superscalar.vhd(172) " "Verilog HDL or VHDL warning at Superscalar.vhd(172): object \"r2_ins_2\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3_ins_2 Superscalar.vhd(173) " "Verilog HDL or VHDL warning at Superscalar.vhd(173): object \"r3_ins_2\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Imm_6_ins_2 Superscalar.vhd(174) " "Verilog HDL or VHDL warning at Superscalar.vhd(174): object \"Imm_6_ins_2\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Imm_9_ins_2 Superscalar.vhd(175) " "Verilog HDL or VHDL warning at Superscalar.vhd(175): object \"Imm_9_ins_2\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Imm_8_ins_2 Superscalar.vhd(176) " "Verilog HDL or VHDL warning at Superscalar.vhd(176): object \"Imm_8_ins_2\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_ins_1 Superscalar.vhd(178) " "Verilog HDL or VHDL warning at Superscalar.vhd(178): object \"pc_ins_1\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_ins_2 Superscalar.vhd(179) " "Verilog HDL or VHDL warning at Superscalar.vhd(179): object \"pc_ins_2\" assigned a value but never read" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 "|Superscalar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem_inst " "Elaborating entity \"memory\" for hierarchy \"memory:mem_inst\"" {  } { { "Superscalar.vhd" "mem_inst" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670239509581 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram Memory.vhd(33) " "VHDL Process Statement warning at Memory.vhd(33): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram Memory.vhd(34) " "VHDL Process Statement warning at Memory.vhd(34): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_out_1 Memory.vhd(27) " "VHDL Process Statement warning at Memory.vhd(27): inferring latch(es) for signal or variable \"mem_out_1\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_out_2 Memory.vhd(27) " "VHDL Process Statement warning at Memory.vhd(27): inferring latch(es) for signal or variable \"mem_out_2\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[0\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[0\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[1\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[1\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[2\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[2\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[3\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[3\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[4\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[4\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[5\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[5\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[6\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[6\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[7\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[7\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[8\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[8\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[9\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[9\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[10\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[10\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[11\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[11\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509582 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[12\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[12\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[13\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[13\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[14\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[14\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_2\[15\] Memory.vhd(27) " "Inferred latch for \"mem_out_2\[15\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[0\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[0\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[1\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[1\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[2\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[2\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[3\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[3\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[4\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[4\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[5\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[5\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[6\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[6\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[7\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[7\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[8\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[8\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[9\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[9\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[10\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[10\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[11\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[11\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[12\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[12\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[13\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[13\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[14\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[14\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out_1\[15\] Memory.vhd(27) " "Inferred latch for \"mem_out_1\[15\]\" at Memory.vhd(27)" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 "|Superscalar|memory:mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fetch_Component " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fetch_Component\"" {  } { { "Superscalar.vhd" "fetch_Component" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670239509583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:RF_component " "Elaborating entity \"regFile\" for hierarchy \"regFile:RF_component\"" {  } { { "Superscalar.vhd" "RF_component" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670239509584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_value Regfile.vhd(54) " "Verilog HDL or VHDL warning at Regfile.vhd(54): object \"write_value\" assigned a value but never read" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Regfile.vhd(73) " "VHDL Process Statement warning at Regfile.vhd(73): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Regfile.vhd(74) " "VHDL Process Statement warning at Regfile.vhd(74): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Regfile.vhd(75) " "VHDL Process Statement warning at Regfile.vhd(75): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Regfile.vhd(76) " "VHDL Process Statement warning at Regfile.vhd(76): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_map Regfile.vhd(82) " "VHDL Process Statement warning at Regfile.vhd(82): signal \"reg_map\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Regfile.vhd(91) " "VHDL Process Statement warning at Regfile.vhd(91): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Regfile.vhd(92) " "VHDL Process Statement warning at Regfile.vhd(92): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Regfile.vhd(93) " "VHDL Process Statement warning at Regfile.vhd(93): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Regfile.vhd(94) " "VHDL Process Statement warning at Regfile.vhd(94): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Regfile.vhd(100) " "VHDL Process Statement warning at Regfile.vhd(100): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_map Regfile.vhd(103) " "VHDL Process Statement warning at Regfile.vhd(103): signal \"reg_map\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Regfile.vhd(103) " "Verilog HDL or VHDL warning at the Regfile.vhd(103): index expression is not wide enough to address all of the elements in the array" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 103 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_map Regfile.vhd(108) " "VHDL Process Statement warning at Regfile.vhd(108): signal \"reg_map\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_val_1 Regfile.vhd(62) " "VHDL Process Statement warning at Regfile.vhd(62): inferring latch(es) for signal or variable \"reg_val_1\", which holds its previous value in one or more paths through the process" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_val_2 Regfile.vhd(62) " "VHDL Process Statement warning at Regfile.vhd(62): inferring latch(es) for signal or variable \"reg_val_2\", which holds its previous value in one or more paths through the process" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_val_3 Regfile.vhd(62) " "VHDL Process Statement warning at Regfile.vhd(62): inferring latch(es) for signal or variable \"reg_val_3\", which holds its previous value in one or more paths through the process" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_val_4 Regfile.vhd(62) " "VHDL Process Statement warning at Regfile.vhd(62): inferring latch(es) for signal or variable \"reg_val_4\", which holds its previous value in one or more paths through the process" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_reg Regfile.vhd(62) " "VHDL Process Statement warning at Regfile.vhd(62): inferring latch(es) for signal or variable \"write_reg\", which holds its previous value in one or more paths through the process" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_map Regfile.vhd(62) " "VHDL Process Statement warning at Regfile.vhd(62): inferring latch(es) for signal or variable \"reg_map\", which holds its previous value in one or more paths through the process" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mapped_reg Regfile.vhd(62) " "VHDL Process Statement warning at Regfile.vhd(62): inferring latch(es) for signal or variable \"mapped_reg\", which holds its previous value in one or more paths through the process" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[0\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[1\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[2\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[3\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[4\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[5\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[6\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[6\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[7\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[7\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[8\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[8\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[9\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[9\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[10\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[10\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[11\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[11\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[12\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[12\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[13\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[13\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[14\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[14\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509589 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[15\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[15\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[16\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[16\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[17\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[17\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[18\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[18\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[19\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[19\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[20\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[20\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[21\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[21\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[22\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[22\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[23\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[23\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[24\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[24\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[25\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[25\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[26\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[26\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[27\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[27\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[28\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[28\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[29\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[29\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[30\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[30\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapped_reg\[31\] Regfile.vhd(62) " "Inferred latch for \"mapped_reg\[31\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[23\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[23\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[23\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[23\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[23\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[23\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[23\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[23\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[23\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[23\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[23\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[23\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[22\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[22\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[22\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[22\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[22\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[22\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[22\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[22\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[22\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[22\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[22\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[22\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[21\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[21\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[21\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[21\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[21\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[21\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[21\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[21\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[21\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[21\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[21\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[21\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[20\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[20\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[20\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[20\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[20\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[20\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[20\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[20\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[20\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[20\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[20\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[20\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[19\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[19\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[19\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[19\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[19\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[19\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[19\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[19\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[19\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[19\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[19\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[19\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509590 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[18\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[18\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[18\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[18\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[18\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[18\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[18\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[18\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[18\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[18\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[18\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[18\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[17\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[17\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[17\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[17\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[17\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[17\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[17\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[17\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[17\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[17\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[17\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[17\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[16\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[16\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[16\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[16\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[16\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[16\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[16\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[16\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[16\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[16\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[16\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[16\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[15\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[15\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[15\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[15\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[15\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[15\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[15\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[15\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[15\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[15\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[15\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[15\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[14\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[14\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[14\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[14\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[14\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[14\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[14\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[14\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[14\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[14\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[14\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[14\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[13\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[13\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[13\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[13\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[13\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[13\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[13\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[13\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[13\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[13\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[13\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[13\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[12\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[12\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[12\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[12\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[12\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[12\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[12\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[12\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[12\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[12\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[12\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[12\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[11\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[11\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[11\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[11\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[11\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[11\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[11\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[11\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[11\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[11\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[11\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[11\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[10\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[10\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509591 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[10\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[10\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[10\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[10\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[10\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[10\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[10\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[10\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[10\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[10\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[9\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[9\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[9\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[9\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[9\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[9\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[9\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[9\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[9\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[9\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[9\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[9\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[8\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[8\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[8\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[8\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[8\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[8\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[8\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[8\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[8\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[8\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[8\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[8\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[7\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[7\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[7\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[7\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[7\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[7\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[7\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[7\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[7\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[7\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[7\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[7\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[6\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[6\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[6\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[6\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[6\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[6\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[6\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[6\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[6\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[6\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[6\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[6\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[5\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[5\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[5\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[5\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[5\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[5\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[5\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[5\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[5\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[5\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[5\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[5\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[4\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[4\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[4\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[4\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[4\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[4\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[4\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[4\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[4\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[4\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[4\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[4\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[3\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[3\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[3\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[3\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[3\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[3\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[3\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[3\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[3\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[3\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[3\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[3\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[2\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[2\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[2\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[2\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[2\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[2\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[2\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[2\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[2\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[2\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[2\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[2\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[1\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[1\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[1\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[1\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[1\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[1\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[1\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[1\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[1\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[1\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[1\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[1\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[0\]\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[0\]\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509592 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[0\]\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[0\]\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[0\]\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[0\]\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[0\]\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[0\]\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[0\]\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[0\]\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_map\[0\]\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_map\[0\]\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[31\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[31\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[30\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[30\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[29\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[29\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[28\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[28\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[27\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[27\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[26\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[26\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[25\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[25\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[24\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[24\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[23\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[23\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[22\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[22\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[21\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[21\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[20\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[20\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[19\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[19\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[18\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[18\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[17\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[17\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[16\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[16\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[15\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[15\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[14\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[14\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[13\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[13\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[12\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[12\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[11\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[11\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[10\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[10\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[9\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[9\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[8\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[8\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[7\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[7\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[6\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[6\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[5\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[4\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[3\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[2\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[1\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg\[0\] Regfile.vhd(62) " "Inferred latch for \"write_reg\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[6\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[6\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[7\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[7\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[8\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[8\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[9\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[9\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[10\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[10\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[11\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[11\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[12\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[12\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[13\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[13\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[14\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[14\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_4\[15\] Regfile.vhd(62) " "Inferred latch for \"reg_val_4\[15\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[6\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[6\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[7\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[7\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[8\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[8\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[9\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[9\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[10\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[10\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[11\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[11\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509593 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[12\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[12\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[13\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[13\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[14\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[14\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_3\[15\] Regfile.vhd(62) " "Inferred latch for \"reg_val_3\[15\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[6\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[6\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[7\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[7\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[8\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[8\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[9\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[9\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[10\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[10\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[11\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[11\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[12\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[12\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[13\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[13\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[14\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[14\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_2\[15\] Regfile.vhd(62) " "Inferred latch for \"reg_val_2\[15\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[0\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[0\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[1\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[1\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[2\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[2\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[3\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[3\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[4\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[4\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[5\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[5\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[6\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[6\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[7\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[7\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[8\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[8\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[9\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[9\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[10\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[10\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[11\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[11\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[12\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[12\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[13\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[13\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[14\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[14\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val_1\[15\] Regfile.vhd(62) " "Inferred latch for \"reg_val_1\[15\]\" at Regfile.vhd(62)" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509594 "|Superscalar|regFile:RF_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg regFile:RF_component\|reg:\\make_regs:0:R " "Elaborating entity \"reg\" for hierarchy \"regFile:RF_component\|reg:\\make_regs:0:R\"" {  } { { "Regfile.vhd" "\\make_regs:0:R" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_data Reg.vhd(15) " "VHDL Process Statement warning at Reg.vhd(15): inferring latch(es) for signal or variable \"out_data\", which holds its previous value in one or more paths through the process" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[0\] Reg.vhd(15) " "Inferred latch for \"out_data\[0\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[1\] Reg.vhd(15) " "Inferred latch for \"out_data\[1\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[2\] Reg.vhd(15) " "Inferred latch for \"out_data\[2\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[3\] Reg.vhd(15) " "Inferred latch for \"out_data\[3\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[4\] Reg.vhd(15) " "Inferred latch for \"out_data\[4\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[5\] Reg.vhd(15) " "Inferred latch for \"out_data\[5\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[6\] Reg.vhd(15) " "Inferred latch for \"out_data\[6\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[7\] Reg.vhd(15) " "Inferred latch for \"out_data\[7\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[8\] Reg.vhd(15) " "Inferred latch for \"out_data\[8\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[9\] Reg.vhd(15) " "Inferred latch for \"out_data\[9\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[10\] Reg.vhd(15) " "Inferred latch for \"out_data\[10\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509595 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[11\] Reg.vhd(15) " "Inferred latch for \"out_data\[11\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509596 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[12\] Reg.vhd(15) " "Inferred latch for \"out_data\[12\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509596 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[13\] Reg.vhd(15) " "Inferred latch for \"out_data\[13\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509596 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[14\] Reg.vhd(15) " "Inferred latch for \"out_data\[14\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509596 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[15\] Reg.vhd(15) " "Inferred latch for \"out_data\[15\]\" at Reg.vhd(15)" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509596 "|Superscalar|regFile:RF_component|reg:\make_regs:0:R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Decode_comp " "Elaborating entity \"Decode\" for hierarchy \"Decode:Decode_comp\"" {  } { { "Superscalar.vhd" "Decode_comp" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670239509598 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ins_1 Decode.vhd(29) " "VHDL Signal Declaration warning at Decode.vhd(29): used implicit default value for signal \"ins_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Decode.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Decode.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670239509601 "|Superscalar|Decode:Decode_com"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ins_2 Decode.vhd(30) " "VHDL Signal Declaration warning at Decode.vhd(30): used implicit default value for signal \"ins_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Decode.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Decode.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670239509601 "|Superscalar|Decode:Decode_com"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_ins_1 Decode.vhd(51) " "VHDL Signal Declaration warning at Decode.vhd(51): used implicit default value for signal \"pc_ins_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Decode.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Decode.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670239509601 "|Superscalar|Decode:Decode_com"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_ins_2 Decode.vhd(52) " "VHDL Signal Declaration warning at Decode.vhd(52): used implicit default value for signal \"pc_ins_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Decode.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Decode.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670239509601 "|Superscalar|Decode:Decode_com"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loading_mem Decode.vhd(60) " "VHDL Process Statement warning at Decode.vhd(60): signal \"loading_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decode.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Decode.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670239509601 "|Superscalar|Decode:Decode_com"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_loading " "No output dependent on input pin \"data_loading\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data_loading"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_mem_address\[0\] " "No output dependent on input pin \"data_mem_address\[0\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data_mem_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_mem_address\[1\] " "No output dependent on input pin \"data_mem_address\[1\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data_mem_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_mem_address\[2\] " "No output dependent on input pin \"data_mem_address\[2\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data_mem_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_mem_address\[3\] " "No output dependent on input pin \"data_mem_address\[3\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data_mem_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_mem_address\[4\] " "No output dependent on input pin \"data_mem_address\[4\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data_mem_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_mem_address\[5\] " "No output dependent on input pin \"data_mem_address\[5\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data_mem_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[8\] " "No output dependent on input pin \"data\[8\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[9\] " "No output dependent on input pin \"data\[9\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[10\] " "No output dependent on input pin \"data\[10\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[11\] " "No output dependent on input pin \"data\[11\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[12\] " "No output dependent on input pin \"data\[12\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[13\] " "No output dependent on input pin \"data\[13\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[14\] " "No output dependent on input pin \"data\[14\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[15\] " "No output dependent on input pin \"data\[15\]\"" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670239509832 "|Superscalar|data[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670239509832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670239509833 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670239509833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670239509833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670239509858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  5 16:55:09 2022 " "Processing ended: Mon Dec  5 16:55:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670239509858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670239509858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670239509858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670239509858 ""}
