

================================================================
== Vivado HLS Report for 'generate_exh_512_s'
================================================================
* Date:           Mon Mar  1 13:04:18 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.438|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1166|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     253|    -|
|Register         |        -|      -|     393|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     393|    1419|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln214_fu_1412_p2              |     +    |      0|  0|   23|           6|          16|
    |add_ln87_2_fu_800_p2              |     +    |      0|  0|   23|          16|           1|
    |add_ln87_3_fu_651_p2              |     +    |      0|  0|   23|           1|          16|
    |grp_fu_352_p2                     |     +    |      0|  0|   23|          16|           1|
    |udpLen_V_1_fu_1131_p2             |     +    |      0|  0|   23|           5|          16|
    |udpLen_V_2_fu_833_p2              |     +    |      0|  0|   23|          16|           5|
    |udpLen_V_3_fu_684_p2              |     +    |      0|  0|   23|           5|          16|
    |ap_condition_419                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_475                  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op19_read_state1     |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op213_write_state2   |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op25_read_state1     |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op78_write_state2    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op83_write_state2    |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op110         |    and   |      0|  0|    2|           1|           1|
    |p_Result_90_fu_1362_p2            |    and   |      0|  0|  128|         128|         128|
    |p_Result_93_fu_1064_p2            |    and   |      0|  0|  128|         128|         128|
    |p_Result_96_fu_781_p2             |    and   |      0|  0|   32|          32|          32|
    |p_Result_99_fu_632_p2             |    and   |      0|  0|   32|          32|          32|
    |tmp_91_nbreadreq_fu_246_p3        |    and   |      0|  0|   32|           1|           0|
    |tmp_nbreadreq_fu_260_p3           |    and   |      0|  0|   32|           1|           0|
    |icmp_ln1373_1_fu_375_p2           |   icmp   |      0|  0|   11|           5|           4|
    |icmp_ln1373_fu_369_p2             |   icmp   |      0|  0|   11|           5|           3|
    |icmp_ln647_1_fu_1022_p2           |   icmp   |      0|  0|   20|          25|           1|
    |icmp_ln647_2_fu_739_p2            |   icmp   |      0|  0|   20|          27|           1|
    |icmp_ln647_3_fu_586_p2            |   icmp   |      0|  0|   20|          27|           1|
    |icmp_ln647_fu_1320_p2             |   icmp   |      0|  0|   20|          25|           1|
    |icmp_ln84_1_fu_1004_p2            |   icmp   |      0|  0|   20|          18|           1|
    |icmp_ln84_2_fu_721_p2             |   icmp   |      0|  0|   20|          20|           1|
    |icmp_ln84_3_fu_568_p2             |   icmp   |      0|  0|   20|          20|           1|
    |icmp_ln84_fu_1302_p2              |   icmp   |      0|  0|   20|          18|           1|
    |info_hasPayload_1_fu_524_p2       |   icmp   |      0|  0|   20|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|    2|           1|           1|
    |ap_condition_131                  |    or    |      0|  0|    2|           1|           1|
    |ap_condition_154                  |    or    |      0|  0|    2|           1|           1|
    |ap_condition_221                  |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op146_write_state2   |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op156_write_state2   |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op193_write_state2   |    or    |      0|  0|    2|           1|           1|
    |or_ln1373_fu_1404_p2              |    or    |      0|  0|    2|           1|           1|
    |select_ln1554_fu_530_p3           |  select  |      0|  0|    7|           1|           7|
    |select_ln647_10_fu_1048_p3        |  select  |      0|  0|  107|           1|         128|
    |select_ln647_11_fu_1056_p3        |  select  |      0|  0|    2|           1|           1|
    |select_ln647_12_fu_753_p3         |  select  |      0|  0|    2|           1|           2|
    |select_ln647_13_fu_765_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln647_14_fu_773_p3         |  select  |      0|  0|    2|           1|           1|
    |select_ln647_15_fu_604_p3         |  select  |      0|  0|    2|           1|           1|
    |select_ln647_16_fu_616_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln647_17_fu_624_p3         |  select  |      0|  0|    2|           1|           1|
    |select_ln647_7_fu_1346_p3         |  select  |      0|  0|  107|           1|         128|
    |select_ln647_8_fu_1354_p3         |  select  |      0|  0|    2|           1|           1|
    |select_ln647_9_fu_1036_p3         |  select  |      0|  0|    2|           1|           1|
    |select_ln647_fu_1334_p3           |  select  |      0|  0|    2|           1|           1|
    |select_ln84_4_fu_1083_p3          |  select  |      0|  0|   16|           1|          16|
    |select_ln84_5_fu_806_p3           |  select  |      0|  0|   16|           1|          16|
    |select_ln84_6_fu_657_p3           |  select  |      0|  0|   16|           1|          16|
    |select_ln84_fu_1381_p3            |  select  |      0|  0|   16|           1|          16|
    |udpLen_V_fu_1418_p3               |  select  |      0|  0|   16|           1|          11|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 1166|         646|         838|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ackHeader_idx_1                |  15|          3|   16|         48|
    |ap_done                        |   9|          2|    1|          2|
    |ge_state                       |  15|          3|    2|          6|
    |msnTable2txExh_rsp_V_blk_n     |   9|          2|    1|          2|
    |rdmaHeader_idx_1               |  15|          3|   16|         48|
    |txExh2msnTable_req_V_blk_n     |   9|          2|    1|          2|
    |tx_exh2payFifo_V_dat_blk_n     |   9|          2|    1|          2|
    |tx_exh2payFifo_V_dat_din       |  27|          5|  512|       2560|
    |tx_exh2payFifo_V_kee_blk_n     |   9|          2|    1|          2|
    |tx_exh2payFifo_V_kee_din       |  15|          3|   64|        192|
    |tx_exh2payFifo_V_las_blk_n     |   9|          2|    1|          2|
    |tx_exhMetaFifo_V_blk_n         |   9|          2|    1|          2|
    |tx_lengthFifo_V_V_blk_n        |   9|          2|    1|          2|
    |tx_lengthFifo_V_V_din          |  38|          7|   16|        112|
    |tx_packetInfoFifo_V_blk_n      |   9|          2|    1|          2|
    |tx_packetInfoFifo_V_din        |  38|          7|    3|         21|
    |tx_readReqTable_upd_s_0_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 253|         51|  639|       3007|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ackHeader_idx_1                 |  16|   0|   16|          0|
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ge_state                        |   2|   0|    2|          0|
    |ge_state_load_reg_1464          |   2|   0|    2|          0|
    |icmp_ln1373_1_reg_1481          |   1|   0|    1|          0|
    |icmp_ln1373_reg_1476            |   1|   0|    1|          0|
    |metaWritten_4                   |   1|   0|    1|          0|
    |metaWritten_4_load_reg_1472     |   1|   0|    1|          0|
    |meta_addr_V                     |  48|   0|   48|          0|
    |meta_isNak                      |   1|   0|    1|          0|
    |meta_length_V_1                 |  32|   0|   32|          0|
    |meta_op_code_8                  |   5|   0|    5|          0|
    |meta_op_code_8_load_reg_1468    |   5|   0|    5|          0|
    |meta_psn_V_3                    |  24|   0|   24|          0|
    |meta_qpn_V_1                    |  24|   0|   24|          0|
    |msnMeta_msn_V                   |  24|   0|   24|          0|
    |msnMeta_r_key_V                 |  32|   0|   32|          0|
    |rdmaHeader_idx_1                |  16|   0|   16|          0|
    |this_assign_load_74_s_reg_1504  |  48|   0|   48|          0|
    |tmp_91_reg_1486                 |   1|   0|    1|          0|
    |tmp_92_reg_1514                 |   1|   0|    1|          0|
    |tmp_V_reg_1519                  |  16|   0|   16|          0|
    |tmp_length_V_load_ne_reg_1509   |  32|   0|   32|          0|
    |tmp_r_key_V_load_new_reg_1495   |  32|   0|   32|          0|
    |tmp_reg_1500                    |   1|   0|    1|          0|
    |trunc_ln321_reg_1490            |  24|   0|   24|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 393|   0|  393|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |    generate_exh<512>    | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |    generate_exh<512>    | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |    generate_exh<512>    | return value |
|ap_done                         | out |    1| ap_ctrl_hs |    generate_exh<512>    | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |    generate_exh<512>    | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |    generate_exh<512>    | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |    generate_exh<512>    | return value |
|msnTable2txExh_rsp_V_dout       |  in |   56|   ap_fifo  |   msnTable2txExh_rsp_V  |    pointer   |
|msnTable2txExh_rsp_V_empty_n    |  in |    1|   ap_fifo  |   msnTable2txExh_rsp_V  |    pointer   |
|msnTable2txExh_rsp_V_read       | out |    1|   ap_fifo  |   msnTable2txExh_rsp_V  |    pointer   |
|tx_exhMetaFifo_V_dout           |  in |  135|   ap_fifo  |     tx_exhMetaFifo_V    |    pointer   |
|tx_exhMetaFifo_V_empty_n        |  in |    1|   ap_fifo  |     tx_exhMetaFifo_V    |    pointer   |
|tx_exhMetaFifo_V_read           | out |    1|   ap_fifo  |     tx_exhMetaFifo_V    |    pointer   |
|tx_packetInfoFifo_V_din         | out |    3|   ap_fifo  |   tx_packetInfoFifo_V   |    pointer   |
|tx_packetInfoFifo_V_full_n      |  in |    1|   ap_fifo  |   tx_packetInfoFifo_V   |    pointer   |
|tx_packetInfoFifo_V_write       | out |    1|   ap_fifo  |   tx_packetInfoFifo_V   |    pointer   |
|tx_exh2payFifo_V_dat_din        | out |  512|   ap_fifo  |   tx_exh2payFifo_V_dat  |    pointer   |
|tx_exh2payFifo_V_dat_full_n     |  in |    1|   ap_fifo  |   tx_exh2payFifo_V_dat  |    pointer   |
|tx_exh2payFifo_V_dat_write      | out |    1|   ap_fifo  |   tx_exh2payFifo_V_dat  |    pointer   |
|tx_exh2payFifo_V_kee_din        | out |   64|   ap_fifo  |   tx_exh2payFifo_V_kee  |    pointer   |
|tx_exh2payFifo_V_kee_full_n     |  in |    1|   ap_fifo  |   tx_exh2payFifo_V_kee  |    pointer   |
|tx_exh2payFifo_V_kee_write      | out |    1|   ap_fifo  |   tx_exh2payFifo_V_kee  |    pointer   |
|tx_exh2payFifo_V_las_din        | out |    1|   ap_fifo  |   tx_exh2payFifo_V_las  |    pointer   |
|tx_exh2payFifo_V_las_full_n     |  in |    1|   ap_fifo  |   tx_exh2payFifo_V_las  |    pointer   |
|tx_exh2payFifo_V_las_write      | out |    1|   ap_fifo  |   tx_exh2payFifo_V_las  |    pointer   |
|tx_lengthFifo_V_V_din           | out |   16|   ap_fifo  |    tx_lengthFifo_V_V    |    pointer   |
|tx_lengthFifo_V_V_full_n        |  in |    1|   ap_fifo  |    tx_lengthFifo_V_V    |    pointer   |
|tx_lengthFifo_V_V_write         | out |    1|   ap_fifo  |    tx_lengthFifo_V_V    |    pointer   |
|tx_readReqTable_upd_s_0_din     | out |   40|   ap_fifo  | tx_readReqTable_upd_s_0 |    pointer   |
|tx_readReqTable_upd_s_0_full_n  |  in |    1|   ap_fifo  | tx_readReqTable_upd_s_0 |    pointer   |
|tx_readReqTable_upd_s_0_write   | out |    1|   ap_fifo  | tx_readReqTable_upd_s_0 |    pointer   |
|txExh2msnTable_req_V_din        | out |   16|   ap_fifo  |   txExh2msnTable_req_V  |    pointer   |
|txExh2msnTable_req_V_full_n     |  in |    1|   ap_fifo  |   txExh2msnTable_req_V  |    pointer   |
|txExh2msnTable_req_V_write      | out |    1|   ap_fifo  |   txExh2msnTable_req_V  |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

