{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667433834419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667433834420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 21:03:54 2022 " "Processing started: Wed Nov 02 21:03:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667433834420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433834420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula07 -c aula07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula07 -c aula07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433834420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667433834763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667433834763 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder3x8.vhd " "Can't analyze file -- file decoder3x8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667433847271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasubpassa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasubpassa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSubPassa-comportamento " "Found design unit 1: ULASomaSubPassa-comportamento" {  } { { "ULASomaSubPassa.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/ULASomaSubPassa.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847926 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSubPassa " "Found entity 1: ULASomaSubPassa" {  } { { "ULASomaSubPassa.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/ULASomaSubPassa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-arquitetura " "Found design unit 1: TopLevel-arquitetura" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847928 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847930 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847932 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847935 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847937 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847940 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847940 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoriaRAM.vhd " "Can't analyze file -- file memoriaRAM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667433847946 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "logicaDesvio.vhd " "Can't analyze file -- file logicaDesvio.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667433847951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopGenerico-comportamento " "Found design unit 1: flipFlopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/flipflopGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847953 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopGenerico " "Found entity 1: flipFlopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847955 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847955 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoderInstru.vhd " "Can't analyze file -- file decoderInstru.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667433847959 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "conversorHex7Seg.vhd " "Can't analyze file -- file conversorHex7Seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667433847963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and4x1-comportamento " "Found design unit 1: and4x1-comportamento" {  } { { "and4x1.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/and4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847965 ""} { "Info" "ISGN_ENTITY_NAME" "1 and4x1 " "Found entity 1: and4x1" {  } { { "and4x1.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/and4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847965 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "buffer_3_state_8portas.vhd " "Can't analyze file -- file buffer_3_state_8portas.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667433847971 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "buffer_3_state_simples.vhd " "Can't analyze file -- file buffer_3_state_simples.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667433847975 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "edgeDebounceDetector.vhd " "Can't analyze file -- file edgeDebounceDetector.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667433847980 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "edgeDebounceDetectorKey1.vhd " "Can't analyze file -- file edgeDebounceDetectorKey1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667433847986 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "edgeDebounceDetectorReset.vhd " "Can't analyze file -- file edgeDebounceDetectorReset.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667433847991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/bancoRegistradores.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847993 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/bancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667433847993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433847993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667433848044 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_OUT TopLevel.vhd(16) " "VHDL Signal Declaration warning at TopLevel.vhd(16): used implicit default value for signal \"DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667433848045 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opCode TopLevel.vhd(52) " "Verilog HDL or VHDL warning at TopLevel.vhd(52): object \"opCode\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667433848047 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct TopLevel.vhd(53) " "Verilog HDL or VHDL warning at TopLevel.vhd(53): object \"funct\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667433848047 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:ProgramCounter " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:ProgramCounter\"" {  } { { "TopLevel.vhd" "ProgramCounter" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667433848073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "TopLevel.vhd" "incrementaPC" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667433848075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "TopLevel.vhd" "ROM" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667433848077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegs " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegs\"" {  } { { "TopLevel.vhd" "bancoRegs" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667433848119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSubPassa ULASomaSubPassa:ULA " "Elaborating entity \"ULASomaSubPassa\" for hierarchy \"ULASomaSubPassa:ULA\"" {  } { { "TopLevel.vhd" "ULA" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667433848130 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaROM:ROM\|memROM " "RAM logic \"memoriaROM:ROM\|memROM\" is uninferred due to asynchronous read logic" {  } { { "memoriaROM.vhd" "memROM" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/memoriaROM.vhd" 54 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667433848741 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667433848741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[0\] GND " "Pin \"DATA_OUT\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[1\] GND " "Pin \"DATA_OUT\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[2\] GND " "Pin \"DATA_OUT\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[3\] GND " "Pin \"DATA_OUT\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[4\] GND " "Pin \"DATA_OUT\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[5\] GND " "Pin \"DATA_OUT\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[6\] GND " "Pin \"DATA_OUT\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[7\] GND " "Pin \"DATA_OUT\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[8\] GND " "Pin \"DATA_OUT\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[9\] GND " "Pin \"DATA_OUT\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[10\] GND " "Pin \"DATA_OUT\[10\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[11\] GND " "Pin \"DATA_OUT\[11\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[12\] GND " "Pin \"DATA_OUT\[12\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[13\] GND " "Pin \"DATA_OUT\[13\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[14\] GND " "Pin \"DATA_OUT\[14\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[15\] GND " "Pin \"DATA_OUT\[15\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[16\] GND " "Pin \"DATA_OUT\[16\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[17\] GND " "Pin \"DATA_OUT\[17\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[18\] GND " "Pin \"DATA_OUT\[18\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[19\] GND " "Pin \"DATA_OUT\[19\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[20\] GND " "Pin \"DATA_OUT\[20\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[21\] GND " "Pin \"DATA_OUT\[21\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[22\] GND " "Pin \"DATA_OUT\[22\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[23\] GND " "Pin \"DATA_OUT\[23\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[24\] GND " "Pin \"DATA_OUT\[24\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[25\] GND " "Pin \"DATA_OUT\[25\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[26\] GND " "Pin \"DATA_OUT\[26\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[27\] GND " "Pin \"DATA_OUT\[27\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[28\] GND " "Pin \"DATA_OUT\[28\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[29\] GND " "Pin \"DATA_OUT\[29\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[30\] GND " "Pin \"DATA_OUT\[30\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[31\] GND " "Pin \"DATA_OUT\[31\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|DATA_OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[2\] GND " "Pin \"inspectEndRS\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectEndRS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[3\] GND " "Pin \"inspectEndRS\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectEndRS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[4\] GND " "Pin \"inspectEndRS\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectEndRS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRT\[2\] GND " "Pin \"inspectEndRT\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectEndRT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRT\[3\] GND " "Pin \"inspectEndRT\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectEndRT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRT\[4\] GND " "Pin \"inspectEndRT\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectEndRT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[2\] GND " "Pin \"inspectEndRD\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectEndRD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[3\] GND " "Pin \"inspectEndRD\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectEndRD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[4\] GND " "Pin \"inspectEndRD\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectEndRD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[0\] GND " "Pin \"inspectInstru\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[1\] GND " "Pin \"inspectInstru\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[2\] GND " "Pin \"inspectInstru\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[3\] GND " "Pin \"inspectInstru\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[4\] GND " "Pin \"inspectInstru\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[5\] GND " "Pin \"inspectInstru\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[6\] GND " "Pin \"inspectInstru\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[7\] GND " "Pin \"inspectInstru\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[8\] GND " "Pin \"inspectInstru\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[9\] GND " "Pin \"inspectInstru\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[10\] GND " "Pin \"inspectInstru\[10\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[13\] GND " "Pin \"inspectInstru\[13\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[14\] GND " "Pin \"inspectInstru\[14\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[15\] GND " "Pin \"inspectInstru\[15\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[18\] GND " "Pin \"inspectInstru\[18\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[19\] GND " "Pin \"inspectInstru\[19\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[20\] GND " "Pin \"inspectInstru\[20\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[23\] GND " "Pin \"inspectInstru\[23\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[24\] GND " "Pin \"inspectInstru\[24\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[25\] GND " "Pin \"inspectInstru\[25\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[26\] GND " "Pin \"inspectInstru\[26\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[27\] GND " "Pin \"inspectInstru\[27\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[28\] GND " "Pin \"inspectInstru\[28\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[29\] GND " "Pin \"inspectInstru\[29\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667433849390 "|TopLevel|inspectInstru[29]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667433849390 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667433849482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "896 " "896 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667433849855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667433850094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667433850094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667433850189 "|TopLevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667433850189 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667433850189 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-13/TopLevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667433850189 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667433850189 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "465 " "Implemented 465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667433850192 ""} { "Info" "ICUT_CUT_TM_OPINS" "175 " "Implemented 175 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667433850192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "285 " "Implemented 285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667433850192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667433850192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667433850230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 21:04:10 2022 " "Processing ended: Wed Nov 02 21:04:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667433850230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667433850230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667433850230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667433850230 ""}
