#include "instruction.hpp"

#include "analysis.hpp"
#include "hardwareregisters.hpp"
#include "utils.hpp"

using namespace std;

// Constructor.
Instruction::Instruction(InstructionPC pc,
                         SubroutinePC subroutinePC,
                         u8 opcode,
                         u24 argument,
                         State state,
                         Analysis* analysis)
    : analysis{analysis},
      pc{pc},
      subroutinePC{subroutinePC},
      opcode{opcode},
      state{state},
      _argument{argument} {}

// Test constructor.
Instruction::Instruction(u8 opcode) : opcode{opcode} {}

// Name of the instruction's operation.
string Instruction::name() const {
  return OPCODE_NAMES[operation()];
}

// Instruction's operation.
Op Instruction::operation() const {
  return OPCODE_TABLE[opcode].first;
}

// Instruction'a address mode.
AddressMode Instruction::addressMode() const {
  return OPCODE_TABLE[opcode].second;
}

// Category of the instruction.
InstructionType Instruction::type() const {
  switch (operation()) {
    // Call instructions.
    case Op::JSR:
    case Op::JSL:
      return InstructionType::Call;

    // Jump instructions.
    case Op::JMP:
    case Op::JML:
    case Op::BRA:
    case Op::BRL:
      return InstructionType::Jump;

    // Return instructions.
    case Op::RTS:
    case Op::RTL:
    case Op::RTI:
      return InstructionType::Return;

    // Interrupt instructions.
    case Op::BRK:
      return InstructionType::Interrupt;

    // SEP/REP instructions.
    case Op::SEP:
    case Op::REP:
      return InstructionType::SepRep;

    // Pop instructions.
    case Op::PLA:
    case Op::PLB:
    case Op::PLD:
    case Op::PLP:
    case Op::PLX:
    case Op::PLY:
      return InstructionType::Pop;

    // Push instructions.
    case Op::PEA:
    case Op::PEI:
    case Op::PER:
    case Op::PHA:
    case Op::PHB:
    case Op::PHD:
    case Op::PHK:
    case Op::PHP:
    case Op::PHX:
    case Op::PHY:
      return InstructionType::Push;

    // Branch instructions.
    case Op::BCC:
    case Op::BCS:
    case Op::BEQ:
    case Op::BMI:
    case Op::BNE:
    case Op::BPL:
    case Op::BVC:
    case Op::BVS:
      return InstructionType::Branch;

    // Other instructions.
    default:
      return InstructionType::Other;
  }
}

// Whether the instruction modifies A.
bool Instruction::changesA() const {
  auto op = operation();
  return op == Op::ADC || op == Op::AND || op == Op::ASL || op == Op::DEC ||
         op == Op::EOR || op == Op::INC || op == Op::LDA || op == Op::LSR ||
         op == Op::ORA || op == Op::PLA || op == Op::ROL || op == Op::ROR ||
         op == Op::SBC || op == Op::TDC || op == Op::TSC || op == Op::TXA ||
         op == Op::TYA || op == Op::XBA;
}

// Whether the instruction modifies X.
bool Instruction::changesX() const {
  auto op = operation();
  return op == Op::DEX || op == Op::INX || op == Op::LDX || op == Op::PLX ||
         op == Op::TAX || op == Op::TSX || op == Op::TYX;
}

// Whether the instruction modifies the stack pointer.
bool Instruction::changesStackPointer() const {
  auto op = operation();
  return op == Op::TCS || op == Op::TXS;
}

// Whether this is a control instruction.
bool Instruction::isControl() const {
  switch (type()) {
    case InstructionType::Branch:
    case InstructionType::Call:
    case InstructionType::Jump:
    case InstructionType::Return:
      return true;

    default:
      return false;
  }
}
// Whether this is a SEP/REP instruction.
bool Instruction::isSepRep() const {
  return type() == InstructionType::SepRep;
}

// Instruction size.
size_t Instruction::size() const {
  return argumentSize() + 1;
}

// Instruction's argument size.
size_t Instruction::argumentSize() const {
  if (auto size = ARGUMENT_SIZES[addressMode()]) {
    return *size;
  }

  switch (addressMode()) {
    case AddressMode::ImmediateM:
      return state.sizeA();
    case AddressMode::ImmediateX:
      return state.sizeX();
    default:
      __builtin_unreachable();
  }
}

// Instruction's argument, if any.
optional<u24> Instruction::argument() const {
  switch (argumentSize()) {
    case 0:
      return {};
    case 1:
      return _argument & 0xFF;
    case 2:
      return _argument & 0xFFFF;
    case 3:
      return _argument & 0xFFFFFF;
  }
  __builtin_unreachable();
}

// Instruction's argument as an absolute value, if possible.
optional<u24> Instruction::absoluteArgument() const {
  // No argument.
  auto arg = argument();
  if (!arg.has_value()) {
    return {};
  }

  switch (addressMode()) {
    // Fully specified argument.
    case AddressMode::ImmediateM:
    case AddressMode::ImmediateX:
    case AddressMode::Immediate8:
    case AddressMode::AbsoluteLong:
      return arg;

    // Partially specified argument.
    case AddressMode::Absolute:
      return isControl() ? optional((pc & 0xFF0000) | *arg) : nullopt;

    // Branches.
    case AddressMode::Relative:
      return pc + size() + ((i8)*arg);
    case AddressMode::RelativeLong:
      return pc + size() + ((i16)*arg);

    default:
      return {};
  };
};

// Instruction argument as a label, if any.
optional<Label> Instruction::argumentLabel() const {
  if (analysis != nullptr) {
    if (auto arg = absoluteArgument()) {
      // Subroutine / local label.
      if (isControl()) {
        return analysis->getLabel(*arg, subroutinePC);
      }
    }
  }
  return nullopt;
}

// Instruction's argument as a string.
string Instruction::argumentString(bool aliased) const {
  if (aliased) {
    if (auto absArg = absoluteArgument()) {
      auto label = argumentLabel();
      if (label.has_value()) {
        return label->asArgument();
      }

      auto hwRegister = HARDWARE_REGISTERS.find(*absArg);
      if (hwRegister != HARDWARE_REGISTERS.end()) {
        return "!" + hwRegister->second;
      }
    }
  }

  auto arg = argument();
  auto sz = argumentSize();

  switch (addressMode()) {
    default:
    case Implied:
    case ImpliedAccumulator:
      return "";

    case ImmediateM:
    case ImmediateX:
    case Immediate8:
      return format("#$%0" + to_string(sz * 2) + "X", *arg);

    case Relative:
    case RelativeLong:
    case DirectPage:
    case Absolute:
    case AbsoluteLong:
    case StackAbsolute:
      return format("$%0" + to_string(sz * 2) + "X", *arg);

    case DirectPageIndexedX:
    case AbsoluteIndexedX:
    case AbsoluteIndexedLong:
      return format("$%0" + to_string(sz * 2) + "X,x", *arg);

    case DirectPageIndexedY:
    case AbsoluteIndexedY:
      return format("$%0" + to_string(sz * 2) + "X,y", *arg);

    case DirectPageIndirect:
    case AbsoluteIndirect:
    case PeiDirectPageIndirect:
      return format("($%0" + to_string(sz * 2) + "X)", *arg);

    case DirectPageIndirectLong:
    case AbsoluteIndirectLong:
      return format("[$%0" + to_string(sz * 2) + "X]", *arg);

    case DirectPageIndexedIndirect:
    case AbsoluteIndexedIndirect:
      return format("($%0" + to_string(sz * 2) + "X,x)", *arg);

    case DirectPageIndirectIndexed:
      return format("($%0" + to_string(sz * 2) + "X),y", *arg);

    case DirectPageIndirectIndexedLong:
      return format("[$%0" + to_string(sz * 2) + "X],y", *arg);

    case StackRelative:
      return format("$%02X,s", *arg);

    case StackRelativeIndirectIndexed:
      return format("($%02X,s),y", *arg);

    case Move:
      return format("$%02X,$%02X", *arg >> 8, *arg & 0xFF);
  };
}

// Return the state change caused by this instruction, if any.
optional<StateChange> Instruction::stateChange() const {
  return subroutine()->stateChangeForPC(pc);
}

// Get an assertion for the instruction, if any.
optional<Assertion> Instruction::assertion() const {
  return analysis != nullptr ? analysis->getAssertion(pc, subroutinePC)
                             : nullopt;
}

// Get the jumptable associated with the instruction, if any.
const JumpTable* Instruction::jumpTable() const {
  if (analysis != nullptr) {
    auto search = analysis->jumpTables.find(pc);
    if (search != analysis->jumpTables.end()) {
      return &search->second;
    }
  }
  return nullptr;
}

// Get the instruction's coordinates (PC, subroutine's PC).
PCPair Instruction::pcPair() const {
  return {pc, subroutinePC};
}

// Pointer to the subroutine to which the instruction belongs.
Subroutine* Instruction::subroutine() const {
  if (analysis == nullptr) {
    return nullptr;
  }
  return &analysis->subroutines.at(subroutinePC);
}

// Return the instruction's comment.
string Instruction::comment() const {
  if (analysis != nullptr) {
    auto search = analysis->comments.find(pc);
    if (search != analysis->comments.end()) {
      return search->second;
    }
  }
  return "";
}

// Set the instruction's comment.
void Instruction::setComment(string comment) {
  if (analysis != nullptr) {
    if (comment.empty()) {
      analysis->comments.erase(pc);
    } else {
      analysis->comments.insert_or_assign(pc, comment);
    }
  }
}

// Hash table utils.
bool Instruction::operator==(const Instruction& other) const {
  return pc == other.pc && subroutinePC == other.subroutinePC &&
         state == other.state;
}
size_t hash_value(const Instruction& instruction) {
  size_t seed = 0;
  boost::hash_combine(seed, instruction.pc);
  boost::hash_combine(seed, instruction.subroutinePC);
  boost::hash_combine(seed, instruction.state.p);
  return seed;
}
