// Seed: 851052323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout logic [7:0] id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_27[-1] = id_17;
  wire id_28;
endmodule
module module_1 ();
  logic [7:0][1 : 1] id_1;
  assign id_1 = id_1;
  always disable id_2;
  localparam integer id_3 = (-1);
  always @(posedge 1 or 1) id_2 <= -id_2;
  assign id_1[-1'b0 : 1] = (-1);
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
endmodule
