# vsim -debugDB -l testbench.log -voptargs="+acc" -c testbench -do "log -r /*;run -all;" 
# Start time: 22:41:19 on Jan 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.edge_detector(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
# run -all
# -------------------------------------------------------------------------
# t =         95 PASS: rising edge is correct, pulse_out_p = 1'b1, expect: 1'b1)
# -------------------------------------------------------------------------
# -------------------------------------------------------------------------
# t =        155 PASS: falling edge is correct, pulse_out_p = 1'b1, expect: 1'b1)
# -------------------------------------------------------------------------
# ** Note: $finish    : ../tb/testbench.sv(51)
#    Time: 255 ns  Iteration: 0  Instance: /testbench
# End time: 22:41:19 on Jan 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
