INFO-FLOW: Workspace /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution opened at Wed Dec 20 21:42:10 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7v585t-ffg1761-2 
Execute       create_platform xc7v585t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /nfs/tools/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command       create_platform done; 2.2 sec.
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.31 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 2.34 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
Execute     create_platform xc7v585t-ffg1761-2 -board  
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'input.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'check.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 753.211 MB.
INFO: [HLS 200-10] Analyzing design file 'backprop.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling backprop.c as C
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang backprop.c -foptimization-record-file=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c -hls-platform-db-name=/nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.c.clang.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.c.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top backprop -name=backprop 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c -hls-platform-db-name=/nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/clang.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.22 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c std=gnu99 -target fpga  -directive=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/.systemc_flag -fix-errors /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c std=gnu99 -target fpga  -directive=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/all.directive.json -fix-errors /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c.clang-tidy.loop-label.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.16 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c.xilinx-dataflow-lawyer.diag.yml /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.bc -hls-platform-db-name=/nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c.clang.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.pp.0.c.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO: [HLS 200-10] Analyzing design file 'local_support.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling local_support.c as C
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang local_support.c -foptimization-record-file=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c -hls-platform-db-name=/nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.c.clang.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.c.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top backprop -name=backprop 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c -hls-platform-db-name=/nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/clang.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.23 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c std=gnu99 -target fpga  -directive=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/.systemc_flag -fix-errors /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c std=gnu99 -target fpga  -directive=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/all.directive.json -fix-errors /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c.clang-tidy.loop-label.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c.xilinx-dataflow-lawyer.diag.yml /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.bc -hls-platform-db-name=/nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c.clang.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.pp.0.c.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.01 seconds; current allocated memory: 753.211 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.0.bc -args  "/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.g.bc" "/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.g.bc"  
Execute         ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.g.bc /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/local_support.g.bc -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.0.bc > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.1.lower.bc -args /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.1.lower.bc > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.2.m1.bc -args /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.2.m1.bc > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.47 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.47 sec.
Execute       run_link_or_opt -opt -out /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=backprop -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=backprop -reflow-float-conversion -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.3.fpc.bc > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.8 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.81 sec.
Execute       run_link_or_opt -out /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.4.m2.bc -args /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.4.m2.bc > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=backprop 
Execute         ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=backprop -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.5.gdce.bc > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=backprop -mllvm -hls-db-dir -mllvm /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 > /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.46 sec.
INFO: [HLS 214-178] Inlining function 'add_bias_to_activations' into 'matrix_vector_product_with_bias_input_layer' (backprop.c:36:0)
INFO: [HLS 214-178] Inlining function 'add_bias_to_activations' into 'matrix_vector_product_with_bias_second_layer' (backprop.c:50:0)
INFO: [HLS 214-178] Inlining function 'add_bias_to_activations' into 'matrix_vector_product_with_bias_output_layer' (backprop.c:64:0)
INFO: [HLS 214-178] Inlining function 'matrix_vector_product_with_bias_input_layer' into 'backprop' (backprop.c:246:0)
INFO: [HLS 214-178] Inlining function 'RELU' into 'backprop' (backprop.c:246:0)
INFO: [HLS 214-178] Inlining function 'matrix_vector_product_with_bias_second_layer' into 'backprop' (backprop.c:246:0)
INFO: [HLS 214-178] Inlining function 'matrix_vector_product_with_bias_output_layer' into 'backprop' (backprop.c:246:0)
INFO: [HLS 214-178] Inlining function 'soft_max' into 'backprop' (backprop.c:246:0)
INFO: [HLS 214-178] Inlining function 'take_difference' into 'backprop' (backprop.c:246:0)
INFO: [HLS 214-178] Inlining function 'get_delta_matrix_weights3' into 'backprop' (backprop.c:246:0)
INFO: [HLS 214-178] Inlining function 'get_oracle_activations2' into 'backprop' (backprop.c:246:0)
INFO: [HLS 214-178] Inlining function 'get_delta_matrix_weights2' into 'backprop' (backprop.c:246:0)
INFO: [HLS 214-178] Inlining function 'get_oracle_activations1' into 'backprop' (backprop.c:246:0)
INFO: [HLS 214-178] Inlining function 'get_delta_matrix_weights1' into 'backprop' (backprop.c:246:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.97 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.05 seconds; current allocated memory: 753.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 753.211 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top backprop -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.0.bc -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 754.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.1.bc -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.2.prechk.bc -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 754.867 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.g.1.bc to /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.o.1.bc -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_2' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_3' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_5' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_6' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_8' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_195_9' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_11' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_12' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_14' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_15' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_17' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_18' (backprop.c:158) in function 'update_weights.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (backprop.c:37) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (backprop.c:27) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (backprop.c:17) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_1' (backprop.c:51) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (backprop.c:27) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (backprop.c:17) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_1' (backprop.c:65) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (backprop.c:27) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (backprop.c:17) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (backprop.c:4) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_2' (backprop.c:4) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (backprop.c:79) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_1' (backprop.c:88) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_1' (backprop.c:100) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_1' (backprop.c:113) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_1' (backprop.c:125) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_1' (backprop.c:138) in function 'backprop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_265_2' (backprop.c:247) in function 'backprop' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_38_1' (backprop.c:37) in function 'backprop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_52_1' (backprop.c:51) in function 'backprop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_66_1' (backprop.c:65) in function 'backprop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_89_1' (backprop.c:88) in function 'backprop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_101_1' (backprop.c:100) in function 'backprop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_114_1' (backprop.c:113) in function 'backprop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_126_1' (backprop.c:125) in function 'backprop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_139_1' (backprop.c:138) in function 'backprop' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_2' (backprop.c:37) in function 'backprop' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_2' (backprop.c:51) in function 'backprop' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_68_2' (backprop.c:65) in function 'backprop' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_90_2' (backprop.c:88) in function 'backprop' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_103_2' (backprop.c:100) in function 'backprop' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_2' (backprop.c:113) in function 'backprop' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_128_2' (backprop.c:125) in function 'backprop' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_140_2' (backprop.c:138) in function 'backprop' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'activations3' (backprop.c:251) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dactivations3' (backprop.c:254) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'net_outputs' (backprop.c:255) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_difference' (backprop.c:257) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'activations3' (backprop.c:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dactivations3' (backprop.c:254) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'net_outputs' (backprop.c:255) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_difference' (backprop.c:257) in dimension 1 completely.
Command         transform done; 0.59 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.o.1.tmp.bc -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (backprop.c:247:11) to (backprop.c:265:27) in function 'backprop'... converting 7 basic blocks.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 784.539 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.o.2.bc -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (backprop.c:158:9) in function 'update_weights.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_177_4' (backprop.c:158:9) in function 'update_weights.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_7' (backprop.c:158:9) in function 'update_weights.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_203_10' (backprop.c:158:9) in function 'update_weights.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_215_13' (backprop.c:158:9) in function 'update_weights.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_229_16' (backprop.c:158:9) in function 'update_weights.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_264_1' (backprop.c:247:9) in function 'backprop' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'activations1' (backprop.c:266:29)
INFO: [HLS 200-472] Inferring partial write operation for 'activations2' (backprop.c:267:29)
INFO: [HLS 200-472] Inferring partial write operation for 'activations1' (backprop.c:41:28)
INFO: [HLS 200-472] Inferring partial write operation for 'activations1' (backprop.c:29:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dactivations1' (backprop.c:19:25)
INFO: [HLS 200-472] Inferring partial write operation for 'activations1' (backprop.c:20:24)
INFO: [HLS 200-472] Inferring partial write operation for 'activations2' (backprop.c:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'delta_weights3' (backprop.c:91:37)
INFO: [HLS 200-472] Inferring partial write operation for 'oracle_activations2' (backprop.c:106:31)
INFO: [HLS 200-472] Inferring partial write operation for 'delta_weights2' (backprop.c:116:38)
INFO: [HLS 200-472] Inferring partial write operation for 'oracle_activations1' (backprop.c:131:31)
INFO: [HLS 200-472] Inferring partial write operation for 'delta_weights1' (backprop.c:141:38)
Command         transform done; 0.5 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.063 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.3 sec.
Command     elaborate done; 6.39 sec.
Execute     ap_eval exec zip -j /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'backprop' ...
Execute       ap_set_top_model backprop 
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2' to 'update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_169_3' to 'update_weights_1_Pipeline_VITIS_LOOP_169_3'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5' to 'update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_182_6' to 'update_weights_1_Pipeline_VITIS_LOOP_182_6'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8' to 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_195_9' to 'update_weights_1_Pipeline_VITIS_LOOP_195_9'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11' to 'update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_208_12' to 'update_weights_1_Pipeline_VITIS_LOOP_208_12'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14' to 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_221_15' to 'update_weights_1_Pipeline_VITIS_LOOP_221_15'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17' to 'update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1_Pipeline_VITIS_LOOP_234_18' to 'update_weights_1_Pipeline_VITIS_LOOP_234_18'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1' to 'update_weights_1'.
Execute       get_model_list backprop -filter all-wo-channel -topdown 
Execute       preproc_iomode -model backprop 
Execute       preproc_iomode -model update_weights.1 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_234_18 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_221_15 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_208_12 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_195_9 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_182_6 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_169_3 
Execute       preproc_iomode -model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_139_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_126_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_114_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_101_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_89_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_80_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_11_2 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_8_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_18_14 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_28_13 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_66_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_18_12 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_28_11 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_52_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_18_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_28_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_38_1 
Execute       preproc_iomode -model backprop_Pipeline_VITIS_LOOP_265_2 
Execute       get_model_list backprop -filter all-wo-channel 
INFO-FLOW: Model list for configure: backprop_Pipeline_VITIS_LOOP_265_2 backprop_Pipeline_VITIS_LOOP_38_1 backprop_Pipeline_VITIS_LOOP_28_1 backprop_Pipeline_VITIS_LOOP_18_1 backprop_Pipeline_VITIS_LOOP_52_1 backprop_Pipeline_VITIS_LOOP_28_11 backprop_Pipeline_VITIS_LOOP_18_12 backprop_Pipeline_VITIS_LOOP_66_1 backprop_Pipeline_VITIS_LOOP_28_13 backprop_Pipeline_VITIS_LOOP_18_14 backprop_Pipeline_VITIS_LOOP_8_1 backprop_Pipeline_VITIS_LOOP_11_2 backprop_Pipeline_VITIS_LOOP_80_1 backprop_Pipeline_VITIS_LOOP_89_1 backprop_Pipeline_VITIS_LOOP_101_1 backprop_Pipeline_VITIS_LOOP_114_1 backprop_Pipeline_VITIS_LOOP_126_1 backprop_Pipeline_VITIS_LOOP_139_1 update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 update_weights.1_Pipeline_VITIS_LOOP_169_3 update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 update_weights.1_Pipeline_VITIS_LOOP_182_6 update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 update_weights.1_Pipeline_VITIS_LOOP_195_9 update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 update_weights.1_Pipeline_VITIS_LOOP_208_12 update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 update_weights.1_Pipeline_VITIS_LOOP_221_15 update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 update_weights.1_Pipeline_VITIS_LOOP_234_18 update_weights.1 backprop
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_265_2 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_265_2 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_265_2 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_38_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_38_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_28_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_18_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_18_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_52_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_52_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_52_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_28_11 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_11 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_28_11 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_18_12 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_12 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_18_12 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_66_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_66_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_66_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_28_13 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_13 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_28_13 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_18_14 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_14 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_18_14 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_8_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_8_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_8_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_11_2 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_11_2 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_11_2 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_80_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_80_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_80_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_89_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_89_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_89_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_101_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_101_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_101_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_114_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_114_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_114_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_126_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_126_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_126_1 
INFO-FLOW: Configuring Module : backprop_Pipeline_VITIS_LOOP_139_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_139_1 
Execute       apply_spec_resource_limit backprop_Pipeline_VITIS_LOOP_139_1 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_169_3 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_169_3 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_169_3 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_182_6 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_182_6 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_182_6 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_195_9 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_195_9 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_195_9 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_208_12 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_208_12 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_208_12 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_221_15 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_221_15 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_221_15 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
INFO-FLOW: Configuring Module : update_weights.1_Pipeline_VITIS_LOOP_234_18 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_234_18 
Execute       apply_spec_resource_limit update_weights.1_Pipeline_VITIS_LOOP_234_18 
INFO-FLOW: Configuring Module : update_weights.1 ...
Execute       set_default_model update_weights.1 
Execute       apply_spec_resource_limit update_weights.1 
INFO-FLOW: Configuring Module : backprop ...
Execute       set_default_model backprop 
Execute       apply_spec_resource_limit backprop 
INFO-FLOW: Model list for preprocess: backprop_Pipeline_VITIS_LOOP_265_2 backprop_Pipeline_VITIS_LOOP_38_1 backprop_Pipeline_VITIS_LOOP_28_1 backprop_Pipeline_VITIS_LOOP_18_1 backprop_Pipeline_VITIS_LOOP_52_1 backprop_Pipeline_VITIS_LOOP_28_11 backprop_Pipeline_VITIS_LOOP_18_12 backprop_Pipeline_VITIS_LOOP_66_1 backprop_Pipeline_VITIS_LOOP_28_13 backprop_Pipeline_VITIS_LOOP_18_14 backprop_Pipeline_VITIS_LOOP_8_1 backprop_Pipeline_VITIS_LOOP_11_2 backprop_Pipeline_VITIS_LOOP_80_1 backprop_Pipeline_VITIS_LOOP_89_1 backprop_Pipeline_VITIS_LOOP_101_1 backprop_Pipeline_VITIS_LOOP_114_1 backprop_Pipeline_VITIS_LOOP_126_1 backprop_Pipeline_VITIS_LOOP_139_1 update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 update_weights.1_Pipeline_VITIS_LOOP_169_3 update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 update_weights.1_Pipeline_VITIS_LOOP_182_6 update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 update_weights.1_Pipeline_VITIS_LOOP_195_9 update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 update_weights.1_Pipeline_VITIS_LOOP_208_12 update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 update_weights.1_Pipeline_VITIS_LOOP_221_15 update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 update_weights.1_Pipeline_VITIS_LOOP_234_18 update_weights.1 backprop
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_265_2 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_265_2 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_265_2 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_265_2 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_38_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_38_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_38_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_28_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_28_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_18_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_18_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_18_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_52_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_52_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_52_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_52_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_28_11 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_11 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_28_11 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_28_11 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_18_12 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_12 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_18_12 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_18_12 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_66_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_66_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_66_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_66_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_28_13 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_13 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_28_13 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_28_13 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_18_14 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_14 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_18_14 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_18_14 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_8_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_8_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_8_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_8_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_11_2 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_11_2 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_11_2 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_11_2 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_80_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_80_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_80_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_80_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_89_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_89_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_89_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_89_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_101_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_101_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_101_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_101_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_114_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_114_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_114_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_114_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_126_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_126_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_126_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_126_1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_VITIS_LOOP_139_1 ...
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_139_1 
Execute       cdfg_preprocess -model backprop_Pipeline_VITIS_LOOP_139_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_139_1 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_169_3 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_169_3 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_169_3 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_169_3 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_182_6 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_182_6 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_182_6 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_182_6 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_195_9 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_195_9 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_195_9 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_195_9 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_208_12 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_208_12 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_208_12 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_208_12 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_221_15 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_221_15 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_221_15 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_221_15 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
INFO-FLOW: Preprocessing Module: update_weights.1_Pipeline_VITIS_LOOP_234_18 ...
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_234_18 
Execute       cdfg_preprocess -model update_weights.1_Pipeline_VITIS_LOOP_234_18 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_234_18 
INFO-FLOW: Preprocessing Module: update_weights.1 ...
Execute       set_default_model update_weights.1 
Execute       cdfg_preprocess -model update_weights.1 
Execute       rtl_gen_preprocess update_weights.1 
INFO-FLOW: Preprocessing Module: backprop ...
Execute       set_default_model backprop 
Execute       cdfg_preprocess -model backprop 
Execute       rtl_gen_preprocess backprop 
INFO-FLOW: Model list for synthesis: backprop_Pipeline_VITIS_LOOP_265_2 backprop_Pipeline_VITIS_LOOP_38_1 backprop_Pipeline_VITIS_LOOP_28_1 backprop_Pipeline_VITIS_LOOP_18_1 backprop_Pipeline_VITIS_LOOP_52_1 backprop_Pipeline_VITIS_LOOP_28_11 backprop_Pipeline_VITIS_LOOP_18_12 backprop_Pipeline_VITIS_LOOP_66_1 backprop_Pipeline_VITIS_LOOP_28_13 backprop_Pipeline_VITIS_LOOP_18_14 backprop_Pipeline_VITIS_LOOP_8_1 backprop_Pipeline_VITIS_LOOP_11_2 backprop_Pipeline_VITIS_LOOP_80_1 backprop_Pipeline_VITIS_LOOP_89_1 backprop_Pipeline_VITIS_LOOP_101_1 backprop_Pipeline_VITIS_LOOP_114_1 backprop_Pipeline_VITIS_LOOP_126_1 backprop_Pipeline_VITIS_LOOP_139_1 update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 update_weights.1_Pipeline_VITIS_LOOP_169_3 update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 update_weights.1_Pipeline_VITIS_LOOP_182_6 update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 update_weights.1_Pipeline_VITIS_LOOP_195_9 update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 update_weights.1_Pipeline_VITIS_LOOP_208_12 update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 update_weights.1_Pipeline_VITIS_LOOP_221_15 update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 update_weights.1_Pipeline_VITIS_LOOP_234_18 update_weights.1 backprop
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_265_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_265_2 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_265_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_265_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_265_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.066 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_265_2.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_265_2 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_265_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.066 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_265_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_38_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_38_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('weights1_load_1', backprop.c:41) on array 'weights1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('weights1_load_3', backprop.c:41) on array 'weights1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('weights1_load_5', backprop.c:41) on array 'weights1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('weights1_load_7', backprop.c:41) on array 'weights1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('weights1_load_9', backprop.c:41) on array 'weights1' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('weights1_load_11', backprop.c:41) on array 'weights1' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'weights1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 73, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.067 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_38_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_38_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_38_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.067 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_38_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_28_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_18_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_18_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_18_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_18_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_52_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_52_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_52_1' (loop 'VITIS_LOOP_52_1'): Unable to schedule 'load' operation ('weights2_load_1', backprop.c:55) on array 'weights2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_52_1' (loop 'VITIS_LOOP_52_1'): Unable to schedule 'load' operation ('weights2_load_3', backprop.c:55) on array 'weights2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_52_1' (loop 'VITIS_LOOP_52_1'): Unable to schedule 'load' operation ('weights2_load_5', backprop.c:55) on array 'weights2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_52_1' (loop 'VITIS_LOOP_52_1'): Unable to schedule 'load' operation ('weights2_load_7', backprop.c:55) on array 'weights2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_52_1' (loop 'VITIS_LOOP_52_1'): Unable to schedule 'load' operation ('weights2_load_37', backprop.c:55) on array 'weights2' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_52_1' (loop 'VITIS_LOOP_52_1'): Unable to schedule 'load' operation ('weights2_load_53', backprop.c:55) on array 'weights2' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_52_1' (loop 'VITIS_LOOP_52_1'): Unable to schedule 'load' operation ('weights2_load_61', backprop.c:55) on array 'weights2' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'weights2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.03 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.072 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.79 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_52_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_52_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_52_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.074 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.46 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_52_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_28_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_11 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_28_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.075 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_28_11.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_11 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_28_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.075 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_28_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_18_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_12 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_18_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.075 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_18_12.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_12 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_18_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.075 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_18_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_66_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_66_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_66_1' (loop 'VITIS_LOOP_66_1'): Unable to schedule 'load' operation ('weights3_load_1', backprop.c:69) on array 'weights3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights3'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_66_1' (loop 'VITIS_LOOP_66_1'): Unable to schedule 'load' operation ('weights3_load_3', backprop.c:69) on array 'weights3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weights3'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_66_1' (loop 'VITIS_LOOP_66_1'): Unable to schedule 'load' operation ('weights3_load_5', backprop.c:69) on array 'weights3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weights3'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_66_1' (loop 'VITIS_LOOP_66_1'): Unable to schedule 'load' operation ('weights3_load_7', backprop.c:69) on array 'weights3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weights3'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_66_1' (loop 'VITIS_LOOP_66_1'): Unable to schedule 'load' operation ('weights3_load_37', backprop.c:69) on array 'weights3' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'weights3'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_66_1' (loop 'VITIS_LOOP_66_1'): Unable to schedule 'load' operation ('weights3_load_53', backprop.c:69) on array 'weights3' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'weights3'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_66_1' (loop 'VITIS_LOOP_66_1'): Unable to schedule 'load' operation ('weights3_load_61', backprop.c:69) on array 'weights3' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'weights3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 327, loop 'VITIS_LOOP_66_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.05 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.079 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.78 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_66_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_66_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_66_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.081 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.47 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_66_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_28_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_13 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_28_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_28_13' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('activations3[1]', backprop.c:29) and 'mux' operation ('tmp_5', backprop.c:29).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_28_13' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('activations3[1]', backprop.c:29) and 'mux' operation ('tmp_5', backprop.c:29).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_28_13' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('activations3[1]', backprop.c:29) and 'mux' operation ('tmp_5', backprop.c:29).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_28_13' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('activations3[1]', backprop.c:29) and 'mux' operation ('tmp_5', backprop.c:29).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.082 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_28_13.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_28_13 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_28_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.082 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_28_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_18_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_14 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_18_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_18_14' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'ddiv' operation ('activations3[1]', backprop.c:20) and 'mux' operation ('tmp_6', backprop.c:19).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_18_14' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'ddiv' operation ('activations3[1]', backprop.c:20) and 'mux' operation ('tmp_6', backprop.c:19).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_18_14' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'ddiv' operation ('activations3[1]', backprop.c:20) and 'mux' operation ('tmp_6', backprop.c:19).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_18_14' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'ddiv' operation ('activations3[1]', backprop.c:20) and 'mux' operation ('tmp_6', backprop.c:19).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_18_14' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'ddiv' operation ('activations3[1]', backprop.c:20) and 'mux' operation ('tmp_6', backprop.c:19).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_18_14' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'ddiv' operation ('activations3[1]', backprop.c:20) and 'mux' operation ('tmp_6', backprop.c:19).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_18_14' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1) between 'ddiv' operation ('activations3[1]', backprop.c:20) and 'mux' operation ('tmp_6', backprop.c:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 41, Depth = 42, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.083 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_18_14.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_18_14 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_18_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.083 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_18_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_8_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_8_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_8_1' (loop 'VITIS_LOOP_8_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln8', backprop.c:8) of variable 'sum', backprop.c:9 on local variable 'sum' and 'load' operation ('sum_load', backprop.c:9) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_8_1' (loop 'VITIS_LOOP_8_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln8', backprop.c:8) of variable 'sum', backprop.c:9 on local variable 'sum' and 'load' operation ('sum_load', backprop.c:9) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_8_1' (loop 'VITIS_LOOP_8_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln8', backprop.c:8) of variable 'sum', backprop.c:9 on local variable 'sum' and 'load' operation ('sum_load', backprop.c:9) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 19, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.083 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_8_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_8_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_8_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.083 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_8_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_11_2 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_11_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_11_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_11_2.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_11_2 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_11_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_11_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_80_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_80_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_80_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_80_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_80_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_80_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_89_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_89_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_89_1' (loop 'VITIS_LOOP_89_1'): Unable to schedule 'store' operation ('delta_weights3_addr_1_write_ln91', backprop.c:91) of variable 'mul_i3_1', backprop.c:91 on array 'delta_weights3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'delta_weights3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.085 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_89_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_89_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_89_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.085 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_89_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_101_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_101_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_101_1' (loop 'VITIS_LOOP_101_1'): Unable to schedule 'load' operation ('weights3_load_64', backprop.c:104) on array 'weights3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.085 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_101_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_101_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_101_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.085 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_101_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_114_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_114_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_114_1' (loop 'VITIS_LOOP_114_1'): Unable to schedule 'store' operation ('delta_weights2_addr_1_write_ln116', backprop.c:116) of variable 'mul_i4_1', backprop.c:116 on array 'delta_weights2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'delta_weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_114_1' (loop 'VITIS_LOOP_114_1'): Unable to schedule 'store' operation ('delta_weights2_addr_3_write_ln116', backprop.c:116) of variable 'mul_i4_3', backprop.c:116 on array 'delta_weights2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'delta_weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_114_1' (loop 'VITIS_LOOP_114_1'): Unable to schedule 'store' operation ('delta_weights2_addr_5_write_ln116', backprop.c:116) of variable 'mul_i4_5', backprop.c:116 on array 'delta_weights2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'delta_weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_114_1' (loop 'VITIS_LOOP_114_1'): Unable to schedule 'store' operation ('delta_weights2_addr_7_write_ln116', backprop.c:116) of variable 'mul_i4_7', backprop.c:116 on array 'delta_weights2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'delta_weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_114_1' (loop 'VITIS_LOOP_114_1'): Unable to schedule 'store' operation ('delta_weights2_addr_37_write_ln116', backprop.c:116) of variable 'mul_i4_36', backprop.c:116 on array 'delta_weights2' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'delta_weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_114_1' (loop 'VITIS_LOOP_114_1'): Unable to schedule 'store' operation ('delta_weights2_addr_53_write_ln116', backprop.c:116) of variable 'mul_i4_52', backprop.c:116 on array 'delta_weights2' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'delta_weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_114_1' (loop 'VITIS_LOOP_114_1'): Unable to schedule 'store' operation ('delta_weights2_addr_61_write_ln116', backprop.c:116) of variable 'mul_i4_60', backprop.c:116 on array 'delta_weights2' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'delta_weights2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 39, loop 'VITIS_LOOP_114_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.088 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_114_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_114_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_114_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.088 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_114_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_126_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_126_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_126_1' (loop 'VITIS_LOOP_126_1'): Unable to schedule 'load' operation ('weights2_load_64', backprop.c:129) on array 'weights2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_126_1' (loop 'VITIS_LOOP_126_1'): Unable to schedule 'load' operation ('weights2_load_66', backprop.c:129) on array 'weights2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_126_1' (loop 'VITIS_LOOP_126_1'): Unable to schedule 'load' operation ('weights2_load_68', backprop.c:129) on array 'weights2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_126_1' (loop 'VITIS_LOOP_126_1'): Unable to schedule 'load' operation ('weights2_load_70', backprop.c:129) on array 'weights2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_126_1' (loop 'VITIS_LOOP_126_1'): Unable to schedule 'load' operation ('weights2_load_100', backprop.c:129) on array 'weights2' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_126_1' (loop 'VITIS_LOOP_126_1'): Unable to schedule 'load' operation ('weights2_load_116', backprop.c:129) on array 'weights2' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'weights2'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_126_1' (loop 'VITIS_LOOP_126_1'): Unable to schedule 'load' operation ('weights2_load_124', backprop.c:129) on array 'weights2' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'weights2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 333, loop 'VITIS_LOOP_126_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.05 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.092 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.78 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_126_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_126_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_126_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.094 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.47 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_126_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_VITIS_LOOP_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_139_1 
Execute       schedule -model backprop_Pipeline_VITIS_LOOP_139_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_139_1' (loop 'VITIS_LOOP_139_1'): Unable to schedule 'store' operation ('delta_weights1_addr_1_write_ln141', backprop.c:141) of variable 'mul_i6_1', backprop.c:141 on array 'delta_weights1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'delta_weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_139_1' (loop 'VITIS_LOOP_139_1'): Unable to schedule 'store' operation ('delta_weights1_addr_3_write_ln141', backprop.c:141) of variable 'mul_i6_3', backprop.c:141 on array 'delta_weights1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'delta_weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_139_1' (loop 'VITIS_LOOP_139_1'): Unable to schedule 'store' operation ('delta_weights1_addr_5_write_ln141', backprop.c:141) of variable 'mul_i6_5', backprop.c:141 on array 'delta_weights1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'delta_weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_139_1' (loop 'VITIS_LOOP_139_1'): Unable to schedule 'store' operation ('delta_weights1_addr_7_write_ln141', backprop.c:141) of variable 'mul_i6_7', backprop.c:141 on array 'delta_weights1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'delta_weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_139_1' (loop 'VITIS_LOOP_139_1'): Unable to schedule 'store' operation ('delta_weights1_addr_37_write_ln141', backprop.c:141) of variable 'mul_i6_36', backprop.c:141 on array 'delta_weights1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'delta_weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_139_1' (loop 'VITIS_LOOP_139_1'): Unable to schedule 'store' operation ('delta_weights1_addr_53_write_ln141', backprop.c:141) of variable 'mul_i6_52', backprop.c:141 on array 'delta_weights1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'delta_weights1'.
WARNING: [HLS 200-885] The II Violation in module 'backprop_Pipeline_VITIS_LOOP_139_1' (loop 'VITIS_LOOP_139_1'): Unable to schedule 'store' operation ('delta_weights1_addr_61_write_ln141', backprop.c:141) of variable 'mul_i6_60', backprop.c:141 on array 'delta_weights1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'delta_weights1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 39, loop 'VITIS_LOOP_139_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.35 seconds; current allocated memory: 1.097 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_VITIS_LOOP_139_1.
Execute       set_default_model backprop_Pipeline_VITIS_LOOP_139_1 
Execute       bind -model backprop_Pipeline_VITIS_LOOP_139_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.098 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding backprop_Pipeline_VITIS_LOOP_139_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_164_2'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2' (loop 'VITIS_LOOP_163_1_VITIS_LOOP_164_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norm_2_write_ln164', backprop.c:164) of variable 'norm', backprop.c:166 on local variable 'norm' and 'load' operation ('norm_2_load', backprop.c:166) on local variable 'norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2' (loop 'VITIS_LOOP_163_1_VITIS_LOOP_164_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norm_2_write_ln164', backprop.c:164) of variable 'norm', backprop.c:166 on local variable 'norm' and 'load' operation ('norm_2_load', backprop.c:166) on local variable 'norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2' (loop 'VITIS_LOOP_163_1_VITIS_LOOP_164_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('norm_2_write_ln164', backprop.c:164) of variable 'norm', backprop.c:166 on local variable 'norm' and 'load' operation ('norm_2_load', backprop.c:166) on local variable 'norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 22, loop 'VITIS_LOOP_163_1_VITIS_LOOP_164_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_169_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_169_3 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_169_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_3'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_169_3' (loop 'VITIS_LOOP_169_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('bias_norm_1_write_ln169', backprop.c:169) of variable 'bias_norm', backprop.c:171 on local variable 'bias_norm' and 'load' operation ('bias_norm_1_load', backprop.c:171) on local variable 'bias_norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_169_3' (loop 'VITIS_LOOP_169_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('bias_norm_1_write_ln169', backprop.c:169) of variable 'bias_norm', backprop.c:171 on local variable 'bias_norm' and 'load' operation ('bias_norm_1_load', backprop.c:171) on local variable 'bias_norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_169_3' (loop 'VITIS_LOOP_169_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('bias_norm_1_write_ln169', backprop.c:169) of variable 'bias_norm', backprop.c:171 on local variable 'bias_norm' and 'load' operation ('bias_norm_1_load', backprop.c:171) on local variable 'bias_norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 22, loop 'VITIS_LOOP_169_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_169_3.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_169_3 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_169_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_169_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_4_VITIS_LOOP_178_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_177_4_VITIS_LOOP_178_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_182_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_182_6 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_182_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_182_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_182_6.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_182_6 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_182_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_182_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_7_VITIS_LOOP_190_8'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8' (loop 'VITIS_LOOP_189_7_VITIS_LOOP_190_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norm_write_ln190', backprop.c:190) of variable 'norm_2', backprop.c:192 on local variable 'norm' and 'load' operation ('norm_load_2', backprop.c:192) on local variable 'norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8' (loop 'VITIS_LOOP_189_7_VITIS_LOOP_190_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norm_write_ln190', backprop.c:190) of variable 'norm_2', backprop.c:192 on local variable 'norm' and 'load' operation ('norm_load_2', backprop.c:192) on local variable 'norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8' (loop 'VITIS_LOOP_189_7_VITIS_LOOP_190_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('norm_write_ln190', backprop.c:190) of variable 'norm_2', backprop.c:192 on local variable 'norm' and 'load' operation ('norm_load_2', backprop.c:192) on local variable 'norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 22, loop 'VITIS_LOOP_189_7_VITIS_LOOP_190_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.101 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.101 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_195_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_195_9 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_195_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_9'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_195_9' (loop 'VITIS_LOOP_195_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln195', backprop.c:195) of variable 'bias_norm', backprop.c:197 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_2', backprop.c:197) on local variable 'bias_norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_195_9' (loop 'VITIS_LOOP_195_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln195', backprop.c:195) of variable 'bias_norm', backprop.c:197 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_2', backprop.c:197) on local variable 'bias_norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_195_9' (loop 'VITIS_LOOP_195_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln195', backprop.c:195) of variable 'bias_norm', backprop.c:197 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_2', backprop.c:197) on local variable 'bias_norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 22, loop 'VITIS_LOOP_195_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.101 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_195_9.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_195_9 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_195_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.101 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_195_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_10_VITIS_LOOP_204_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_203_10_VITIS_LOOP_204_11'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.102 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.102 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_208_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_208_12 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_208_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_208_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.102 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_208_12.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_208_12 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_208_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.102 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_208_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_13_VITIS_LOOP_216_14'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14' (loop 'VITIS_LOOP_215_13_VITIS_LOOP_216_14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norm_write_ln216', backprop.c:216) of variable 'norm_1', backprop.c:218 on local variable 'norm' and 'load' operation ('norm_load_1', backprop.c:218) on local variable 'norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14' (loop 'VITIS_LOOP_215_13_VITIS_LOOP_216_14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norm_write_ln216', backprop.c:216) of variable 'norm_1', backprop.c:218 on local variable 'norm' and 'load' operation ('norm_load_1', backprop.c:218) on local variable 'norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14' (loop 'VITIS_LOOP_215_13_VITIS_LOOP_216_14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('norm_write_ln216', backprop.c:216) of variable 'norm_1', backprop.c:218 on local variable 'norm' and 'load' operation ('norm_load_1', backprop.c:218) on local variable 'norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 22, loop 'VITIS_LOOP_215_13_VITIS_LOOP_216_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.103 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.103 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_221_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_221_15 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_221_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_15'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_221_15' (loop 'VITIS_LOOP_221_15'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln221', backprop.c:221) of variable 'bias_norm', backprop.c:223 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_1', backprop.c:223) on local variable 'bias_norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_221_15' (loop 'VITIS_LOOP_221_15'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln221', backprop.c:221) of variable 'bias_norm', backprop.c:223 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_1', backprop.c:223) on local variable 'bias_norm'.
WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_221_15' (loop 'VITIS_LOOP_221_15'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln221', backprop.c:221) of variable 'bias_norm', backprop.c:223 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_1', backprop.c:223) on local variable 'bias_norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 21, loop 'VITIS_LOOP_221_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.103 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_221_15.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_221_15 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_221_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.103 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_221_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_16_VITIS_LOOP_230_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_229_16_VITIS_LOOP_230_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.103 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.103 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1_Pipeline_VITIS_LOOP_234_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_234_18 
Execute       schedule -model update_weights.1_Pipeline_VITIS_LOOP_234_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_234_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.104 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1_Pipeline_VITIS_LOOP_234_18.
Execute       set_default_model update_weights.1_Pipeline_VITIS_LOOP_234_18 
Execute       bind -model update_weights.1_Pipeline_VITIS_LOOP_234_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.104 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1_Pipeline_VITIS_LOOP_234_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_weights.1 
Execute       schedule -model update_weights.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.104 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1.
Execute       set_default_model update_weights.1 
Execute       bind -model update_weights.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.104 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backprop 
Execute       schedule -model backprop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.112 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling backprop.
Execute       set_default_model backprop 
Execute       bind -model backprop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.112 GB.
Execute       syn_report -verbosereport -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.55 sec.
Execute       db_write -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding backprop.
Execute       get_model_list backprop -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_265_2 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_38_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_28_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_18_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_52_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_28_11 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_18_12 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_66_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_28_13 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_18_14 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_8_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_11_2 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_80_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_89_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_101_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_114_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_126_1 
Execute       rtl_gen_preprocess backprop_Pipeline_VITIS_LOOP_139_1 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_169_3 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_182_6 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_195_9 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_208_12 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_221_15 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
Execute       rtl_gen_preprocess update_weights.1_Pipeline_VITIS_LOOP_234_18 
Execute       rtl_gen_preprocess update_weights.1 
Execute       rtl_gen_preprocess backprop 
INFO-FLOW: Model list for RTL generation: backprop_Pipeline_VITIS_LOOP_265_2 backprop_Pipeline_VITIS_LOOP_38_1 backprop_Pipeline_VITIS_LOOP_28_1 backprop_Pipeline_VITIS_LOOP_18_1 backprop_Pipeline_VITIS_LOOP_52_1 backprop_Pipeline_VITIS_LOOP_28_11 backprop_Pipeline_VITIS_LOOP_18_12 backprop_Pipeline_VITIS_LOOP_66_1 backprop_Pipeline_VITIS_LOOP_28_13 backprop_Pipeline_VITIS_LOOP_18_14 backprop_Pipeline_VITIS_LOOP_8_1 backprop_Pipeline_VITIS_LOOP_11_2 backprop_Pipeline_VITIS_LOOP_80_1 backprop_Pipeline_VITIS_LOOP_89_1 backprop_Pipeline_VITIS_LOOP_101_1 backprop_Pipeline_VITIS_LOOP_114_1 backprop_Pipeline_VITIS_LOOP_126_1 backprop_Pipeline_VITIS_LOOP_139_1 update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 update_weights.1_Pipeline_VITIS_LOOP_169_3 update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 update_weights.1_Pipeline_VITIS_LOOP_182_6 update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 update_weights.1_Pipeline_VITIS_LOOP_195_9 update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 update_weights.1_Pipeline_VITIS_LOOP_208_12 update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 update_weights.1_Pipeline_VITIS_LOOP_221_15 update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 update_weights.1_Pipeline_VITIS_LOOP_234_18 update_weights.1 backprop
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_265_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_265_2 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_265_2' pipeline 'VITIS_LOOP_265_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_265_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.112 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_265_2 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_265_2 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_265_2 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_265_2 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_265_2 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_265_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_265_2 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_265_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_265_2 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_265_2 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_265_2 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_265_2 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_38_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.113 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_38_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_38_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_38_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_38_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_38_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_38_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_38_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_38_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_38_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_38_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_28_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.116 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_28_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_28_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_28_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_28_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_28_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_28_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_28_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_28_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_18_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_18_1' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.117 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_18_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_18_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_18_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_18_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_18_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_18_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_18_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_18_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_18_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_18_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_18_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_18_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_52_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_52_1' pipeline 'VITIS_LOOP_52_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_52_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.124 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_52_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_52_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_52_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_52_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_52_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_52_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_52_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_52_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_52_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_52_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_52_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_52_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_28_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_28_11 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_28_11' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_28_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.133 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_28_11 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_28_11 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_28_11 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_28_11 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_28_11 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_28_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_28_11 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_28_11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_28_11 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_28_11 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_28_11 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_28_11 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_18_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_18_12 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_18_12' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_18_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.134 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_18_12 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_18_12 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_18_12 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_18_12 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_18_12 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_18_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_18_12 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_18_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_18_12 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_18_12 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_18_12 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_18_12 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_66_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_66_1' pipeline 'VITIS_LOOP_66_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_66_1'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.141 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_66_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_66_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_66_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_66_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_66_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_66_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_66_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_66_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_66_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.52 sec.
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_66_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_66_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_66_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_28_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_28_13 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_28_13' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_28_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.150 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_28_13 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_28_13 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_28_13 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_28_13 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_28_13 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_28_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_28_13 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_28_13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_28_13 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_28_13 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_28_13 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_28_13 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_18_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_18_14 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_18_14' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_18_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.152 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_18_14 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_18_14 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_18_14 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_18_14 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_18_14 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_18_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_18_14 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_18_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_18_14 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_18_14 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_18_14 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_18_14 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_8_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.154 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_8_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_8_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_8_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_8_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_8_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_8_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_8_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_8_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_8_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_8_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_8_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_8_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_11_2 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_11_2' pipeline 'VITIS_LOOP_11_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_11_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.155 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_11_2 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_11_2 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_11_2 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_11_2 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_11_2 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_11_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_11_2 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_11_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_11_2 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_11_2 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_11_2 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_11_2 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_80_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_80_1' pipeline 'VITIS_LOOP_80_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_80_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.157 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_80_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_80_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_80_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_80_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_80_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_80_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_80_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_80_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_80_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_80_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_80_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_80_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_89_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_89_1' pipeline 'VITIS_LOOP_89_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.158 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_89_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_89_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_89_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_89_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_89_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_89_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_89_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_89_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_89_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_89_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_89_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_89_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_101_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_101_1' pipeline 'VITIS_LOOP_101_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.160 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_101_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_101_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_101_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_101_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_101_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_101_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_101_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_101_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_101_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_101_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_101_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_101_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_114_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_114_1' pipeline 'VITIS_LOOP_114_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.164 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_114_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_114_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_114_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_114_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_114_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_114_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_114_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_114_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_114_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_114_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_114_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_114_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_126_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_126_1' pipeline 'VITIS_LOOP_126_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_126_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.175 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_126_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_126_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_126_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_126_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_126_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_126_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_126_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_126_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_126_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_126_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_126_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_126_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_VITIS_LOOP_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop_Pipeline_VITIS_LOOP_139_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_VITIS_LOOP_139_1' pipeline 'VITIS_LOOP_139_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_VITIS_LOOP_139_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.187 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_139_1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_backprop_Pipeline_VITIS_LOOP_139_1 
Execute       gen_rtl backprop_Pipeline_VITIS_LOOP_139_1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_backprop_Pipeline_VITIS_LOOP_139_1 
Execute       syn_report -csynth -model backprop_Pipeline_VITIS_LOOP_139_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_139_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop_Pipeline_VITIS_LOOP_139_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_Pipeline_VITIS_LOOP_139_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop_Pipeline_VITIS_LOOP_139_1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_139_1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.adb 
Execute       db_write -model backprop_Pipeline_VITIS_LOOP_139_1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop_Pipeline_VITIS_LOOP_139_1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_164_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.194 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_169_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_169_3 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_169_3' pipeline 'VITIS_LOOP_169_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_169_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.195 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_169_3 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_169_3 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_169_3 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_169_3 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_169_3 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_169_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_169_3 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_169_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_169_3 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_169_3 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_169_3 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_169_3 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5' pipeline 'VITIS_LOOP_177_4_VITIS_LOOP_178_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.197 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_182_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_182_6 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_182_6' pipeline 'VITIS_LOOP_182_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_182_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.198 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_182_6 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_182_6 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_182_6 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_182_6 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_182_6 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_182_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_182_6 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_182_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_182_6 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_182_6 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_182_6 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_182_6 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8' pipeline 'VITIS_LOOP_189_7_VITIS_LOOP_190_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.199 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_195_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_195_9 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_195_9' pipeline 'VITIS_LOOP_195_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_195_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.201 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_195_9 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_195_9 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_195_9 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_195_9 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_195_9 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_195_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_195_9 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_195_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_195_9 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_195_9 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_195_9 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_195_9 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11' pipeline 'VITIS_LOOP_203_10_VITIS_LOOP_204_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.202 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_208_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_208_12 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_208_12' pipeline 'VITIS_LOOP_208_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_208_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.204 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_208_12 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_208_12 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_208_12 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_208_12 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_208_12 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_208_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_208_12 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_208_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_208_12 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_208_12 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_208_12 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_208_12 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14' pipeline 'VITIS_LOOP_215_13_VITIS_LOOP_216_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.205 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_221_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_221_15 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_221_15' pipeline 'VITIS_LOOP_221_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_221_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.206 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_221_15 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_221_15 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_221_15 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_221_15 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_221_15 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_221_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_221_15 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_221_15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_221_15 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_221_15 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_221_15 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_221_15 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17' pipeline 'VITIS_LOOP_229_16_VITIS_LOOP_230_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.208 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1_Pipeline_VITIS_LOOP_234_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1_Pipeline_VITIS_LOOP_234_18 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_weights_1_Pipeline_VITIS_LOOP_234_18' pipeline 'VITIS_LOOP_234_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1_Pipeline_VITIS_LOOP_234_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.209 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_234_18 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1_Pipeline_VITIS_LOOP_234_18 
Execute       gen_rtl update_weights.1_Pipeline_VITIS_LOOP_234_18 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1_Pipeline_VITIS_LOOP_234_18 
Execute       syn_report -csynth -model update_weights.1_Pipeline_VITIS_LOOP_234_18 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_234_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1_Pipeline_VITIS_LOOP_234_18 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_Pipeline_VITIS_LOOP_234_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1_Pipeline_VITIS_LOOP_234_18 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_234_18 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.adb 
Execute       db_write -model update_weights.1_Pipeline_VITIS_LOOP_234_18 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1_Pipeline_VITIS_LOOP_234_18 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_weights.1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_21_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.212 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_weights.1 -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop_update_weights_1 
Execute       gen_rtl update_weights.1 -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop_update_weights_1 
Execute       syn_report -csynth -model update_weights.1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model update_weights.1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/update_weights_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_weights.1 -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model update_weights.1 -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.adb 
Execute       db_write -model update_weights.1 -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info update_weights.1 -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backprop -top_prefix  -sub_prefix backprop_ -mg_file /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/training_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/training_targets' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backprop' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.221 GB.
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       gen_rtl backprop -istop -style xilinx -f -lang vhdl -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/vhdl/backprop 
Execute       gen_rtl backprop -istop -style xilinx -f -lang vlog -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/verilog/backprop 
Execute       syn_report -csynth -model backprop -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model backprop -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/backprop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model backprop -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.61 sec.
Execute       db_write -model backprop -f -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.adb 
Command       db_write done; 0.34 sec.
Execute       db_write -model backprop -bindview -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backprop -p /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop 
Execute       export_constraint_db -f -tool general -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
Execute       syn_report -designview -model backprop -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.design.xml 
Command       syn_report done; 0.8 sec.
Execute       syn_report -csynthDesign -model backprop -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model backprop -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model backprop -o /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks backprop 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain backprop 
INFO-FLOW: Model list for RTL component generation: backprop_Pipeline_VITIS_LOOP_265_2 backprop_Pipeline_VITIS_LOOP_38_1 backprop_Pipeline_VITIS_LOOP_28_1 backprop_Pipeline_VITIS_LOOP_18_1 backprop_Pipeline_VITIS_LOOP_52_1 backprop_Pipeline_VITIS_LOOP_28_11 backprop_Pipeline_VITIS_LOOP_18_12 backprop_Pipeline_VITIS_LOOP_66_1 backprop_Pipeline_VITIS_LOOP_28_13 backprop_Pipeline_VITIS_LOOP_18_14 backprop_Pipeline_VITIS_LOOP_8_1 backprop_Pipeline_VITIS_LOOP_11_2 backprop_Pipeline_VITIS_LOOP_80_1 backprop_Pipeline_VITIS_LOOP_89_1 backprop_Pipeline_VITIS_LOOP_101_1 backprop_Pipeline_VITIS_LOOP_114_1 backprop_Pipeline_VITIS_LOOP_126_1 backprop_Pipeline_VITIS_LOOP_139_1 update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 update_weights.1_Pipeline_VITIS_LOOP_169_3 update_weights.1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 update_weights.1_Pipeline_VITIS_LOOP_182_6 update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 update_weights.1_Pipeline_VITIS_LOOP_195_9 update_weights.1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 update_weights.1_Pipeline_VITIS_LOOP_208_12 update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 update_weights.1_Pipeline_VITIS_LOOP_221_15 update_weights.1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 update_weights.1_Pipeline_VITIS_LOOP_234_18 update_weights.1 backprop
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_265_2] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_38_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO-FLOW: Found component backprop_mul_6ns_5ns_10_1_1.
INFO-FLOW: Append model backprop_mul_6ns_5ns_10_1_1
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_28_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_18_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_52_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_28_11] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_18_12] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_66_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_28_13] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.compgen.tcl 
INFO-FLOW: Found component backprop_mux_32_64_1_1.
INFO-FLOW: Append model backprop_mux_32_64_1_1
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_18_14] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_8_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_11_2] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_80_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_89_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_101_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_114_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_126_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_VITIS_LOOP_139_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_169_3] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_182_6] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_195_9] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_208_12] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_221_15] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1_Pipeline_VITIS_LOOP_234_18] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [update_weights_1] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.compgen.tcl 
INFO-FLOW: Found component backprop_dsqrt_64ns_64ns_64_21_no_dsp_1.
INFO-FLOW: Append model backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
INFO-FLOW: Handling components in module [backprop] ... 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.compgen.tcl 
INFO-FLOW: Found component backprop_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component backprop_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component backprop_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model backprop_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component backprop_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model backprop_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component backprop_ddiv_64ns_64ns_64_22_no_dsp_1.
INFO-FLOW: Append model backprop_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: Found component backprop_dexp_64ns_64ns_64_13_full_dsp_1.
INFO-FLOW: Append model backprop_dexp_64ns_64ns_64_13_full_dsp_1
INFO-FLOW: Found component backprop_activations1_RAM_AUTO_1R1W.
INFO-FLOW: Append model backprop_activations1_RAM_AUTO_1R1W
INFO-FLOW: Found component backprop_dactivations1_RAM_AUTO_1R1W.
INFO-FLOW: Append model backprop_dactivations1_RAM_AUTO_1R1W
INFO-FLOW: Found component backprop_delta_weights1_RAM_AUTO_1R1W.
INFO-FLOW: Append model backprop_delta_weights1_RAM_AUTO_1R1W
INFO-FLOW: Found component backprop_delta_weights2_RAM_AUTO_1R1W.
INFO-FLOW: Append model backprop_delta_weights2_RAM_AUTO_1R1W
INFO-FLOW: Found component backprop_delta_weights3_RAM_AUTO_1R1W.
INFO-FLOW: Append model backprop_delta_weights3_RAM_AUTO_1R1W
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_265_2
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_18_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_52_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_28_11
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_18_12
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_66_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_28_13
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_18_14
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_8_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_11_2
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_80_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_89_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_101_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_114_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_126_1
INFO-FLOW: Append model backprop_Pipeline_VITIS_LOOP_139_1
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_169_3
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_182_6
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_195_9
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_208_12
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_221_15
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17
INFO-FLOW: Append model update_weights_1_Pipeline_VITIS_LOOP_234_18
INFO-FLOW: Append model update_weights_1
INFO-FLOW: Append model backprop
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: backprop_flow_control_loop_pipe_sequential_init backprop_mul_6ns_5ns_10_1_1 backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_mux_32_64_1_1 backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_dsqrt_64ns_64ns_64_21_no_dsp_1 backprop_dadddsub_64ns_64ns_64_5_full_dsp_1 backprop_dadddsub_64ns_64ns_64_5_full_dsp_1 backprop_dmul_64ns_64ns_64_5_max_dsp_1 backprop_dmul_64ns_64ns_64_5_max_dsp_1 backprop_ddiv_64ns_64ns_64_22_no_dsp_1 backprop_dexp_64ns_64ns_64_13_full_dsp_1 backprop_activations1_RAM_AUTO_1R1W backprop_dactivations1_RAM_AUTO_1R1W backprop_delta_weights1_RAM_AUTO_1R1W backprop_delta_weights2_RAM_AUTO_1R1W backprop_delta_weights3_RAM_AUTO_1R1W backprop_Pipeline_VITIS_LOOP_265_2 backprop_Pipeline_VITIS_LOOP_38_1 backprop_Pipeline_VITIS_LOOP_28_1 backprop_Pipeline_VITIS_LOOP_18_1 backprop_Pipeline_VITIS_LOOP_52_1 backprop_Pipeline_VITIS_LOOP_28_11 backprop_Pipeline_VITIS_LOOP_18_12 backprop_Pipeline_VITIS_LOOP_66_1 backprop_Pipeline_VITIS_LOOP_28_13 backprop_Pipeline_VITIS_LOOP_18_14 backprop_Pipeline_VITIS_LOOP_8_1 backprop_Pipeline_VITIS_LOOP_11_2 backprop_Pipeline_VITIS_LOOP_80_1 backprop_Pipeline_VITIS_LOOP_89_1 backprop_Pipeline_VITIS_LOOP_101_1 backprop_Pipeline_VITIS_LOOP_114_1 backprop_Pipeline_VITIS_LOOP_126_1 backprop_Pipeline_VITIS_LOOP_139_1 update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 update_weights_1_Pipeline_VITIS_LOOP_169_3 update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 update_weights_1_Pipeline_VITIS_LOOP_182_6 update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 update_weights_1_Pipeline_VITIS_LOOP_195_9 update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 update_weights_1_Pipeline_VITIS_LOOP_208_12 update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 update_weights_1_Pipeline_VITIS_LOOP_221_15 update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 update_weights_1_Pipeline_VITIS_LOOP_234_18 update_weights_1 backprop
INFO-FLOW: Generating /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_mul_6ns_5ns_10_1_1
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_mux_32_64_1_1
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
INFO-FLOW: To file: write model backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model backprop_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model backprop_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model backprop_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: To file: write model backprop_dexp_64ns_64ns_64_13_full_dsp_1
INFO-FLOW: To file: write model backprop_activations1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model backprop_dactivations1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model backprop_delta_weights1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model backprop_delta_weights2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model backprop_delta_weights3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_265_2
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_18_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_52_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_28_11
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_18_12
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_66_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_28_13
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_18_14
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_8_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_11_2
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_80_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_89_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_101_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_114_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_126_1
INFO-FLOW: To file: write model backprop_Pipeline_VITIS_LOOP_139_1
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_169_3
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_182_6
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_195_9
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_208_12
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_221_15
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17
INFO-FLOW: To file: write model update_weights_1_Pipeline_VITIS_LOOP_234_18
INFO-FLOW: To file: write model update_weights_1
INFO-FLOW: To file: write model backprop
INFO-FLOW: Generating /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/vhdl' dstVlogDir='/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/vlog' tclDir='/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db' modelList='backprop_flow_control_loop_pipe_sequential_init
backprop_mul_6ns_5ns_10_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_mux_32_64_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
backprop_dmul_64ns_64ns_64_5_max_dsp_1
backprop_dmul_64ns_64ns_64_5_max_dsp_1
backprop_ddiv_64ns_64ns_64_22_no_dsp_1
backprop_dexp_64ns_64ns_64_13_full_dsp_1
backprop_activations1_RAM_AUTO_1R1W
backprop_dactivations1_RAM_AUTO_1R1W
backprop_delta_weights1_RAM_AUTO_1R1W
backprop_delta_weights2_RAM_AUTO_1R1W
backprop_delta_weights3_RAM_AUTO_1R1W
backprop_Pipeline_VITIS_LOOP_265_2
backprop_Pipeline_VITIS_LOOP_38_1
backprop_Pipeline_VITIS_LOOP_28_1
backprop_Pipeline_VITIS_LOOP_18_1
backprop_Pipeline_VITIS_LOOP_52_1
backprop_Pipeline_VITIS_LOOP_28_11
backprop_Pipeline_VITIS_LOOP_18_12
backprop_Pipeline_VITIS_LOOP_66_1
backprop_Pipeline_VITIS_LOOP_28_13
backprop_Pipeline_VITIS_LOOP_18_14
backprop_Pipeline_VITIS_LOOP_8_1
backprop_Pipeline_VITIS_LOOP_11_2
backprop_Pipeline_VITIS_LOOP_80_1
backprop_Pipeline_VITIS_LOOP_89_1
backprop_Pipeline_VITIS_LOOP_101_1
backprop_Pipeline_VITIS_LOOP_114_1
backprop_Pipeline_VITIS_LOOP_126_1
backprop_Pipeline_VITIS_LOOP_139_1
update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2
update_weights_1_Pipeline_VITIS_LOOP_169_3
update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5
update_weights_1_Pipeline_VITIS_LOOP_182_6
update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8
update_weights_1_Pipeline_VITIS_LOOP_195_9
update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11
update_weights_1_Pipeline_VITIS_LOOP_208_12
update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14
update_weights_1_Pipeline_VITIS_LOOP_221_15
update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17
update_weights_1_Pipeline_VITIS_LOOP_234_18
update_weights_1
backprop
' expOnly='0'
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.compgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'backprop_activations1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backprop_dactivations1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Command       ap_source done; 0.2 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.99 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.44 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='backprop_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='backprop_flow_control_loop_pipe_sequential_init
backprop_mul_6ns_5ns_10_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_mux_32_64_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
backprop_dmul_64ns_64ns_64_5_max_dsp_1
backprop_dmul_64ns_64ns_64_5_max_dsp_1
backprop_ddiv_64ns_64ns_64_22_no_dsp_1
backprop_dexp_64ns_64ns_64_13_full_dsp_1
backprop_activations1_RAM_AUTO_1R1W
backprop_dactivations1_RAM_AUTO_1R1W
backprop_delta_weights1_RAM_AUTO_1R1W
backprop_delta_weights2_RAM_AUTO_1R1W
backprop_delta_weights3_RAM_AUTO_1R1W
backprop_Pipeline_VITIS_LOOP_265_2
backprop_Pipeline_VITIS_LOOP_38_1
backprop_Pipeline_VITIS_LOOP_28_1
backprop_Pipeline_VITIS_LOOP_18_1
backprop_Pipeline_VITIS_LOOP_52_1
backprop_Pipeline_VITIS_LOOP_28_11
backprop_Pipeline_VITIS_LOOP_18_12
backprop_Pipeline_VITIS_LOOP_66_1
backprop_Pipeline_VITIS_LOOP_28_13
backprop_Pipeline_VITIS_LOOP_18_14
backprop_Pipeline_VITIS_LOOP_8_1
backprop_Pipeline_VITIS_LOOP_11_2
backprop_Pipeline_VITIS_LOOP_80_1
backprop_Pipeline_VITIS_LOOP_89_1
backprop_Pipeline_VITIS_LOOP_101_1
backprop_Pipeline_VITIS_LOOP_114_1
backprop_Pipeline_VITIS_LOOP_126_1
backprop_Pipeline_VITIS_LOOP_139_1
update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2
update_weights_1_Pipeline_VITIS_LOOP_169_3
update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5
update_weights_1_Pipeline_VITIS_LOOP_182_6
update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8
update_weights_1_Pipeline_VITIS_LOOP_195_9
update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11
update_weights_1_Pipeline_VITIS_LOOP_208_12
update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14
update_weights_1_Pipeline_VITIS_LOOP_221_15
update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17
update_weights_1_Pipeline_VITIS_LOOP_234_18
update_weights_1
backprop
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/top-io-be.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
Execute       sc_get_clocks backprop 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dexp_64ns_64ns_64_13_full_dsp_1_ip.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute       source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST backprop MODULE2INSTS {backprop backprop backprop_Pipeline_VITIS_LOOP_265_2 grp_backprop_Pipeline_VITIS_LOOP_265_2_fu_2623 backprop_Pipeline_VITIS_LOOP_38_1 grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635 backprop_Pipeline_VITIS_LOOP_28_1 grp_backprop_Pipeline_VITIS_LOOP_28_1_fu_2655 backprop_Pipeline_VITIS_LOOP_18_1 grp_backprop_Pipeline_VITIS_LOOP_18_1_fu_2662 backprop_Pipeline_VITIS_LOOP_52_1 grp_backprop_Pipeline_VITIS_LOOP_52_1_fu_2668 backprop_Pipeline_VITIS_LOOP_28_11 grp_backprop_Pipeline_VITIS_LOOP_28_11_fu_2741 backprop_Pipeline_VITIS_LOOP_18_12 grp_backprop_Pipeline_VITIS_LOOP_18_12_fu_2748 backprop_Pipeline_VITIS_LOOP_66_1 grp_backprop_Pipeline_VITIS_LOOP_66_1_fu_2754 backprop_Pipeline_VITIS_LOOP_28_13 grp_backprop_Pipeline_VITIS_LOOP_28_13_fu_2832 backprop_Pipeline_VITIS_LOOP_18_14 grp_backprop_Pipeline_VITIS_LOOP_18_14_fu_2844 backprop_Pipeline_VITIS_LOOP_8_1 grp_backprop_Pipeline_VITIS_LOOP_8_1_fu_2860 backprop_Pipeline_VITIS_LOOP_11_2 grp_backprop_Pipeline_VITIS_LOOP_11_2_fu_2868 backprop_Pipeline_VITIS_LOOP_80_1 grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882 backprop_Pipeline_VITIS_LOOP_89_1 grp_backprop_Pipeline_VITIS_LOOP_89_1_fu_2901 backprop_Pipeline_VITIS_LOOP_101_1 grp_backprop_Pipeline_VITIS_LOOP_101_1_fu_2910 backprop_Pipeline_VITIS_LOOP_114_1 grp_backprop_Pipeline_VITIS_LOOP_114_1_fu_2921 backprop_Pipeline_VITIS_LOOP_126_1 grp_backprop_Pipeline_VITIS_LOOP_126_1_fu_2993 backprop_Pipeline_VITIS_LOOP_139_1 grp_backprop_Pipeline_VITIS_LOOP_139_1_fu_3067 update_weights_1 grp_update_weights_1_fu_3141 update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110 update_weights_1_Pipeline_VITIS_LOOP_169_3 grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119 update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128 update_weights_1_Pipeline_VITIS_LOOP_195_9 grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137 update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146 update_weights_1_Pipeline_VITIS_LOOP_221_15 grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155 update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168 update_weights_1_Pipeline_VITIS_LOOP_182_6 grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175 update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182 update_weights_1_Pipeline_VITIS_LOOP_208_12 grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189 update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196 update_weights_1_Pipeline_VITIS_LOOP_234_18 grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203} INST2MODULE {backprop backprop grp_backprop_Pipeline_VITIS_LOOP_265_2_fu_2623 backprop_Pipeline_VITIS_LOOP_265_2 grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635 backprop_Pipeline_VITIS_LOOP_38_1 grp_backprop_Pipeline_VITIS_LOOP_28_1_fu_2655 backprop_Pipeline_VITIS_LOOP_28_1 grp_backprop_Pipeline_VITIS_LOOP_18_1_fu_2662 backprop_Pipeline_VITIS_LOOP_18_1 grp_backprop_Pipeline_VITIS_LOOP_52_1_fu_2668 backprop_Pipeline_VITIS_LOOP_52_1 grp_backprop_Pipeline_VITIS_LOOP_28_11_fu_2741 backprop_Pipeline_VITIS_LOOP_28_11 grp_backprop_Pipeline_VITIS_LOOP_18_12_fu_2748 backprop_Pipeline_VITIS_LOOP_18_12 grp_backprop_Pipeline_VITIS_LOOP_66_1_fu_2754 backprop_Pipeline_VITIS_LOOP_66_1 grp_backprop_Pipeline_VITIS_LOOP_28_13_fu_2832 backprop_Pipeline_VITIS_LOOP_28_13 grp_backprop_Pipeline_VITIS_LOOP_18_14_fu_2844 backprop_Pipeline_VITIS_LOOP_18_14 grp_backprop_Pipeline_VITIS_LOOP_8_1_fu_2860 backprop_Pipeline_VITIS_LOOP_8_1 grp_backprop_Pipeline_VITIS_LOOP_11_2_fu_2868 backprop_Pipeline_VITIS_LOOP_11_2 grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882 backprop_Pipeline_VITIS_LOOP_80_1 grp_backprop_Pipeline_VITIS_LOOP_89_1_fu_2901 backprop_Pipeline_VITIS_LOOP_89_1 grp_backprop_Pipeline_VITIS_LOOP_101_1_fu_2910 backprop_Pipeline_VITIS_LOOP_101_1 grp_backprop_Pipeline_VITIS_LOOP_114_1_fu_2921 backprop_Pipeline_VITIS_LOOP_114_1 grp_backprop_Pipeline_VITIS_LOOP_126_1_fu_2993 backprop_Pipeline_VITIS_LOOP_126_1 grp_backprop_Pipeline_VITIS_LOOP_139_1_fu_3067 backprop_Pipeline_VITIS_LOOP_139_1 grp_update_weights_1_fu_3141 update_weights_1 grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110 update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119 update_weights_1_Pipeline_VITIS_LOOP_169_3 grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128 update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137 update_weights_1_Pipeline_VITIS_LOOP_195_9 grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146 update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155 update_weights_1_Pipeline_VITIS_LOOP_221_15 grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168 update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175 update_weights_1_Pipeline_VITIS_LOOP_182_6 grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182 update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189 update_weights_1_Pipeline_VITIS_LOOP_208_12 grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196 update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203 update_weights_1_Pipeline_VITIS_LOOP_234_18} INSTDATA {backprop {DEPTH 1 CHILDREN {grp_backprop_Pipeline_VITIS_LOOP_265_2_fu_2623 grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635 grp_backprop_Pipeline_VITIS_LOOP_28_1_fu_2655 grp_backprop_Pipeline_VITIS_LOOP_18_1_fu_2662 grp_backprop_Pipeline_VITIS_LOOP_52_1_fu_2668 grp_backprop_Pipeline_VITIS_LOOP_28_11_fu_2741 grp_backprop_Pipeline_VITIS_LOOP_18_12_fu_2748 grp_backprop_Pipeline_VITIS_LOOP_66_1_fu_2754 grp_backprop_Pipeline_VITIS_LOOP_28_13_fu_2832 grp_backprop_Pipeline_VITIS_LOOP_18_14_fu_2844 grp_backprop_Pipeline_VITIS_LOOP_8_1_fu_2860 grp_backprop_Pipeline_VITIS_LOOP_11_2_fu_2868 grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882 grp_backprop_Pipeline_VITIS_LOOP_89_1_fu_2901 grp_backprop_Pipeline_VITIS_LOOP_101_1_fu_2910 grp_backprop_Pipeline_VITIS_LOOP_114_1_fu_2921 grp_backprop_Pipeline_VITIS_LOOP_126_1_fu_2993 grp_backprop_Pipeline_VITIS_LOOP_139_1_fu_3067 grp_update_weights_1_fu_3141}} grp_backprop_Pipeline_VITIS_LOOP_265_2_fu_2623 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_28_1_fu_2655 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_18_1_fu_2662 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_52_1_fu_2668 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_28_11_fu_2741 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_18_12_fu_2748 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_66_1_fu_2754 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_28_13_fu_2832 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_18_14_fu_2844 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_8_1_fu_2860 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_11_2_fu_2868 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_89_1_fu_2901 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_101_1_fu_2910 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_114_1_fu_2921 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_126_1_fu_2993 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_VITIS_LOOP_139_1_fu_3067 {DEPTH 2 CHILDREN {}} grp_update_weights_1_fu_3141 {DEPTH 2 CHILDREN {grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110 grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119 grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128 grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137 grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146 grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155 grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168 grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175 grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182 grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189 grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196 grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203}} grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196 {DEPTH 3 CHILDREN {}} grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203 {DEPTH 3 CHILDREN {}}} MODULEDATA {backprop_Pipeline_VITIS_LOOP_265_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_166_p2 SOURCE backprop.c:265 VARIABLE add_ln265 LOOP VITIS_LOOP_265_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_38_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_516_p2 SOURCE backprop.c:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_5ns_10_1_1_U13 SOURCE backprop.c:41 VARIABLE mul_ln41 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_365_p2 SOURCE backprop.c:41 VARIABLE add_ln41 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_376_p2 SOURCE backprop.c:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_386_p2 SOURCE backprop.c:41 VARIABLE add_ln41_2 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_406_p2 SOURCE backprop.c:41 VARIABLE add_ln41_3 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_4_fu_416_p2 SOURCE backprop.c:41 VARIABLE add_ln41_4 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_5_fu_436_p2 SOURCE backprop.c:41 VARIABLE add_ln41_5 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_6_fu_446_p2 SOURCE backprop.c:41 VARIABLE add_ln41_6 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_7_fu_466_p2 SOURCE backprop.c:41 VARIABLE add_ln41_7 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_8_fu_476_p2 SOURCE backprop.c:41 VARIABLE add_ln41_8 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_9_fu_496_p2 SOURCE backprop.c:41 VARIABLE add_ln41_9 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_10_fu_506_p2 SOURCE backprop.c:41 VARIABLE add_ln41_10 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_11_fu_531_p2 SOURCE backprop.c:41 VARIABLE add_ln41_11 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_88_p2 SOURCE backprop.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_18_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_108_p2 SOURCE backprop.c:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_52_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_1316_p2 SOURCE backprop.c:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_28_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_88_p2 SOURCE backprop.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_18_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_108_p2 SOURCE backprop.c:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_66_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_1380_p2 SOURCE backprop.c:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_28_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_158_p2 SOURCE backprop.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_18_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_236_p2 SOURCE backprop.c:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_8_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_105_p2 SOURCE backprop.c:8 VARIABLE add_ln8 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_11_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_171_p2 SOURCE backprop.c:11 VARIABLE add_ln11 LOOP VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_80_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_217_p2 SOURCE backprop.c:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_227_p2 SOURCE backprop.c:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_89_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_142_p2 SOURCE backprop.c:89 VARIABLE add_ln89 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_38_fu_172_p2 SOURCE {} VARIABLE empty_38 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_183_p2 SOURCE backprop.c:91 VARIABLE add_ln91 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_194_p2 SOURCE backprop.c:91 VARIABLE add_ln91_1 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_101_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_173_p2 SOURCE backprop.c:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln104_fu_195_p2 SOURCE backprop.c:104 VARIABLE sub_ln104 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_206_p2 SOURCE backprop.c:104 VARIABLE add_ln104 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_1_fu_222_p2 SOURCE backprop.c:104 VARIABLE add_ln104_1 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_114_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_1244_p2 SOURCE backprop.c:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_126_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_1340_p2 SOURCE backprop.c:126 VARIABLE add_ln126 LOOP VITIS_LOOP_126_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_VITIS_LOOP_139_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_1260_p2 SOURCE backprop.c:139 VARIABLE add_ln139 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum231_fu_1270_p2 SOURCE backprop.c:139 VARIABLE arrayidx10_sum231 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_150_p2 SOURCE backprop.c:163 VARIABLE add_ln163 LOOP VITIS_LOOP_163_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_1_fu_176_p2 SOURCE backprop.c:163 VARIABLE add_ln163_1 LOOP VITIS_LOOP_163_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_202_p2 SOURCE backprop.c:165 VARIABLE add_ln165 LOOP VITIS_LOOP_163_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_214_p2 SOURCE backprop.c:164 VARIABLE add_ln164 LOOP VITIS_LOOP_163_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_169_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_116_p2 SOURCE backprop.c:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_115_p2 SOURCE backprop.c:177 VARIABLE add_ln177 LOOP VITIS_LOOP_177_4_VITIS_LOOP_178_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_1_fu_141_p2 SOURCE backprop.c:177 VARIABLE add_ln177_1 LOOP VITIS_LOOP_177_4_VITIS_LOOP_178_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_172_p2 SOURCE backprop.c:178 VARIABLE add_ln178 LOOP VITIS_LOOP_177_4_VITIS_LOOP_178_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_182_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_83_p2 SOURCE backprop.c:182 VARIABLE add_ln182 LOOP VITIS_LOOP_182_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U499 SOURCE backprop.c:183 VARIABLE div1 LOOP VITIS_LOOP_182_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}}} AREA {DSP 0 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_146_p2 SOURCE backprop.c:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_7_VITIS_LOOP_190_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_1_fu_172_p2 SOURCE backprop.c:189 VARIABLE add_ln189_1 LOOP VITIS_LOOP_189_7_VITIS_LOOP_190_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_202_p2 SOURCE backprop.c:191 VARIABLE add_ln191 LOOP VITIS_LOOP_189_7_VITIS_LOOP_190_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U502 SOURCE backprop.c:191 VARIABLE sub3 LOOP VITIS_LOOP_189_7_VITIS_LOOP_190_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U502 SOURCE backprop.c:192 VARIABLE norm_2 LOOP VITIS_LOOP_189_7_VITIS_LOOP_190_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_214_p2 SOURCE backprop.c:190 VARIABLE add_ln190 LOOP VITIS_LOOP_189_7_VITIS_LOOP_190_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_195_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_116_p2 SOURCE backprop.c:195 VARIABLE add_ln195 LOOP VITIS_LOOP_195_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U507 SOURCE backprop.c:196 VARIABLE sub2 LOOP VITIS_LOOP_195_9 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U507 SOURCE backprop.c:197 VARIABLE bias_norm_2 LOOP VITIS_LOOP_195_9 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}}} AREA {DSP 3 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_111_p2 SOURCE backprop.c:203 VARIABLE add_ln203 LOOP VITIS_LOOP_203_10_VITIS_LOOP_204_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_1_fu_137_p2 SOURCE backprop.c:203 VARIABLE add_ln203_1 LOOP VITIS_LOOP_203_10_VITIS_LOOP_204_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U512 SOURCE backprop.c:205 VARIABLE div3 LOOP VITIS_LOOP_203_10_VITIS_LOOP_204_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_172_p2 SOURCE backprop.c:204 VARIABLE add_ln204 LOOP VITIS_LOOP_203_10_VITIS_LOOP_204_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_208_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_83_p2 SOURCE backprop.c:208 VARIABLE add_ln208 LOOP VITIS_LOOP_208_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U515 SOURCE backprop.c:209 VARIABLE div2 LOOP VITIS_LOOP_208_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}}} AREA {DSP 0 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_34_fu_161_p2 SOURCE backprop.c:215 VARIABLE empty_34 LOOP VITIS_LOOP_215_13_VITIS_LOOP_216_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_173_p2 SOURCE backprop.c:215 VARIABLE add_ln215 LOOP VITIS_LOOP_215_13_VITIS_LOOP_216_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_1_fu_196_p2 SOURCE backprop.c:215 VARIABLE add_ln215_1 LOOP VITIS_LOOP_215_13_VITIS_LOOP_216_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid131_fu_218_p2 SOURCE backprop.c:215 VARIABLE p_mid131 LOOP VITIS_LOOP_215_13_VITIS_LOOP_216_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_236_p2 SOURCE backprop.c:217 VARIABLE add_ln217 LOOP VITIS_LOOP_215_13_VITIS_LOOP_216_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U518 SOURCE backprop.c:217 VARIABLE sub5 LOOP VITIS_LOOP_215_13_VITIS_LOOP_216_14 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U518 SOURCE backprop.c:218 VARIABLE norm_1 LOOP VITIS_LOOP_215_13_VITIS_LOOP_216_14 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_248_p2 SOURCE backprop.c:216 VARIABLE add_ln216 LOOP VITIS_LOOP_215_13_VITIS_LOOP_216_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_221_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_126_p2 SOURCE backprop.c:221 VARIABLE add_ln221 LOOP VITIS_LOOP_221_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U524 SOURCE backprop.c:222 VARIABLE mul8 LOOP VITIS_LOOP_221_15 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U523 SOURCE backprop.c:222 VARIABLE sub4 LOOP VITIS_LOOP_221_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U524 SOURCE backprop.c:223 VARIABLE mul9 LOOP VITIS_LOOP_221_15 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U523 SOURCE backprop.c:223 VARIABLE bias_norm_1 LOOP VITIS_LOOP_221_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}}} AREA {DSP 14 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln231_fu_128_p2 SOURCE backprop.c:231 VARIABLE sub_ln231 LOOP VITIS_LOOP_229_16_VITIS_LOOP_230_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_140_p2 SOURCE backprop.c:229 VARIABLE add_ln229 LOOP VITIS_LOOP_229_16_VITIS_LOOP_230_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_1_fu_163_p2 SOURCE backprop.c:229 VARIABLE add_ln229_1 LOOP VITIS_LOOP_229_16_VITIS_LOOP_230_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln231_1_fu_185_p2 SOURCE backprop.c:231 VARIABLE sub_ln231_1 LOOP VITIS_LOOP_229_16_VITIS_LOOP_230_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_211_p2 SOURCE backprop.c:231 VARIABLE add_ln231 LOOP VITIS_LOOP_229_16_VITIS_LOOP_230_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U531 SOURCE backprop.c:231 VARIABLE div5 LOOP VITIS_LOOP_229_16_VITIS_LOOP_230_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_222_p2 SOURCE backprop.c:230 VARIABLE add_ln230 LOOP VITIS_LOOP_229_16_VITIS_LOOP_230_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} update_weights_1_Pipeline_VITIS_LOOP_234_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_83_p2 SOURCE backprop.c:234 VARIABLE add_ln234 LOOP VITIS_LOOP_234_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U534 SOURCE backprop.c:235 VARIABLE div4 LOOP VITIS_LOOP_234_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}}} AREA {DSP 0 BRAM 0 URAM 0}} update_weights_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 20 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_21_no_dsp_1_U537 SOURCE backprop.c:174 VARIABLE norm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 20 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_21_no_dsp_1_U538 SOURCE backprop.c:175 VARIABLE bias_norm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 20 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_21_no_dsp_1_U539 SOURCE backprop.c:200 VARIABLE norm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 20 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_21_no_dsp_1_U540 SOURCE backprop.c:201 VARIABLE bias_norm_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 20 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_21_no_dsp_1_U541 SOURCE backprop.c:226 VARIABLE norm_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 20 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_21_no_dsp_1_U542 SOURCE backprop.c:227 VARIABLE bias_norm_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}}} AREA {DSP 23 BRAM 0 URAM 0}} backprop {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME activations1_U SOURCE backprop.c:249 VARIABLE activations1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME activations2_U SOURCE backprop.c:250 VARIABLE activations2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dactivations1_U SOURCE backprop.c:252 VARIABLE dactivations1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U568 SOURCE backprop.c:253 VARIABLE dactivations2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U566 SOURCE backprop.c:258 VARIABLE delta_weights1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME delta_weights2_U SOURCE backprop.c:259 VARIABLE delta_weights2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME delta_weights3_U SOURCE backprop.c:260 VARIABLE delta_weights3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME oracle_activations1_U SOURCE backprop.c:261 VARIABLE oracle_activations1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME oracle_activations2_U SOURCE backprop.c:262 VARIABLE oracle_activations2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_1_fu_3181_p2 SOURCE backprop.c:264 VARIABLE add_ln264_1 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U566 SOURCE backprop.c:264 VARIABLE add_ln264 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_3226_p2 SOURCE backprop.c:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U569 SOURCE backprop.c:41 VARIABLE add_ln41_3 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U566 SOURCE backprop.c:41 VARIABLE add_ln41_5 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U568 SOURCE backprop.c:41 VARIABLE add_ln41_7 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U566 SOURCE backprop.c:41 VARIABLE add_ln41_9 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_11_fu_3276_p2 SOURCE backprop.c:41 VARIABLE add_ln41_11 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U572 SOURCE backprop.c:41 VARIABLE add_ln41 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_12_fu_3296_p2 SOURCE backprop.c:41 VARIABLE add_ln41_12 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U568 SOURCE backprop.c:41 VARIABLE add_ln41_13 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U567 SOURCE backprop.c:41 VARIABLE add_ln41_14 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U569 SOURCE backprop.c:41 VARIABLE add_ln41_15 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U567 SOURCE backprop.c:41 VARIABLE add_ln41_16 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_fu_3541_p2 SOURCE backprop.c:81 VARIABLE sub_ln81 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 110 BRAM 44 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.245 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for backprop.
INFO: [VLOG 209-307] Generating Verilog RTL for backprop.
Execute       syn_report -model backprop -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.92 MHz
Command     autosyn done; 43.61 sec.
Command   csynth_design done; 50.05 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36.55 seconds. CPU system time: 1.51 seconds. Elapsed time: 50.05 seconds; current allocated memory: 524.125 MB.
Command ap_source done; 52.53 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution opened at Wed Dec 20 21:44:27 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7v585t-ffg1761-2 
Execute       create_platform xc7v585t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /nfs/tools/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command       create_platform done; 2.2 sec.
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.28 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
Execute     config_export -version=1.1.0 
Command   open_solution done; 2.31 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
Execute     create_platform xc7v585t-ffg1761-2 -board  
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   config_export -version 1.1.0 
INFO: [HLS 200-1510] Running: config_export -version 1.1.0 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 1.1.0
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=backprop xml_exists=0
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to backprop
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=76 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='backprop_flow_control_loop_pipe_sequential_init
backprop_mul_6ns_5ns_10_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_mux_32_64_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
backprop_dmul_64ns_64ns_64_5_max_dsp_1
backprop_dmul_64ns_64ns_64_5_max_dsp_1
backprop_ddiv_64ns_64ns_64_22_no_dsp_1
backprop_dexp_64ns_64ns_64_13_full_dsp_1
backprop_activations1_RAM_AUTO_1R1W
backprop_dactivations1_RAM_AUTO_1R1W
backprop_delta_weights1_RAM_AUTO_1R1W
backprop_delta_weights2_RAM_AUTO_1R1W
backprop_delta_weights3_RAM_AUTO_1R1W
backprop_Pipeline_VITIS_LOOP_265_2
backprop_Pipeline_VITIS_LOOP_38_1
backprop_Pipeline_VITIS_LOOP_28_1
backprop_Pipeline_VITIS_LOOP_18_1
backprop_Pipeline_VITIS_LOOP_52_1
backprop_Pipeline_VITIS_LOOP_28_11
backprop_Pipeline_VITIS_LOOP_18_12
backprop_Pipeline_VITIS_LOOP_66_1
backprop_Pipeline_VITIS_LOOP_28_13
backprop_Pipeline_VITIS_LOOP_18_14
backprop_Pipeline_VITIS_LOOP_8_1
backprop_Pipeline_VITIS_LOOP_11_2
backprop_Pipeline_VITIS_LOOP_80_1
backprop_Pipeline_VITIS_LOOP_89_1
backprop_Pipeline_VITIS_LOOP_101_1
backprop_Pipeline_VITIS_LOOP_114_1
backprop_Pipeline_VITIS_LOOP_126_1
backprop_Pipeline_VITIS_LOOP_139_1
update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2
update_weights_1_Pipeline_VITIS_LOOP_169_3
update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5
update_weights_1_Pipeline_VITIS_LOOP_182_6
update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8
update_weights_1_Pipeline_VITIS_LOOP_195_9
update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11
update_weights_1_Pipeline_VITIS_LOOP_208_12
update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14
update_weights_1_Pipeline_VITIS_LOOP_221_15
update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17
update_weights_1_Pipeline_VITIS_LOOP_234_18
update_weights_1
backprop
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/top-io-be.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
Execute     sc_get_clocks backprop 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dexp_64ns_64ns_64_13_full_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to backprop
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=backprop
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s backprop_syn/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file backprop_syn/solution/impl/export.zip
Command   export_design done; 32.78 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.97 seconds. CPU system time: 1.39 seconds. Elapsed time: 32.78 seconds; current allocated memory: 10.625 MB.
Command ap_source done; 35.23 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution opened at Wed Dec 20 21:45:36 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7v585t-ffg1761-2 
Execute       create_platform xc7v585t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /nfs/tools/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command       create_platform done; 2.21 sec.
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.31 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
Execute     config_export -version=1.1.0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.32 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
Execute     create_platform xc7v585t-ffg1761-2 -board  
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   config_export -format ip_catalog -rtl verilog -version 1.1.0 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.1.0 -vivado_clock 10 
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog -version 1.1.0
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=backprop xml_exists=1
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to backprop
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=76 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='backprop_flow_control_loop_pipe_sequential_init
backprop_mul_6ns_5ns_10_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_mux_32_64_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
backprop_dmul_64ns_64ns_64_5_max_dsp_1
backprop_dmul_64ns_64ns_64_5_max_dsp_1
backprop_ddiv_64ns_64ns_64_22_no_dsp_1
backprop_dexp_64ns_64ns_64_13_full_dsp_1
backprop_activations1_RAM_AUTO_1R1W
backprop_dactivations1_RAM_AUTO_1R1W
backprop_delta_weights1_RAM_AUTO_1R1W
backprop_delta_weights2_RAM_AUTO_1R1W
backprop_delta_weights3_RAM_AUTO_1R1W
backprop_Pipeline_VITIS_LOOP_265_2
backprop_Pipeline_VITIS_LOOP_38_1
backprop_Pipeline_VITIS_LOOP_28_1
backprop_Pipeline_VITIS_LOOP_18_1
backprop_Pipeline_VITIS_LOOP_52_1
backprop_Pipeline_VITIS_LOOP_28_11
backprop_Pipeline_VITIS_LOOP_18_12
backprop_Pipeline_VITIS_LOOP_66_1
backprop_Pipeline_VITIS_LOOP_28_13
backprop_Pipeline_VITIS_LOOP_18_14
backprop_Pipeline_VITIS_LOOP_8_1
backprop_Pipeline_VITIS_LOOP_11_2
backprop_Pipeline_VITIS_LOOP_80_1
backprop_Pipeline_VITIS_LOOP_89_1
backprop_Pipeline_VITIS_LOOP_101_1
backprop_Pipeline_VITIS_LOOP_114_1
backprop_Pipeline_VITIS_LOOP_126_1
backprop_Pipeline_VITIS_LOOP_139_1
update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2
update_weights_1_Pipeline_VITIS_LOOP_169_3
update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5
update_weights_1_Pipeline_VITIS_LOOP_182_6
update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8
update_weights_1_Pipeline_VITIS_LOOP_195_9
update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11
update_weights_1_Pipeline_VITIS_LOOP_208_12
update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14
update_weights_1_Pipeline_VITIS_LOOP_221_15
update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17
update_weights_1_Pipeline_VITIS_LOOP_234_18
update_weights_1
backprop
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/top-io-be.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
Execute     sc_get_clocks backprop 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dexp_64ns_64ns_64_13_full_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to backprop
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=backprop
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/autopilot.rtl.models.tcl 
Execute     get_config_export -vivado_synth_run_properties 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
Execute     get_config_export -vivado_ip_cache 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/implsyn.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix backprop_ TopModuleNoPrefix backprop TopModuleWithPrefix backprop' export_design_flow='syn' impl_dir='/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     get_part 
Execute     ap_part_info -quiet -data family -name xc7v585t-ffg1761-2 
Execute     get_project -name 
Execute     get_solution -name 
Execute     get_solution -flow_target 
Execute     get_clock_period 
Execute     get_clock_uncertainty 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f5a75043408' export_design_flow='syn' export_rpt='/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
Execute     get_solution -directory 
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s backprop_syn/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file backprop_syn/solution/impl/export.zip
Command   export_design done; 455.72 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 411.05 seconds. CPU system time: 23.94 seconds. Elapsed time: 455.72 seconds; current allocated memory: 12.223 MB.
Command ap_source done; 458.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution opened at Wed Dec 20 22:00:36 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7v585t-ffg1761-2 
Execute       create_platform xc7v585t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /nfs/tools/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command       create_platform done; 2.2 sec.
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.29 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
Execute     config_export -version=1.1.0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.31 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
Execute     create_platform xc7v585t-ffg1761-2 -board  
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   config_export -format ip_catalog -rtl verilog -version 1.1.0 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.1.0 -vivado_clock 10 
Execute   source ./backprop_syn/solution/directives.tcl 
INFO: [HLS 200-1510] Running: source ./backprop_syn/solution/directives.tcl
Execute     set_directive_top -name backprop backprop 
INFO: [HLS 200-1510] Running: set_directive_top -name backprop backprop 
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog -version 1.1.0
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=backprop xml_exists=1
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to backprop
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=76 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='backprop_flow_control_loop_pipe_sequential_init
backprop_mul_6ns_5ns_10_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_mux_32_64_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
backprop_dadddsub_64ns_64ns_64_5_full_dsp_1
backprop_dmul_64ns_64ns_64_5_max_dsp_1
backprop_dmul_64ns_64ns_64_5_max_dsp_1
backprop_ddiv_64ns_64ns_64_22_no_dsp_1
backprop_dexp_64ns_64ns_64_13_full_dsp_1
backprop_activations1_RAM_AUTO_1R1W
backprop_dactivations1_RAM_AUTO_1R1W
backprop_delta_weights1_RAM_AUTO_1R1W
backprop_delta_weights2_RAM_AUTO_1R1W
backprop_delta_weights3_RAM_AUTO_1R1W
backprop_Pipeline_VITIS_LOOP_265_2
backprop_Pipeline_VITIS_LOOP_38_1
backprop_Pipeline_VITIS_LOOP_28_1
backprop_Pipeline_VITIS_LOOP_18_1
backprop_Pipeline_VITIS_LOOP_52_1
backprop_Pipeline_VITIS_LOOP_28_11
backprop_Pipeline_VITIS_LOOP_18_12
backprop_Pipeline_VITIS_LOOP_66_1
backprop_Pipeline_VITIS_LOOP_28_13
backprop_Pipeline_VITIS_LOOP_18_14
backprop_Pipeline_VITIS_LOOP_8_1
backprop_Pipeline_VITIS_LOOP_11_2
backprop_Pipeline_VITIS_LOOP_80_1
backprop_Pipeline_VITIS_LOOP_89_1
backprop_Pipeline_VITIS_LOOP_101_1
backprop_Pipeline_VITIS_LOOP_114_1
backprop_Pipeline_VITIS_LOOP_126_1
backprop_Pipeline_VITIS_LOOP_139_1
update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2
update_weights_1_Pipeline_VITIS_LOOP_169_3
update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5
update_weights_1_Pipeline_VITIS_LOOP_182_6
update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8
update_weights_1_Pipeline_VITIS_LOOP_195_9
update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11
update_weights_1_Pipeline_VITIS_LOOP_208_12
update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14
update_weights_1_Pipeline_VITIS_LOOP_221_15
update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17
update_weights_1_Pipeline_VITIS_LOOP_234_18
update_weights_1
backprop
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/top-io-be.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_265_2.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_52_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_11.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_12.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_66_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_28_13.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_18_14.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_8_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_11_2.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_80_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_89_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_101_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_114_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_126_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop_Pipeline_VITIS_LOOP_139_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_169_3.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_182_6.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_195_9.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_208_12.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_221_15.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1_Pipeline_VITIS_LOOP_234_18.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/update_weights_1.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
Execute     sc_get_clocks backprop 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dexp_64ns_64ns_64_13_full_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/misc/backprop_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to backprop
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=backprop
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.constraint.tcl 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/backprop.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /nfs/tools/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/autopilot.rtl.models.tcl 
Execute     get_config_export -vivado_synth_run_properties 
Execute     source /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
Execute     get_config_export -vivado_ip_cache 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/implsyn.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix backprop_ TopModuleNoPrefix backprop TopModuleWithPrefix backprop' export_design_flow='syn' impl_dir='/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     get_part 
Execute     ap_part_info -quiet -data family -name xc7v585t-ffg1761-2 
Execute     get_project -name 
Execute     get_solution -name 
Execute     get_solution -flow_target 
Execute     get_clock_period 
Execute     get_clock_uncertainty 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f33e1074558' export_design_flow='syn' export_rpt='/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
Execute     get_solution -directory 
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s backprop_syn/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file backprop_syn/solution/impl/export.zip
Command   export_design done; 468.38 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 408.3 seconds. CPU system time: 24.4 seconds. Elapsed time: 468.38 seconds; current allocated memory: 11.816 MB.
Command ap_source done; 470.85 sec.
Execute cleanup_all 
