// Seed: 2611668785
module module_0 (
    input  wire  id_0,
    output tri1  id_1,
    output uwire id_2
);
  wire id_4;
  id_5 :
  assert property (@(posedge id_0) ~1'b0)
  else $display;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    inout wand id_1,
    output logic id_2
    , id_10,
    output uwire id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    output tri id_7,
    input tri0 id_8
);
  initial begin
    id_2 <= 1'b0;
  end
  module_0(
      id_6, id_7, id_1
  );
endmodule
