# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do PWM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/QuartusProjects/verilog-portfolio/PWM {C:/QuartusProjects/verilog-portfolio/PWM/CNT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:42 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QuartusProjects/verilog-portfolio/PWM" C:/QuartusProjects/verilog-portfolio/PWM/CNT.v 
# -- Compiling module CNT
# 
# Top level modules:
# 	CNT
# End time: 22:39:42 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QuartusProjects/verilog-portfolio/PWM {C:/QuartusProjects/verilog-portfolio/PWM/CMP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:42 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QuartusProjects/verilog-portfolio/PWM" C:/QuartusProjects/verilog-portfolio/PWM/CMP.v 
# -- Compiling module CMP
# 
# Top level modules:
# 	CMP
# End time: 22:39:42 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/QuartusProjects/verilog-portfolio/PWM {C:/QuartusProjects/verilog-portfolio/PWM/PWM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:42 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QuartusProjects/verilog-portfolio/PWM" C:/QuartusProjects/verilog-portfolio/PWM/PWM.v 
# -- Compiling module PWM
# 
# Top level modules:
# 	PWM
# End time: 22:39:42 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/QuartusProjects/verilog-portfolio/PWM {C:/QuartusProjects/verilog-portfolio/PWM/tb_PWM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:42 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/QuartusProjects/verilog-portfolio/PWM" C:/QuartusProjects/verilog-portfolio/PWM/tb_PWM.v 
# -- Compiling module tb_PWM
# 
# Top level modules:
# 	tb_PWM
# End time: 22:39:42 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_PWM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_PWM 
# Start time: 22:39:42 on Feb 15,2024
# Loading work.tb_PWM
# Loading work.PWM
# Loading work.CNT
# Loading lpm_ver.lpm_counter
# Loading work.CMP
# Loading lpm_ver.lpm_compare
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/QuartusProjects/verilog-portfolio/PWM/tb_PWM.v(25)
#    Time: 20500 ns  Iteration: 0  Instance: /tb_PWM
# Break in Module tb_PWM at C:/QuartusProjects/verilog-portfolio/PWM/tb_PWM.v line 25
add wave -position insertpoint  \
sim:/tb_PWM/DUT/CLK \
sim:/tb_PWM/DUT/Dcnt \
sim:/tb_PWM/DUT/Din \
sim:/tb_PWM/DUT/Dint
add wave -position insertpoint  \
sim:/tb_PWM/DUT/PWM \
sim:/tb_PWM/DUT/aRSTin
add wave -position insertpoint  \
sim:/tb_PWM/DUT/t_cout
restart
run -all
# ** Note: $stop    : C:/QuartusProjects/verilog-portfolio/PWM/tb_PWM.v(25)
#    Time: 20500 ns  Iteration: 0  Instance: /tb_PWM
# Break in Module tb_PWM at C:/QuartusProjects/verilog-portfolio/PWM/tb_PWM.v line 25
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/wave_PWM.do
# End time: 22:47:04 on Feb 15,2024, Elapsed time: 0:07:22
# Errors: 0, Warnings: 0
