
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003595                       # Number of seconds simulated
sim_ticks                                  3594936150                       # Number of ticks simulated
final_tick                               530561299335                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79380                       # Simulator instruction rate (inst/s)
host_op_rate                                   100285                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 282542                       # Simulator tick rate (ticks/s)
host_mem_usage                               16879756                       # Number of bytes of host memory used
host_seconds                                 12723.53                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1275980947                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       216192                       # Number of bytes read from this memory
system.physmem.bytes_read::total               217984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        67968                       # Number of bytes written to this memory
system.physmem.bytes_written::total             67968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1689                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1703                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             531                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  531                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       498479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     60137925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                60636404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       498479                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             498479                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18906594                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18906594                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18906594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       498479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     60137925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               79542998                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8620951                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3126191                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2541061                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       214579                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1273545                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1213255                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           328079                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9142                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3127495                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17312067                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3126191                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1541334                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3804836                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1149871                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         640815                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines           1531452                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         92208                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8503773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.516614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.308601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4698937     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           333570      3.92%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           269589      3.17%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           653736      7.69%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           178683      2.10%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           227002      2.67%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           164157      1.93%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            92714      1.09%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1885385     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8503773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.362627                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.008139                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3273460                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        622012                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3657136                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         25188                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         925975                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       533191                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4714                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20698861                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         10447                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         925975                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3515033                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          137066                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       131224                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3435153                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        359320                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19960790                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3038                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         148014                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        112246                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          294                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27933109                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      93164907                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     93164907                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17069291                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10863799                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4083                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2313                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            989467                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1867965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       947122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        14820                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       274588                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18865480                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3950                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14957749                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        29863                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6554841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     20034814                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          646                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8503773                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.758954                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.888615                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2965535     34.87%     34.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1833761     21.56%     56.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1180829     13.89%     70.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       886008     10.42%     80.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       766453      9.01%     89.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       396234      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       339539      3.99%     98.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        63222      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        72192      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8503773                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           87475     70.59%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18556     14.97%     85.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17887     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12462055     83.32%     83.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       212798      1.42%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1483203      9.92%     94.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       798040      5.34%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14957749                       # Type of FU issued
system.switch_cpus.iq.rate                   1.735046                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              123919                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008285                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38573049                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25424337                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14574402                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15081668                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        56577                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       744607                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          296                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       244507                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         925975                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           57332                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8042                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18869430                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        40880                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1867965                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       947122                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2298                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7131                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       125603                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       122914                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       248517                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14717839                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1391882                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       239906                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2167947                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2076323                       # Number of branches executed
system.switch_cpus.iew.exec_stores             776065                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.707218                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14584216                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14574402                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9494646                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26813643                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.690579                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.354098                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6588755                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       214551                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7577798                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.620621                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.139440                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2954380     38.99%     38.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2097690     27.68%     66.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       852435     11.25%     77.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       479545      6.33%     84.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       391691      5.17%     89.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       157263      2.08%     91.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       188525      2.49%     93.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        94836      1.25%     95.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       361433      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7577798                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12280740                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1825970                       # Number of memory references committed
system.switch_cpus.commit.loads               1123355                       # Number of loads committed
system.switch_cpus.commit.membars                1652                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1764545                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11065293                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        361433                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             26085860                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38665617                       # The number of ROB writes
system.switch_cpus.timesIdled                    4215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  117178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.862095                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.862095                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.159965                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.159965                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         66201794                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20139266                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19094003                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3304                       # number of misc regfile writes
system.l2.replacements                           1703                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           744453                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18087                       # Sample count of references to valid blocks.
system.l2.avg_refs                          41.159562                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1030.377746                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.961170                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     845.738622                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                      1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           14492.922462                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.062889                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.051620                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.884578                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         5583                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5583                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2097                       # number of Writeback hits
system.l2.Writeback_hits::total                  2097                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          5583                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5583                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         5583                       # number of overall hits
system.l2.overall_hits::total                    5583                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1689                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1703                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1689                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1703                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1689                       # number of overall misses
system.l2.overall_misses::total                  1703                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       810289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     92987978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        93798267                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       810289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     92987978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         93798267                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       810289                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     92987978                       # number of overall miss cycles
system.l2.overall_miss_latency::total        93798267                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         7272                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7286                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2097                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2097                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7272                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7286                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7272                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7286                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.232261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.233736                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.232261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.233736                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.232261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.233736                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 57877.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 55055.049142                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55078.254257                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 57877.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 55055.049142                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55078.254257                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 57877.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 55055.049142                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55078.254257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  531                       # number of writebacks
system.l2.writebacks::total                       531                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1689                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1703                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1703                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       727722                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     82921780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     83649502                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       727722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     82921780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     83649502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       727722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     82921780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     83649502                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.232261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.233736                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.232261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.233736                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.232261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233736                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 51980.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 49095.192422                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49118.908984                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 51980.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 49095.192422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49118.908984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 51980.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 49095.192422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49118.908984                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                496.961140                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001539053                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    497                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2015169.120724                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.961140                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022374                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.796412                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1531436                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1531436                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1531436                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1531436                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1531436                       # number of overall hits
system.cpu.icache.overall_hits::total         1531436                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       998152                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       998152                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       998152                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       998152                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       998152                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       998152                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1531452                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1531452                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1531452                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1531452                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1531452                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1531452                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62384.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62384.500000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62384.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62384.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62384.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62384.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       850629                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       850629                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       850629                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       850629                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       850629                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       850629                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 60759.214286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60759.214286                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 60759.214286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60759.214286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 60759.214286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60759.214286                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   7272                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                164720799                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   7528                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               21881.083820                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   223.427459                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      32.572541                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.872764                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.127236                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1057153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1057153                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       699310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         699310                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2200                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2200                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1652                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1756463                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1756463                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1756463                       # number of overall hits
system.cpu.dcache.overall_hits::total         1756463                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        15342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15342                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15342                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15342                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15342                       # number of overall misses
system.cpu.dcache.overall_misses::total         15342                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    496940044                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    496940044                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    496940044                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    496940044                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    496940044                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    496940044                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1072495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1072495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1771805                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1771805                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1771805                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1771805                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.014305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014305                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008659                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008659                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008659                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008659                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 32390.825446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32390.825446                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32390.825446                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32390.825446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32390.825446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32390.825446                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2097                       # number of writebacks
system.cpu.dcache.writebacks::total              2097                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8070                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8070                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         8070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         8070                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8070                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         7272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7272                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7272                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    139413891                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    139413891                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    139413891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    139413891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    139413891                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    139413891                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 19171.327145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19171.327145                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 19171.327145                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19171.327145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 19171.327145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19171.327145                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
