

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_double_div
Solution:            VIVADO_HLS
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 14:29:56 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          900
LUT:           3162
FF:            3295
DSP:              0
BRAM:             0
SRL:            105
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.316
CP achieved post-implementation:    2.825
Timing not met
