vendor_name = ModelSim
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/timer_teste.vhd
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform2.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform3.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/somador.vhd
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform4.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform5.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/registrador_4b.vhd
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/incrementer.vhd
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/mux.vhd
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform6.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/decrementer.vhd
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/subtrador_1b.vhd
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform7.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform8.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform9.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/down_counter4b.vhd
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform10.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform11.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform12.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform13.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform14.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/comparator_4b.vhd
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform15.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/Waveform16.vwf
source_file = 1, C:/Users/cyber/Documents/projetos_VHDL/testes/db/timer_teste.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = timer_teste
instance = comp, \clk~I , clk, timer_teste, 1
instance = comp, \enable~I , enable, timer_teste, 1
instance = comp, \t2|s[0]~0 , t2|s[0]~0, timer_teste, 1
instance = comp, \clr~I , clr, timer_teste, 1
instance = comp, \load~I , load, timer_teste, 1
instance = comp, \t2|s[0] , t2|s[0], timer_teste, 1
instance = comp, \t4|Equal0~0_wirecell , t4|Equal0~0_wirecell, timer_teste, 1
instance = comp, \t4|a2|s[0]~0 , t4|a2|s[0]~0, timer_teste, 1
instance = comp, \t4|a4|s[0]~_wirecell , t4|a4|s[0]~_wirecell, timer_teste, 1
instance = comp, \t4|a2|s[0]~4 , t4|a2|s[0]~4, timer_teste, 1
instance = comp, \t4|a2|s[0] , t4|a2|s[0], timer_teste, 1
instance = comp, \M[0]~I , M[0], timer_teste, 1
instance = comp, \M[1]~I , M[1], timer_teste, 1
instance = comp, \t1|gen:1:uut|s~0 , t1|\gen:1:uut|s~0, timer_teste, 1
instance = comp, \t2|s[1] , t2|s[1], timer_teste, 1
instance = comp, \t4|a2|s[1]~1 , t4|a2|s[1]~1, timer_teste, 1
instance = comp, \t4|a4|s[0] , t4|a4|s[0], timer_teste, 1
instance = comp, \t4|a4|s[1] , t4|a4|s[1], timer_teste, 1
instance = comp, \t4|a5|gen:1:uut|s~0 , t4|a5|\gen:1:uut|s~0, timer_teste, 1
instance = comp, \t4|a2|s[1] , t4|a2|s[1], timer_teste, 1
instance = comp, \M[2]~I , M[2], timer_teste, 1
instance = comp, \t1|gen:2:uut|s~0 , t1|\gen:2:uut|s~0, timer_teste, 1
instance = comp, \t2|s[2] , t2|s[2], timer_teste, 1
instance = comp, \t4|a2|s[2]~2 , t4|a2|s[2]~2, timer_teste, 1
instance = comp, \t4|a4|s[2] , t4|a4|s[2], timer_teste, 1
instance = comp, \t4|a5|gen:2:uut|s~0 , t4|a5|\gen:2:uut|s~0, timer_teste, 1
instance = comp, \t4|a2|s[2] , t4|a2|s[2], timer_teste, 1
instance = comp, \M[3]~I , M[3], timer_teste, 1
instance = comp, \t1|gen:3:uut|s~0 , t1|\gen:3:uut|s~0, timer_teste, 1
instance = comp, \t2|s[3] , t2|s[3], timer_teste, 1
instance = comp, \t4|a2|s[3]~3 , t4|a2|s[3]~3, timer_teste, 1
instance = comp, \t4|a4|s[3] , t4|a4|s[3], timer_teste, 1
instance = comp, \t4|a5|gen:3:uut|s~0 , t4|a5|\gen:3:uut|s~0, timer_teste, 1
instance = comp, \t4|a2|s[3] , t4|a2|s[3], timer_teste, 1
instance = comp, \t4|Equal0~0 , t4|Equal0~0, timer_teste, 1
instance = comp, \Q~I , Q, timer_teste, 1
instance = comp, \Z[0]~I , Z[0], timer_teste, 1
instance = comp, \Z[1]~I , Z[1], timer_teste, 1
instance = comp, \Z[2]~I , Z[2], timer_teste, 1
instance = comp, \Z[3]~I , Z[3], timer_teste, 1
