Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Dec  5 01:16:41 2024
| Host         : rsws13.kaust.edu.sa running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file project_toplevel_timing_summary_routed.rpt -pb project_toplevel_timing_summary_routed.pb -rpx project_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : project_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (746)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1963)
5. checking no_input_delay (3)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (746)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[9]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: graphics_driver0/vs_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hex_counter_reg[16]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/debounce/O0_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: keyboard/flag_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1963)
---------------------------------------------------
 There are 1963 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.822     -243.249                     21                 2184        0.053        0.000                      0                 2184        3.000        0.000                       0                   550  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0        {0.000 20.000}     40.000          25.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             14.303        0.000                      0                 2159        0.053        0.000                      0                 2159       19.363        0.000                       0                   521  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                       7.538        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0      -11.822     -243.249                     21                   21        2.800        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.303ns  (required time - arrival time)
  Source:                 vga_controller_0/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.809ns  (logic 5.183ns (20.892%)  route 19.626ns (79.108%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 36.848 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.640    -2.381    vga_controller_0/clk_out1
    SLICE_X36Y54         FDRE                                         r  vga_controller_0/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  vga_controller_0/vc_reg[7]/Q
                         net (fo=17, routed)          0.863    -1.100    vga_controller_0/vc_reg_n_0_[7]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.299    -0.801 r  vga_controller_0/addra0_i_21/O
                         net (fo=7, routed)           0.352    -0.448    vga_controller_0/addra0_i_21_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  vga_controller_0/addra0_i_1/O
                         net (fo=110, routed)         3.561     3.237    vga_controller_0/vc_reg[10]_26
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  vga_controller_0/addra0_i_9/O
                         net (fo=1, routed)           0.596     3.984    drawY[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.065     8.049 r  addra0/P[15]
                         net (fo=106, routed)        13.723    21.773    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y82         LUT5 (Prop_lut5_I0_O)        0.124    21.897 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__64/O
                         net (fo=1, routed)           0.531    22.427    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/ena_array[47]
    RAMB36_X0Y16         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162    40.887    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.555    36.848    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    37.337    
                         clock uncertainty           -0.164    37.173    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.730    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.730    
                         arrival time                         -22.427    
  -------------------------------------------------------------------
                         slack                                 14.303    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 vga_controller_0/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.578ns  (logic 5.059ns (20.583%)  route 19.519ns (79.417%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.015 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.640    -2.381    vga_controller_0/clk_out1
    SLICE_X36Y54         FDRE                                         r  vga_controller_0/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  vga_controller_0/vc_reg[7]/Q
                         net (fo=17, routed)          0.863    -1.100    vga_controller_0/vc_reg_n_0_[7]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.299    -0.801 r  vga_controller_0/addra0_i_21/O
                         net (fo=7, routed)           0.352    -0.448    vga_controller_0/addra0_i_21_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  vga_controller_0/addra0_i_1/O
                         net (fo=110, routed)         3.561     3.237    vga_controller_0/vc_reg[10]_26
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  vga_controller_0/addra0_i_9/O
                         net (fo=1, routed)           0.596     3.984    drawY[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.065     8.049 r  addra0/P[15]
                         net (fo=106, routed)        14.147    22.197    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y30         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162    40.887    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.721    37.015    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.410    37.425    
                         clock uncertainty           -0.164    37.261    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    36.746    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.746    
                         arrival time                         -22.197    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.650ns  (required time - arrival time)
  Source:                 vga_controller_0/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.465ns  (logic 5.183ns (21.185%)  route 19.282ns (78.815%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.873ns = ( 36.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.640    -2.381    vga_controller_0/clk_out1
    SLICE_X36Y54         FDRE                                         r  vga_controller_0/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  vga_controller_0/vc_reg[7]/Q
                         net (fo=17, routed)          0.863    -1.100    vga_controller_0/vc_reg_n_0_[7]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.299    -0.801 r  vga_controller_0/addra0_i_21/O
                         net (fo=7, routed)           0.352    -0.448    vga_controller_0/addra0_i_21_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  vga_controller_0/addra0_i_1/O
                         net (fo=110, routed)         3.561     3.237    vga_controller_0/vc_reg[10]_26
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  vga_controller_0/addra0_i_9/O
                         net (fo=1, routed)           0.596     3.984    drawY[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.065     8.049 f  addra0/P[15]
                         net (fo=106, routed)        13.380    21.429    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y87         LUT5 (Prop_lut5_I0_O)        0.124    21.553 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__71/O
                         net (fo=1, routed)           0.531    22.084    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/ena_array[38]
    RAMB36_X0Y17         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162    40.887    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.559    36.852    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    37.341    
                         clock uncertainty           -0.164    37.177    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.734    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.734    
                         arrival time                         -22.084    
  -------------------------------------------------------------------
                         slack                                 14.650    

Slack (MET) :             14.810ns  (required time - arrival time)
  Source:                 vga_controller_0/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.307ns  (logic 5.183ns (21.323%)  route 19.124ns (78.677%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 36.854 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.640    -2.381    vga_controller_0/clk_out1
    SLICE_X36Y54         FDRE                                         r  vga_controller_0/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  vga_controller_0/vc_reg[7]/Q
                         net (fo=17, routed)          0.863    -1.100    vga_controller_0/vc_reg_n_0_[7]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.299    -0.801 r  vga_controller_0/addra0_i_21/O
                         net (fo=7, routed)           0.352    -0.448    vga_controller_0/addra0_i_21_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  vga_controller_0/addra0_i_1/O
                         net (fo=110, routed)         3.561     3.237    vga_controller_0/vc_reg[10]_26
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  vga_controller_0/addra0_i_9/O
                         net (fo=1, routed)           0.596     3.984    drawY[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.065     8.049 f  addra0/P[15]
                         net (fo=106, routed)        13.222    21.271    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y92         LUT5 (Prop_lut5_I0_O)        0.124    21.395 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__67/O
                         net (fo=1, routed)           0.531    21.926    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/ena_array[36]
    RAMB36_X0Y18         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162    40.887    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.561    36.854    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    37.343    
                         clock uncertainty           -0.164    37.179    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.736    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.736    
                         arrival time                         -21.926    
  -------------------------------------------------------------------
                         slack                                 14.810    

Slack (MET) :             14.872ns  (required time - arrival time)
  Source:                 vga_controller_0/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.150ns  (logic 5.183ns (21.461%)  route 18.967ns (78.539%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.888ns = ( 36.837 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.640    -2.381    vga_controller_0/clk_out1
    SLICE_X36Y54         FDRE                                         r  vga_controller_0/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  vga_controller_0/vc_reg[7]/Q
                         net (fo=17, routed)          0.863    -1.100    vga_controller_0/vc_reg_n_0_[7]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.299    -0.801 r  vga_controller_0/addra0_i_21/O
                         net (fo=7, routed)           0.352    -0.448    vga_controller_0/addra0_i_21_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  vga_controller_0/addra0_i_1/O
                         net (fo=110, routed)         3.561     3.237    vga_controller_0/vc_reg[10]_26
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  vga_controller_0/addra0_i_9/O
                         net (fo=1, routed)           0.596     3.984    drawY[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.065     8.049 r  addra0/P[15]
                         net (fo=106, routed)        13.065    21.114    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y142        LUT5 (Prop_lut5_I0_O)        0.124    21.238 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.531    21.769    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/ena_array[42]
    RAMB36_X0Y28         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162    40.887    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.544    36.837    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    37.247    
                         clock uncertainty           -0.164    37.083    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.640    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                 14.872    

Slack (MET) :             14.938ns  (required time - arrival time)
  Source:                 vga_controller_0/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.013ns  (logic 5.059ns (21.068%)  route 18.954ns (78.932%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.887ns = ( 36.838 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.640    -2.381    vga_controller_0/clk_out1
    SLICE_X36Y54         FDRE                                         r  vga_controller_0/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  vga_controller_0/vc_reg[7]/Q
                         net (fo=17, routed)          0.863    -1.100    vga_controller_0/vc_reg_n_0_[7]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.299    -0.801 r  vga_controller_0/addra0_i_21/O
                         net (fo=7, routed)           0.352    -0.448    vga_controller_0/addra0_i_21_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  vga_controller_0/addra0_i_1/O
                         net (fo=110, routed)         3.561     3.237    vga_controller_0/vc_reg[10]_26
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  vga_controller_0/addra0_i_9/O
                         net (fo=1, routed)           0.596     3.984    drawY[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.065     8.049 r  addra0/P[15]
                         net (fo=106, routed)        13.582    21.632    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y29         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162    40.887    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.545    36.838    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.410    37.248    
                         clock uncertainty           -0.164    37.084    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    36.569    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.569    
                         arrival time                         -21.632    
  -------------------------------------------------------------------
                         slack                                 14.938    

Slack (MET) :             15.024ns  (required time - arrival time)
  Source:                 vga_controller_0/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.996ns  (logic 5.183ns (21.599%)  route 18.813ns (78.401%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 36.835 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.640    -2.381    vga_controller_0/clk_out1
    SLICE_X36Y54         FDRE                                         r  vga_controller_0/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  vga_controller_0/vc_reg[7]/Q
                         net (fo=17, routed)          0.863    -1.100    vga_controller_0/vc_reg_n_0_[7]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.299    -0.801 r  vga_controller_0/addra0_i_21/O
                         net (fo=7, routed)           0.352    -0.448    vga_controller_0/addra0_i_21_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  vga_controller_0/addra0_i_1/O
                         net (fo=110, routed)         3.561     3.237    vga_controller_0/vc_reg[10]_26
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  vga_controller_0/addra0_i_9/O
                         net (fo=1, routed)           0.596     3.984    drawY[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.065     8.049 f  addra0/P[15]
                         net (fo=106, routed)        12.910    20.960    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I0_O)        0.124    21.084 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__63/O
                         net (fo=1, routed)           0.531    21.615    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/ena_array[39]
    RAMB36_X0Y27         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162    40.887    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.542    36.835    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    37.245    
                         clock uncertainty           -0.164    37.081    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.638    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.638    
                         arrival time                         -21.615    
  -------------------------------------------------------------------
                         slack                                 15.024    

Slack (MET) :             15.060ns  (required time - arrival time)
  Source:                 vga_controller_0/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.092ns  (logic 5.059ns (20.999%)  route 19.033ns (79.001%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.686ns = ( 37.039 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.640    -2.381    vga_controller_0/clk_out1
    SLICE_X36Y54         FDRE                                         r  vga_controller_0/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  vga_controller_0/vc_reg[7]/Q
                         net (fo=17, routed)          0.863    -1.100    vga_controller_0/vc_reg_n_0_[7]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.299    -0.801 r  vga_controller_0/addra0_i_21/O
                         net (fo=7, routed)           0.352    -0.448    vga_controller_0/addra0_i_21_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  vga_controller_0/addra0_i_1/O
                         net (fo=110, routed)         3.561     3.237    vga_controller_0/vc_reg[10]_26
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  vga_controller_0/addra0_i_9/O
                         net (fo=1, routed)           0.596     3.984    drawY[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.065     8.049 r  addra0/P[15]
                         net (fo=106, routed)        13.661    21.710    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X2Y35         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162    40.887    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.745    37.039    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.410    37.449    
                         clock uncertainty           -0.164    37.285    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    36.770    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.770    
                         arrival time                         -21.710    
  -------------------------------------------------------------------
                         slack                                 15.060    

Slack (MET) :             15.159ns  (required time - arrival time)
  Source:                 vga_controller_0/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.857ns  (logic 5.183ns (21.725%)  route 18.674ns (78.275%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.894ns = ( 36.831 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.640    -2.381    vga_controller_0/clk_out1
    SLICE_X36Y54         FDRE                                         r  vga_controller_0/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  vga_controller_0/vc_reg[7]/Q
                         net (fo=17, routed)          0.863    -1.100    vga_controller_0/vc_reg_n_0_[7]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.299    -0.801 r  vga_controller_0/addra0_i_21/O
                         net (fo=7, routed)           0.352    -0.448    vga_controller_0/addra0_i_21_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  vga_controller_0/addra0_i_1/O
                         net (fo=110, routed)         3.561     3.237    vga_controller_0/vc_reg[10]_26
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  vga_controller_0/addra0_i_9/O
                         net (fo=1, routed)           0.596     3.984    drawY[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.065     8.049 r  addra0/P[15]
                         net (fo=106, routed)        12.771    20.821    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y132        LUT5 (Prop_lut5_I0_O)        0.124    20.945 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__72/O
                         net (fo=1, routed)           0.531    21.476    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/ena_array[46]
    RAMB36_X0Y26         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162    40.887    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.538    36.831    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    37.241    
                         clock uncertainty           -0.164    37.077    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.634    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.634    
                         arrival time                         -21.476    
  -------------------------------------------------------------------
                         slack                                 15.159    

Slack (MET) :             15.168ns  (required time - arrival time)
  Source:                 vga_controller_0/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.950ns  (logic 5.183ns (21.641%)  route 18.767ns (78.359%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 36.855 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.640    -2.381    vga_controller_0/clk_out1
    SLICE_X36Y54         FDRE                                         r  vga_controller_0/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  vga_controller_0/vc_reg[7]/Q
                         net (fo=17, routed)          0.863    -1.100    vga_controller_0/vc_reg_n_0_[7]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.299    -0.801 r  vga_controller_0/addra0_i_21/O
                         net (fo=7, routed)           0.352    -0.448    vga_controller_0/addra0_i_21_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  vga_controller_0/addra0_i_1/O
                         net (fo=110, routed)         3.561     3.237    vga_controller_0/vc_reg[10]_26
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.389 r  vga_controller_0/addra0_i_9/O
                         net (fo=1, routed)           0.596     3.984    drawY[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.065     8.049 f  addra0/P[15]
                         net (fo=106, routed)        12.865    20.914    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y97         LUT5 (Prop_lut5_I0_O)        0.124    21.038 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.531    21.569    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/ena_array[32]
    RAMB36_X0Y19         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162    40.887    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.562    36.855    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    37.344    
                         clock uncertainty           -0.164    37.180    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.737    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.737    
                         arrival time                         -21.569    
  -------------------------------------------------------------------
                         slack                                 15.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 prbs/lfsr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.805%)  route 0.140ns (52.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.638    -0.775    prbs/clk_out1
    SLICE_X37Y49         FDCE                                         r  prbs/lfsr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.647 r  prbs/lfsr_reg_reg[8]/Q
                         net (fo=5, routed)           0.140    -0.508    random_control[0][8]
    SLICE_X39Y50         FDRE                                         r  random_control_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.841    -1.270    pixel_clk
    SLICE_X39Y50         FDRE                                         r  random_control_reg[1][8]/C
                         clock pessimism              0.692    -0.578    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.017    -0.561    random_control_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 random_control_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.635    -0.778    pixel_clk
    SLICE_X39Y47         FDRE                                         r  random_control_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  random_control_reg[1][0]/Q
                         net (fo=3, routed)           0.114    -0.524    random_control_reg_n_0_[1][0]
    SLICE_X41Y46         FDRE                                         r  random_control_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.910    -1.201    pixel_clk
    SLICE_X41Y46         FDRE                                         r  random_control_reg[2][0]/C
                         clock pessimism              0.438    -0.763    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.070    -0.693    random_control_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 random_control_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.795%)  route 0.099ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.635    -0.778    pixel_clk
    SLICE_X24Y36         FDRE                                         r  random_control_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  random_control_reg[10][0]/Q
                         net (fo=3, routed)           0.099    -0.538    random_control_reg_n_0_[10][0]
    SLICE_X25Y36         FDRE                                         r  random_control_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.910    -1.201    pixel_clk
    SLICE_X25Y36         FDRE                                         r  random_control_reg[11][0]/C
                         clock pessimism              0.436    -0.765    
    SLICE_X25Y36         FDRE (Hold_fdre_C_D)         0.055    -0.710    random_control_reg[11][0]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 random_control_reg[12][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[13][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.454%)  route 0.113ns (44.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.633    -0.780    pixel_clk
    SLICE_X26Y32         FDRE                                         r  random_control_reg[12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  random_control_reg[12][9]/Q
                         net (fo=9, routed)           0.113    -0.526    random_control_reg_n_0_[12][9]
    SLICE_X24Y31         FDRE                                         r  random_control_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.906    -1.205    pixel_clk
    SLICE_X24Y31         FDRE                                         r  random_control_reg[13][9]/C
                         clock pessimism              0.438    -0.767    
    SLICE_X24Y31         FDRE (Hold_fdre_C_D)         0.066    -0.701    random_control_reg[13][9]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 random_control_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[9][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.639    -0.774    pixel_clk
    SLICE_X19Y41         FDRE                                         r  random_control_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.633 r  random_control_reg[8][1]/Q
                         net (fo=3, routed)           0.122    -0.511    random_control_reg_n_0_[8][1]
    SLICE_X19Y40         FDRE                                         r  random_control_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.915    -1.196    pixel_clk
    SLICE_X19Y40         FDRE                                         r  random_control_reg[9][1]/C
                         clock pessimism              0.438    -0.758    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.070    -0.688    random_control_reg[9][1]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 random_control_reg[14][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[15][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.162%)  route 0.129ns (47.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.204ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.634    -0.779    pixel_clk
    SLICE_X26Y33         FDRE                                         r  random_control_reg[14][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.638 r  random_control_reg[14][8]/Q
                         net (fo=3, routed)           0.129    -0.509    random_control_reg_n_0_[14][8]
    SLICE_X26Y32         FDRE                                         r  random_control_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.907    -1.204    pixel_clk
    SLICE_X26Y32         FDRE                                         r  random_control_reg[15][8]/C
                         clock pessimism              0.438    -0.766    
    SLICE_X26Y32         FDRE (Hold_fdre_C_D)         0.078    -0.688    random_control_reg[15][8]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 random_control_reg[10][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[11][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.636    -0.777    pixel_clk
    SLICE_X24Y37         FDRE                                         r  random_control_reg[10][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  random_control_reg[10][10]/Q
                         net (fo=5, routed)           0.130    -0.506    random_control_reg_n_0_[10][10]
    SLICE_X25Y35         FDRE                                         r  random_control_reg[11][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.910    -1.201    pixel_clk
    SLICE_X25Y35         FDRE                                         r  random_control_reg[11][10]/C
                         clock pessimism              0.438    -0.763    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.070    -0.693    random_control_reg[11][10]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 random_control_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.459%)  route 0.128ns (47.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.632    -0.781    pixel_clk
    SLICE_X26Y31         FDRE                                         r  random_control_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  random_control_reg[14][2]/Q
                         net (fo=3, routed)           0.128    -0.513    random_control_reg_n_0_[14][2]
    SLICE_X27Y30         FDRE                                         r  random_control_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.905    -1.206    pixel_clk
    SLICE_X27Y30         FDRE                                         r  random_control_reg[15][2]/C
                         clock pessimism              0.438    -0.768    
    SLICE_X27Y30         FDRE (Hold_fdre_C_D)         0.066    -0.702    random_control_reg[15][2]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.560    -0.854    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y80         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.598    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X64Y80         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.830    -1.281    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y80         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.427    -0.854    
    SLICE_X64Y80         FDRE (Hold_fdre_C_D)         0.066    -0.788    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 random_control_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.248%)  route 0.151ns (51.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.635    -0.778    pixel_clk
    SLICE_X39Y48         FDRE                                         r  random_control_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  random_control_reg[2][5]/Q
                         net (fo=3, routed)           0.151    -0.486    random_control_reg_n_0_[2][5]
    SLICE_X38Y48         FDRE                                         r  random_control_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.911    -1.200    pixel_clk
    SLICE_X38Y48         FDRE                                         r  random_control_reg[3][5]/C
                         clock pessimism              0.435    -0.765    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.086    -0.679    random_control_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y2      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y34     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y29     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y3      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y30     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y2      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y3      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y35     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y36     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y0      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X70Y26     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_168_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X63Y55     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X63Y54     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_147_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y53     foreground_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y53     foreground_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X63Y62     graphics_driver0/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y45     random_control_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y45     random_control_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y45     random_control_reg[4][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y45     random_control_reg[4][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X54Y28     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_161_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X54Y28     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_161_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y80     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y80     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y80     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y80     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y104    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y43     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y43     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y82     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 hex_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 13.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.860     4.342    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456     4.798 r  hex_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     5.279    hex_counter_reg_n_0_[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.953 r  hex_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.953    hex_counter_reg[0]_i_1_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  hex_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_counter_reg[4]_i_1_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  hex_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    hex_counter_reg[8]_i_1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.295 r  hex_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.295    hex_counter_reg[12]_i_1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.518 r  hex_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.518    hex_counter_reg[16]_i_1_n_7
    SLICE_X43Y86         FDRE                                         r  hex_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.236    13.647    CLK100MHZ_IBUF
    SLICE_X43Y86         FDRE                                         r  hex_counter_reg[16]/C
                         clock pessimism              0.382    14.029    
                         clock uncertainty           -0.035    13.993    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.062    14.055    hex_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right_reg_replica_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.580ns (28.477%)  route 1.457ns (71.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239     4.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456     5.177 r  right_reg/Q
                         net (fo=9, routed)           0.994     6.171    keyboard/right
    SLICE_X69Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.295 r  keyboard/right_i_1_replica_1/O
                         net (fo=1, routed)           0.463     6.758    keycode_reg[0]_1_repN_1_alias
    SLICE_X71Y53         FDCE                                         r  right_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.559    13.970    CLK100MHZ_IBUF
    SLICE_X71Y53         FDCE                                         r  right_reg_replica_1/C
                         clock pessimism              0.460    14.430    
                         clock uncertainty           -0.035    14.394    
    SLICE_X71Y53         FDCE (Setup_fdce_C_D)       -0.061    14.333    right_reg_replica_1
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 hex_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 13.774 - 10.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.860     4.342    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456     4.798 r  hex_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     5.279    hex_counter_reg_n_0_[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.953 r  hex_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.953    hex_counter_reg[0]_i_1_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  hex_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_counter_reg[4]_i_1_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  hex_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    hex_counter_reg[8]_i_1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.515 r  hex_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.515    hex_counter_reg[12]_i_1_n_6
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.363    13.774    CLK100MHZ_IBUF
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[13]/C
                         clock pessimism              0.382    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.062    14.182    hex_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 hex_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 13.774 - 10.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.860     4.342    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456     4.798 r  hex_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     5.279    hex_counter_reg_n_0_[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.953 r  hex_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.953    hex_counter_reg[0]_i_1_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  hex_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_counter_reg[4]_i_1_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  hex_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    hex_counter_reg[8]_i_1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.494 r  hex_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.494    hex_counter_reg[12]_i_1_n_4
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.363    13.774    CLK100MHZ_IBUF
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[15]/C
                         clock pessimism              0.382    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.062    14.182    hex_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 hex_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 13.774 - 10.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.860     4.342    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456     4.798 r  hex_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     5.279    hex_counter_reg_n_0_[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.953 r  hex_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.953    hex_counter_reg[0]_i_1_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  hex_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_counter_reg[4]_i_1_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  hex_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    hex_counter_reg[8]_i_1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.420 r  hex_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.420    hex_counter_reg[12]_i_1_n_5
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.363    13.774    CLK100MHZ_IBUF
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[14]/C
                         clock pessimism              0.382    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.062    14.182    hex_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 hex_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 13.774 - 10.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.860     4.342    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456     4.798 r  hex_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     5.279    hex_counter_reg_n_0_[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.953 r  hex_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.953    hex_counter_reg[0]_i_1_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  hex_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_counter_reg[4]_i_1_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  hex_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    hex_counter_reg[8]_i_1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.404 r  hex_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.404    hex_counter_reg[12]_i_1_n_7
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.363    13.774    CLK100MHZ_IBUF
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[12]/C
                         clock pessimism              0.382    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.062    14.182    hex_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             8.018ns  (required time - arrival time)
  Source:                 hex_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.979 - 10.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.860     4.342    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456     4.798 r  hex_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     5.279    hex_counter_reg_n_0_[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.953 r  hex_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.953    hex_counter_reg[0]_i_1_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  hex_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_counter_reg[4]_i_1_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.401 r  hex_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.401    hex_counter_reg[8]_i_1_n_6
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.568    13.979    CLK100MHZ_IBUF
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[9]/C
                         clock pessimism              0.413    14.392    
                         clock uncertainty           -0.035    14.356    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.062    14.418    hex_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  8.018    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 hex_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.979 - 10.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.860     4.342    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456     4.798 r  hex_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     5.279    hex_counter_reg_n_0_[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.953 r  hex_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.953    hex_counter_reg[0]_i_1_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  hex_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_counter_reg[4]_i_1_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.380 r  hex_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.380    hex_counter_reg[8]_i_1_n_4
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.568    13.979    CLK100MHZ_IBUF
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[11]/C
                         clock pessimism              0.413    14.392    
                         clock uncertainty           -0.035    14.356    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.062    14.418    hex_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.088ns  (required time - arrival time)
  Source:                 down_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.580ns (30.399%)  route 1.328ns (69.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 14.163 - 10.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239     4.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456     5.177 r  down_reg/Q
                         net (fo=12, routed)          1.328     6.505    keyboard/down
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     6.629 r  keyboard/down_i_1/O
                         net (fo=1, routed)           0.000     6.629    keyboard_n_11
    SLICE_X69Y51         FDCE                                         r  down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.751    14.163    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  down_reg/C
                         clock pessimism              0.559    14.721    
                         clock uncertainty           -0.035    14.686    
    SLICE_X69Y51         FDCE (Setup_fdce_C_D)        0.031    14.717    down_reg
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  8.088    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 hex_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 13.937 - 10.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.860     4.342    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456     4.798 r  hex_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     5.279    hex_counter_reg_n_0_[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.953 r  hex_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.953    hex_counter_reg[0]_i_1_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.287 r  hex_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.287    hex_counter_reg[4]_i_1_n_6
    SLICE_X43Y83         FDRE                                         r  hex_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          2.526    13.937    CLK100MHZ_IBUF
    SLICE_X43Y83         FDRE                                         r  hex_counter_reg[5]/C
                         clock pessimism              0.413    14.350    
                         clock uncertainty           -0.035    14.315    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.062    14.377    hex_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  8.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.287     1.537    CLK100MHZ_IBUF
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  hex_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.786    hex_counter_reg_n_0_[11]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  hex_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    hex_counter_reg[8]_i_1_n_4
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.493     1.930    CLK100MHZ_IBUF
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[11]/C
                         clock pessimism             -0.394     1.537    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.105     1.642    hex_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.178     1.427    CLK100MHZ_IBUF
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  hex_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.676    hex_counter_reg_n_0_[15]
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.784 r  hex_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.784    hex_counter_reg[12]_i_1_n_4
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.370     1.807    CLK100MHZ_IBUF
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[15]/C
                         clock pessimism             -0.380     1.427    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.105     1.532    hex_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.273     1.523    CLK100MHZ_IBUF
    SLICE_X43Y83         FDRE                                         r  hex_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  hex_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.772    hex_counter_reg_n_0_[7]
    SLICE_X43Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  hex_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    hex_counter_reg[4]_i_1_n_4
    SLICE_X43Y83         FDRE                                         r  hex_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.476     1.914    CLK100MHZ_IBUF
    SLICE_X43Y83         FDRE                                         r  hex_counter_reg[7]/C
                         clock pessimism             -0.391     1.523    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.105     1.628    hex_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.243     1.493    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  hex_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.742    hex_counter_reg_n_0_[3]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  hex_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    hex_counter_reg[0]_i_1_n_4
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.439     1.877    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[3]/C
                         clock pessimism             -0.384     1.493    
    SLICE_X43Y82         FDRE (Hold_fdre_C_D)         0.105     1.598    hex_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.178     1.427    CLK100MHZ_IBUF
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  hex_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.673    hex_counter_reg_n_0_[12]
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.788 r  hex_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.788    hex_counter_reg[12]_i_1_n_7
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.370     1.807    CLK100MHZ_IBUF
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[12]/C
                         clock pessimism             -0.380     1.427    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.105     1.532    hex_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.273     1.523    CLK100MHZ_IBUF
    SLICE_X43Y83         FDRE                                         r  hex_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  hex_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.769    hex_counter_reg_n_0_[4]
    SLICE_X43Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  hex_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    hex_counter_reg[4]_i_1_n_7
    SLICE_X43Y83         FDRE                                         r  hex_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.476     1.914    CLK100MHZ_IBUF
    SLICE_X43Y83         FDRE                                         r  hex_counter_reg[4]/C
                         clock pessimism             -0.391     1.523    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.105     1.628    hex_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.287     1.537    CLK100MHZ_IBUF
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  hex_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.783    hex_counter_reg_n_0_[8]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  hex_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    hex_counter_reg[8]_i_1_n_7
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.493     1.930    CLK100MHZ_IBUF
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[8]/C
                         clock pessimism             -0.394     1.537    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.105     1.642    hex_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.178     1.427    CLK100MHZ_IBUF
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  hex_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.678    hex_counter_reg_n_0_[14]
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.789 r  hex_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.789    hex_counter_reg[12]_i_1_n_5
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.370     1.807    CLK100MHZ_IBUF
    SLICE_X43Y85         FDRE                                         r  hex_counter_reg[14]/C
                         clock pessimism             -0.380     1.427    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.105     1.532    hex_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.287     1.537    CLK100MHZ_IBUF
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  hex_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.787    hex_counter_reg_n_0_[10]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  hex_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    hex_counter_reg[8]_i_1_n_5
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.493     1.930    CLK100MHZ_IBUF
    SLICE_X43Y84         FDRE                                         r  hex_counter_reg[10]/C
                         clock pessimism             -0.394     1.537    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.105     1.642    hex_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.243     1.493    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  hex_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.743    hex_counter_reg_n_0_[2]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  hex_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    hex_counter_reg[0]_i_1_n_5
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.439     1.877    CLK100MHZ_IBUF
    SLICE_X43Y82         FDRE                                         r  hex_counter_reg[2]/C
                         clock pessimism             -0.384     1.493    
    SLICE_X43Y82         FDRE (Hold_fdre_C_D)         0.105     1.598    hex_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y78  CLK50MHZ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y50  left_reg_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y50  right_reg_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y53  right_reg_replica_1/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y51  down_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y82  hex_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y84  hex_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y84  hex_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y85  hex_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y85  hex_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  hex_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  hex_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  hex_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  hex_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78  CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y82  hex_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y84  hex_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y84  hex_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y86  hex_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y82  hex_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y50  left_reg_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y85  hex_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y85  hex_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y85  hex_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y85  hex_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y86  hex_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  hex_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  hex_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  hex_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  hex_counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           21  Failing Endpoints,  Worst Slack      -11.822ns,  Total Violation     -243.249ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.822ns  (required time - arrival time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_out1_clk_wiz_0 rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        3.274ns  (logic 0.828ns (25.286%)  route 2.446ns (74.714%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 4327.150 - 4330.035 ) 
    Source Clock Delay      (SCD):    4.721ns = ( 4334.721 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239  4334.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456  4335.177 r  up_reg/Q
                         net (fo=15, routed)          0.916  4336.093    char_drive0/y_vel_reg[3]_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124  4336.217 r  char_drive0/char_ROM_0_i_28/O
                         net (fo=10, routed)          0.637  4336.854    char_drive0/char_ROM_0_i_28_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I0_O)        0.124  4336.978 r  char_drive0/char_ROM_0_i_11/O
                         net (fo=1, routed)           0.287  4337.266    char_drive0/char_ROM_0_i_11_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I0_O)        0.124  4337.390 r  char_drive0/char_ROM_0_i_1/O
                         net (fo=2, routed)           0.606  4337.996    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.035  4330.035 r  
    E3                   IBUF                         0.000  4330.035 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162  4331.197    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  4323.873 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  4325.512    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4325.603 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.548  4327.151    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  4327.151    
                         clock uncertainty           -0.410  4326.740    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566  4326.174    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       4326.174    
                         arrival time                       -4337.996    
  -------------------------------------------------------------------
                         slack                                -11.822    

Slack (VIOLATED) :        -11.822ns  (required time - arrival time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_out1_clk_wiz_0 rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        3.274ns  (logic 0.828ns (25.286%)  route 2.446ns (74.714%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 4327.150 - 4330.035 ) 
    Source Clock Delay      (SCD):    4.721ns = ( 4334.721 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239  4334.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456  4335.177 r  up_reg/Q
                         net (fo=15, routed)          0.916  4336.093    char_drive0/y_vel_reg[3]_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124  4336.217 r  char_drive0/char_ROM_0_i_28/O
                         net (fo=10, routed)          0.637  4336.854    char_drive0/char_ROM_0_i_28_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I0_O)        0.124  4336.978 r  char_drive0/char_ROM_0_i_11/O
                         net (fo=1, routed)           0.287  4337.266    char_drive0/char_ROM_0_i_11_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I0_O)        0.124  4337.390 r  char_drive0/char_ROM_0_i_1/O
                         net (fo=2, routed)           0.606  4337.996    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.035  4330.035 r  
    E3                   IBUF                         0.000  4330.035 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162  4331.197    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  4323.873 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  4325.512    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4325.603 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.548  4327.151    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  4327.151    
                         clock uncertainty           -0.410  4326.740    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566  4326.174    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       4326.174    
                         arrival time                       -4337.996    
  -------------------------------------------------------------------
                         slack                                -11.822    

Slack (VIOLATED) :        -11.801ns  (required time - arrival time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_out1_clk_wiz_0 rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        3.254ns  (logic 0.828ns (25.448%)  route 2.426ns (74.552%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 4327.150 - 4330.035 ) 
    Source Clock Delay      (SCD):    4.721ns = ( 4334.721 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239  4334.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456  4335.177 r  up_reg/Q
                         net (fo=15, routed)          1.059  4336.237    char_drive0/y_vel_reg[3]_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124  4336.361 r  char_drive0/char_ROM_0_i_24/O
                         net (fo=4, routed)           0.484  4336.845    char_drive0/char_ROM_0_i_24_n_0
    SLICE_X67Y51         LUT4 (Prop_lut4_I2_O)        0.124  4336.969 r  char_drive0/char_ROM_0_i_26_comp/O
                         net (fo=1, routed)           0.439  4337.409    char_drive0/char_ROM_0_i_26_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I3_O)        0.124  4337.533 r  char_drive0/char_ROM_0_i_8_comp/O
                         net (fo=2, routed)           0.443  4337.975    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.035  4330.035 r  
    E3                   IBUF                         0.000  4330.035 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162  4331.197    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  4323.873 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  4325.512    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4325.603 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.548  4327.151    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  4327.151    
                         clock uncertainty           -0.410  4326.740    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566  4326.174    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       4326.174    
                         arrival time                       -4337.975    
  -------------------------------------------------------------------
                         slack                                -11.801    

Slack (VIOLATED) :        -11.801ns  (required time - arrival time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_out1_clk_wiz_0 rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        3.254ns  (logic 0.828ns (25.448%)  route 2.426ns (74.552%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 4327.150 - 4330.035 ) 
    Source Clock Delay      (SCD):    4.721ns = ( 4334.721 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239  4334.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456  4335.177 r  up_reg/Q
                         net (fo=15, routed)          1.059  4336.237    char_drive0/y_vel_reg[3]_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124  4336.361 r  char_drive0/char_ROM_0_i_24/O
                         net (fo=4, routed)           0.484  4336.845    char_drive0/char_ROM_0_i_24_n_0
    SLICE_X67Y51         LUT4 (Prop_lut4_I2_O)        0.124  4336.969 r  char_drive0/char_ROM_0_i_26_comp/O
                         net (fo=1, routed)           0.439  4337.409    char_drive0/char_ROM_0_i_26_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I3_O)        0.124  4337.533 r  char_drive0/char_ROM_0_i_8_comp/O
                         net (fo=2, routed)           0.443  4337.975    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.035  4330.035 r  
    E3                   IBUF                         0.000  4330.035 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162  4331.197    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  4323.873 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  4325.512    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4325.603 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.548  4327.151    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  4327.151    
                         clock uncertainty           -0.410  4326.740    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566  4326.174    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       4326.174    
                         arrival time                       -4337.975    
  -------------------------------------------------------------------
                         slack                                -11.801    

Slack (VIOLATED) :        -11.770ns  (required time - arrival time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_out1_clk_wiz_0 rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        3.223ns  (logic 0.828ns (25.692%)  route 2.395ns (74.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 4327.150 - 4330.035 ) 
    Source Clock Delay      (SCD):    4.721ns = ( 4334.721 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239  4334.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456  4335.177 f  up_reg/Q
                         net (fo=15, routed)          0.956  4336.133    char_drive0/y_vel_reg[3]_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.124  4336.257 r  char_drive0/char_ROM_0_i_33_replica/O
                         net (fo=2, routed)           0.683  4336.940    char_drive0/char_ROM_0_i_33_n_0_repN
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124  4337.064 r  char_drive0/char_ROM_0_i_21/O
                         net (fo=1, routed)           0.171  4337.235    char_drive0/char_ROM_0_i_21_n_0
    SLICE_X62Y51         LUT5 (Prop_lut5_I0_O)        0.124  4337.359 r  char_drive0/char_ROM_0_i_5/O
                         net (fo=2, routed)           0.585  4337.944    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.035  4330.035 r  
    E3                   IBUF                         0.000  4330.035 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162  4331.197    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  4323.873 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  4325.512    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4325.603 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.548  4327.151    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  4327.151    
                         clock uncertainty           -0.410  4326.740    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566  4326.174    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       4326.174    
                         arrival time                       -4337.944    
  -------------------------------------------------------------------
                         slack                                -11.770    

Slack (VIOLATED) :        -11.770ns  (required time - arrival time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_out1_clk_wiz_0 rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        3.223ns  (logic 0.828ns (25.692%)  route 2.395ns (74.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 4327.150 - 4330.035 ) 
    Source Clock Delay      (SCD):    4.721ns = ( 4334.721 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239  4334.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456  4335.177 f  up_reg/Q
                         net (fo=15, routed)          0.956  4336.133    char_drive0/y_vel_reg[3]_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.124  4336.257 r  char_drive0/char_ROM_0_i_33_replica/O
                         net (fo=2, routed)           0.683  4336.940    char_drive0/char_ROM_0_i_33_n_0_repN
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124  4337.064 r  char_drive0/char_ROM_0_i_21/O
                         net (fo=1, routed)           0.171  4337.235    char_drive0/char_ROM_0_i_21_n_0
    SLICE_X62Y51         LUT5 (Prop_lut5_I0_O)        0.124  4337.359 r  char_drive0/char_ROM_0_i_5/O
                         net (fo=2, routed)           0.585  4337.944    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.035  4330.035 r  
    E3                   IBUF                         0.000  4330.035 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162  4331.197    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  4323.873 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  4325.512    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4325.603 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.548  4327.151    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  4327.151    
                         clock uncertainty           -0.410  4326.740    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566  4326.174    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       4326.174    
                         arrival time                       -4337.944    
  -------------------------------------------------------------------
                         slack                                -11.770    

Slack (VIOLATED) :        -11.755ns  (required time - arrival time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_out1_clk_wiz_0 rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        3.208ns  (logic 0.828ns (25.812%)  route 2.380ns (74.189%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 4327.150 - 4330.035 ) 
    Source Clock Delay      (SCD):    4.721ns = ( 4334.721 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239  4334.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456  4335.177 f  up_reg/Q
                         net (fo=15, routed)          0.730  4335.907    char_drive0/y_vel_reg[3]_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124  4336.031 r  char_drive0/char_ROM_0_i_30_replica/O
                         net (fo=8, routed)           0.880  4336.912    char_drive0/char_ROM_0_i_30_n_0_repN
    SLICE_X64Y50         LUT6 (Prop_lut6_I4_O)        0.124  4337.036 r  char_drive0/char_ROM_0_i_16_comp/O
                         net (fo=1, routed)           0.158  4337.194    char_drive0/char_ROM_0_i_16_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I3_O)        0.124  4337.318 r  char_drive0/char_ROM_0_i_2_comp/O
                         net (fo=2, routed)           0.612  4337.930    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.035  4330.035 r  
    E3                   IBUF                         0.000  4330.035 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162  4331.197    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  4323.873 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  4325.512    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4325.603 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.548  4327.151    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  4327.151    
                         clock uncertainty           -0.410  4326.740    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566  4326.174    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       4326.174    
                         arrival time                       -4337.929    
  -------------------------------------------------------------------
                         slack                                -11.755    

Slack (VIOLATED) :        -11.755ns  (required time - arrival time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_out1_clk_wiz_0 rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        3.208ns  (logic 0.828ns (25.812%)  route 2.380ns (74.189%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 4327.150 - 4330.035 ) 
    Source Clock Delay      (SCD):    4.721ns = ( 4334.721 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239  4334.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456  4335.177 f  up_reg/Q
                         net (fo=15, routed)          0.730  4335.907    char_drive0/y_vel_reg[3]_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124  4336.031 r  char_drive0/char_ROM_0_i_30_replica/O
                         net (fo=8, routed)           0.880  4336.912    char_drive0/char_ROM_0_i_30_n_0_repN
    SLICE_X64Y50         LUT6 (Prop_lut6_I4_O)        0.124  4337.036 r  char_drive0/char_ROM_0_i_16_comp/O
                         net (fo=1, routed)           0.158  4337.194    char_drive0/char_ROM_0_i_16_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I3_O)        0.124  4337.318 r  char_drive0/char_ROM_0_i_2_comp/O
                         net (fo=2, routed)           0.612  4337.930    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.035  4330.035 r  
    E3                   IBUF                         0.000  4330.035 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162  4331.197    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  4323.873 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  4325.512    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4325.603 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.548  4327.151    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  4327.151    
                         clock uncertainty           -0.410  4326.740    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566  4326.174    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       4326.174    
                         arrival time                       -4337.929    
  -------------------------------------------------------------------
                         slack                                -11.755    

Slack (VIOLATED) :        -11.684ns  (required time - arrival time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_out1_clk_wiz_0 rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        3.137ns  (logic 0.828ns (26.395%)  route 2.309ns (73.605%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 4327.150 - 4330.035 ) 
    Source Clock Delay      (SCD):    4.721ns = ( 4334.721 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239  4334.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456  4335.177 r  up_reg/Q
                         net (fo=15, routed)          0.916  4336.093    char_drive0/y_vel_reg[3]_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124  4336.217 r  char_drive0/char_ROM_0_i_28/O
                         net (fo=10, routed)          0.783  4337.000    char_drive0/char_ROM_0_i_28_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124  4337.124 r  char_drive0/char_ROM_0_i_25/O
                         net (fo=1, routed)           0.149  4337.273    char_drive0/char_ROM_0_i_25_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.124  4337.397 r  char_drive0/char_ROM_0_i_7/O
                         net (fo=2, routed)           0.461  4337.858    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.035  4330.035 r  
    E3                   IBUF                         0.000  4330.035 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162  4331.197    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  4323.873 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  4325.512    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4325.603 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.548  4327.151    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  4327.151    
                         clock uncertainty           -0.410  4326.740    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566  4326.174    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       4326.174    
                         arrival time                       -4337.858    
  -------------------------------------------------------------------
                         slack                                -11.684    

Slack (VIOLATED) :        -11.684ns  (required time - arrival time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (clk_out1_clk_wiz_0 rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        3.137ns  (logic 0.828ns (26.395%)  route 2.309ns (73.605%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 4327.150 - 4330.035 ) 
    Source Clock Delay      (SCD):    4.721ns = ( 4334.721 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          3.239  4334.721    CLK100MHZ_IBUF
    SLICE_X69Y51         FDCE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDCE (Prop_fdce_C_Q)         0.456  4335.177 r  up_reg/Q
                         net (fo=15, routed)          0.916  4336.093    char_drive0/y_vel_reg[3]_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124  4336.217 r  char_drive0/char_ROM_0_i_28/O
                         net (fo=10, routed)          0.783  4337.000    char_drive0/char_ROM_0_i_28_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124  4337.124 r  char_drive0/char_ROM_0_i_25/O
                         net (fo=1, routed)           0.149  4337.273    char_drive0/char_ROM_0_i_25_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.124  4337.397 r  char_drive0/char_ROM_0_i_7/O
                         net (fo=2, routed)           0.461  4337.858    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.035  4330.035 r  
    E3                   IBUF                         0.000  4330.035 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.162  4331.197    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  4323.873 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  4325.512    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4325.603 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         1.548  4327.151    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  4327.151    
                         clock uncertainty           -0.410  4326.740    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566  4326.174    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       4326.174    
                         arrival time                       -4337.858    
  -------------------------------------------------------------------
                         slack                                -11.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.800ns  (arrival time - required time)
  Source:                 right_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.231ns (50.073%)  route 0.230ns (49.927%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -2.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.322     1.572    CLK100MHZ_IBUF
    SLICE_X64Y50         FDCE                                         r  right_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  right_reg_replica/Q
                         net (fo=5, routed)           0.178     1.891    right_repN
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.936 r  enemy_en_i_2/O
                         net (fo=1, routed)           0.052     1.988    start_timer0
    SLICE_X65Y50         LUT4 (Prop_lut4_I1_O)        0.045     2.033 r  enemy_en_i_1/O
                         net (fo=1, routed)           0.000     2.033    enemy_en_i_1_n_0
    SLICE_X65Y50         FDRE                                         r  enemy_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.841    -1.270    pixel_clk
    SLICE_X65Y50         FDRE                                         r  enemy_en_reg/C
                         clock pessimism              0.000    -1.270    
                         clock uncertainty            0.410    -0.859    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.092    -0.767    enemy_en_reg
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.939ns  (arrival time - required time)
  Source:                 right_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.231ns (29.114%)  route 0.562ns (70.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.260     1.510    CLK100MHZ_IBUF
    SLICE_X71Y53         FDCE                                         r  right_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  right_reg_replica_1/Q
                         net (fo=2, routed)           0.164     1.815    char_drive0/right_repN_1_alias
    SLICE_X69Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  char_drive0/char_ROM_0_i_30_replica/O
                         net (fo=8, routed)           0.241     2.100    char_drive0/char_ROM_0_i_30_n_0_repN
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.045     2.145 r  char_drive0/char_ROM_0_i_8_comp/O
                         net (fo=2, routed)           0.158     2.303    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.881    -1.229    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            0.410    -0.819    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.636    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (arrival time - required time)
  Source:                 right_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.231ns (29.114%)  route 0.562ns (70.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.260     1.510    CLK100MHZ_IBUF
    SLICE_X71Y53         FDCE                                         r  right_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  right_reg_replica_1/Q
                         net (fo=2, routed)           0.164     1.815    char_drive0/right_repN_1_alias
    SLICE_X69Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  char_drive0/char_ROM_0_i_30_replica/O
                         net (fo=8, routed)           0.241     2.100    char_drive0/char_ROM_0_i_30_n_0_repN
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.045     2.145 r  char_drive0/char_ROM_0_i_8_comp/O
                         net (fo=2, routed)           0.158     2.303    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.881    -1.229    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            0.410    -0.819    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.636    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.995ns  (arrival time - required time)
  Source:                 right_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.231ns (27.183%)  route 0.619ns (72.817%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.260     1.510    CLK100MHZ_IBUF
    SLICE_X71Y53         FDCE                                         r  right_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  right_reg_replica_1/Q
                         net (fo=2, routed)           0.164     1.815    char_drive0/right_repN_1_alias
    SLICE_X69Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  char_drive0/char_ROM_0_i_30_replica/O
                         net (fo=8, routed)           0.295     2.154    char_drive0/char_ROM_0_i_30_n_0_repN
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.199 r  char_drive0/char_ROM_0_i_10/O
                         net (fo=2, routed)           0.160     2.359    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.881    -1.229    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            0.410    -0.819    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.636    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (arrival time - required time)
  Source:                 right_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.231ns (27.183%)  route 0.619ns (72.817%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.260     1.510    CLK100MHZ_IBUF
    SLICE_X71Y53         FDCE                                         r  right_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  right_reg_replica_1/Q
                         net (fo=2, routed)           0.164     1.815    char_drive0/right_repN_1_alias
    SLICE_X69Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  char_drive0/char_ROM_0_i_30_replica/O
                         net (fo=8, routed)           0.295     2.154    char_drive0/char_ROM_0_i_30_n_0_repN
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.199 r  char_drive0/char_ROM_0_i_10/O
                         net (fo=2, routed)           0.160     2.359    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.881    -1.229    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            0.410    -0.819    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.636    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             3.035ns  (arrival time - required time)
  Source:                 right_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.231ns (27.915%)  route 0.597ns (72.085%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -2.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.322     1.572    CLK100MHZ_IBUF
    SLICE_X64Y50         FDCE                                         r  right_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  right_reg_replica/Q
                         net (fo=5, routed)           0.209     1.922    char_drive0/right_repN_alias
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.967 r  char_drive0/char_ROM_0_i_24/O
                         net (fo=4, routed)           0.227     2.194    char_drive0/char_ROM_0_i_24_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.239 r  char_drive0/char_ROM_0_i_7/O
                         net (fo=2, routed)           0.160     2.399    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.881    -1.229    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            0.410    -0.819    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.636    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.035ns  (arrival time - required time)
  Source:                 right_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.231ns (27.915%)  route 0.597ns (72.085%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -2.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.322     1.572    CLK100MHZ_IBUF
    SLICE_X64Y50         FDCE                                         r  right_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  right_reg_replica/Q
                         net (fo=5, routed)           0.209     1.922    char_drive0/right_repN_alias
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.967 r  char_drive0/char_ROM_0_i_24/O
                         net (fo=4, routed)           0.227     2.194    char_drive0/char_ROM_0_i_24_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.239 r  char_drive0/char_ROM_0_i_7/O
                         net (fo=2, routed)           0.160     2.399    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.881    -1.229    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            0.410    -0.819    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.636    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.056ns  (arrival time - required time)
  Source:                 right_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.235%)  route 0.617ns (72.765%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -2.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.322     1.572    CLK100MHZ_IBUF
    SLICE_X64Y50         FDCE                                         r  right_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  right_reg_replica/Q
                         net (fo=5, routed)           0.209     1.922    char_drive0/right_repN_alias
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.967 r  char_drive0/char_ROM_0_i_24/O
                         net (fo=4, routed)           0.229     2.196    char_drive0/char_ROM_0_i_24_n_0
    SLICE_X65Y52         LUT3 (Prop_lut3_I1_O)        0.045     2.241 r  char_drive0/char_ROM_0_i_9/O
                         net (fo=2, routed)           0.179     2.420    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.881    -1.229    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            0.410    -0.819    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.636    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (arrival time - required time)
  Source:                 right_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.235%)  route 0.617ns (72.765%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -2.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.322     1.572    CLK100MHZ_IBUF
    SLICE_X64Y50         FDCE                                         r  right_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  right_reg_replica/Q
                         net (fo=5, routed)           0.209     1.922    char_drive0/right_repN_alias
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.967 r  char_drive0/char_ROM_0_i_24/O
                         net (fo=4, routed)           0.229     2.196    char_drive0/char_ROM_0_i_24_n_0
    SLICE_X65Y52         LUT3 (Prop_lut3_I1_O)        0.045     2.241 r  char_drive0/char_ROM_0_i_9/O
                         net (fo=2, routed)           0.179     2.420    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.881    -1.229    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            0.410    -0.819    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.636    char_drive0/char_ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.068ns  (arrival time - required time)
  Source:                 right_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.855%)  route 0.629ns (73.145%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          1.322     1.572    CLK100MHZ_IBUF
    SLICE_X64Y50         FDCE                                         r  right_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  right_reg_replica/Q
                         net (fo=5, routed)           0.215     1.928    char_drive0/right_repN_alias
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.973 r  char_drive0/char_ROM_0_i_15/O
                         net (fo=6, routed)           0.256     2.229    char_drive0/char_ROM_0_i_15_n_0
    SLICE_X63Y50         LUT5 (Prop_lut5_I2_O)        0.045     2.274 r  char_drive0/char_ROM_0_i_4_comp/O
                         net (fo=2, routed)           0.158     2.432    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=519, routed)         0.881    -1.229    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            0.410    -0.819    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.636    char_drive0/char_ROM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  3.068    





