[2025-09-18 08:36:39] START suite=qualcomm_srv trace=srv609_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv609_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2864056 heartbeat IPC: 3.492 cumulative IPC: 3.492 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5314240 heartbeat IPC: 4.081 cumulative IPC: 3.763 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5314240 cumulative IPC: 3.763 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5314240 cumulative IPC: 3.763 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15791541 heartbeat IPC: 0.9544 cumulative IPC: 0.9544 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26712852 heartbeat IPC: 0.9156 cumulative IPC: 0.9346 (Simulation time: 00 hr 03 min 54 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 36338104 heartbeat IPC: 1.039 cumulative IPC: 0.967 (Simulation time: 00 hr 05 min 08 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 46379484 heartbeat IPC: 0.9959 cumulative IPC: 0.9741 (Simulation time: 00 hr 06 min 26 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 56385667 heartbeat IPC: 0.9994 cumulative IPC: 0.979 (Simulation time: 00 hr 07 min 44 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 66222612 heartbeat IPC: 1.017 cumulative IPC: 0.9851 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 76935579 heartbeat IPC: 0.9334 cumulative IPC: 0.9774 (Simulation time: 00 hr 10 min 20 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 87137489 heartbeat IPC: 0.9802 cumulative IPC: 0.9777 (Simulation time: 00 hr 11 min 40 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv609_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 97552491 heartbeat IPC: 0.9602 cumulative IPC: 0.9757 (Simulation time: 00 hr 12 min 57 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 102250317 cumulative IPC: 0.978 (Simulation time: 00 hr 14 min 16 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 102250317 cumulative IPC: 0.978 (Simulation time: 00 hr 14 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv609_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.978 instructions: 100000001 cycles: 102250317
CPU 0 Branch Prediction Accuracy: 93.8% MPKI: 11.09 Average ROB Occupancy at Mispredict: 36.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1815
BRANCH_INDIRECT: 0.1684
BRANCH_CONDITIONAL: 9.984
BRANCH_DIRECT_CALL: 0.3498
BRANCH_INDIRECT_CALL: 0.08975
BRANCH_RETURN: 0.3194


====Backend Stall Breakdown====
ROB_STALL: 1787295
LQ_STALL: 16130
SQ_STALL: 509542


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 210.2838
REPLAY_LOAD: 74.53814
NON_REPLAY_LOAD: 11.967269

== Total ==
ADDR_TRANS: 516457
REPLAY_LOAD: 251119
NON_REPLAY_LOAD: 1019719

== Counts ==
ADDR_TRANS: 2456
REPLAY_LOAD: 3369
NON_REPLAY_LOAD: 85209

cpu0->cpu0_STLB TOTAL        ACCESS:    1626413 HIT:    1456400 MISS:     170013 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1626413 HIT:    1456400 MISS:     170013 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 134 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4825023 HIT:    2815707 MISS:    2009316 MSHR_MERGE:      11772
cpu0->cpu0_L2C LOAD         ACCESS:    3660965 HIT:    2109797 MISS:    1551168 MSHR_MERGE:        763
cpu0->cpu0_L2C RFO          ACCESS:     175257 HIT:      82615 MISS:      92642 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     103408 HIT:      42891 MISS:      60517 MSHR_MERGE:      11009
cpu0->cpu0_L2C WRITE        ACCESS:     532174 HIT:     530191 MISS:       1983 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     353219 HIT:      50213 MISS:     303006 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      54046 ISSUED:      54046 USEFUL:      13778 USELESS:       9858
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.43 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14437229 HIT:   10893978 MISS:    3543251 MSHR_MERGE:     978386
cpu0->cpu0_L1I LOAD         ACCESS:   14437229 HIT:   10893978 MISS:    3543251 MSHR_MERGE:     978386
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.93 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25032067 HIT:   22739545 MISS:    2292522 MSHR_MERGE:     618560
cpu0->cpu0_L1D LOAD         ACCESS:   14421285 HIT:   12969772 MISS:    1451513 MSHR_MERGE:     355413
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     197597 HIT:     139143 MISS:      58454 MSHR_MERGE:       9090
cpu0->cpu0_L1D WRITE        ACCESS:   10022682 HIT:    9596670 MISS:     426012 MSHR_MERGE:     250733
cpu0->cpu0_L1D TRANSLATION  ACCESS:     390503 HIT:      33960 MISS:     356543 MSHR_MERGE:       3324
cpu0->cpu0_L1D PREFETCH REQUESTED:     231239 ISSUED:     197597 USEFUL:      24636 USELESS:      24111
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11825793 HIT:   11045645 MISS:     780148 MSHR_MERGE:     409252
cpu0->cpu0_ITLB LOAD         ACCESS:   11825793 HIT:   11045645 MISS:     780148 MSHR_MERGE:     409252
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 21.33 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23337905 HIT:   21679405 MISS:    1658500 MSHR_MERGE:     402983
cpu0->cpu0_DTLB LOAD         ACCESS:   23337905 HIT:   21679405 MISS:    1658500 MSHR_MERGE:     402983
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.96 cycles
cpu0->LLC TOTAL        ACCESS:    2280695 HIT:    2052767 MISS:     227928 MSHR_MERGE:        748
cpu0->LLC LOAD         ACCESS:    1550405 HIT:    1416690 MISS:     133715 MSHR_MERGE:        342
cpu0->LLC RFO          ACCESS:      92642 HIT:      69415 MISS:      23227 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49508 HIT:      24003 MISS:      25505 MSHR_MERGE:        406
cpu0->LLC WRITE        ACCESS:     285134 HIT:     284874 MISS:        260 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     303006 HIT:     257785 MISS:      45221 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.94 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5780
  ROW_BUFFER_MISS:     221138
  AVG DBUS CONGESTED CYCLE: 7.016
Channel 0 WQ ROW_BUFFER_HIT:      17301
  ROW_BUFFER_MISS:      93215
  FULL:          0
Channel 0 REFRESHES ISSUED:       8521

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       916849       259604       142725         7554
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          547         8062        40477         8374
  STLB miss resolved @ L2C                0         1199        13780        39209         4079
  STLB miss resolved @ LLC                0          910        30082       134086        16002
  STLB miss resolved @ MEM                0          201         4606        21715        24898

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              93421        18070       341300       123958         2712
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           74         2341        14034          932
  STLB miss resolved @ L2C                0          137         4881        14232          387
  STLB miss resolved @ LLC                0          234        14074        89161         1680
  STLB miss resolved @ MEM                0           53         2125        10172         3590
[2025-09-18 08:50:55] END   suite=qualcomm_srv trace=srv609_ap (rc=0)
