[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS650940A0RSKR production of TEXAS INSTRUMENTS from the text:Product\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nTPS65094 PMICforIntel™Apollo LakePlatform\n1Device Overview\n11.1 Features\n1\n•Wide VINrange from 5.6Vto21V\n•Three variable-output voltage synchronous\nStep-down controllers With D-CAP2 ™Topology\n–5AforBUCK1 (VNN), 7AforBUCK6 (VDDQ),\nand21AforBUCK2 (VCCGI) using external\nFETs fortypical applications\n–I2CDynamic Voltage Scaling (DVS) control\n(0.5Vto1.45 Vin10-mV Steps) forBUCK1 and\nBUCK2\n–OTP-Programmable default output voltage for\nBUCK6 (VDDQ)\n•Three variable-output voltage synchronous\nStep-down converters with dcs-control topology\nandI2CDVS capabilities\n–VINrange from 4.5Vto5.5V\n–3Aofoutput current forBUCK3 (VCCRAM)\n–2Aofoutput current forBUCK4 (V1P8A) andBUCK5 (V1P24A) fortypical applications\n•Three LDO regulators with adjustable output\nvoltage\n–LDOA1: I2C-Selectable output voltage from 1.35\nVto3.3Vforupto200mAofoutput current\n–LDOA2 andLDOA3: I2C-Selectable output\nvoltage from 0.7Vto1.5Vforupto600mAof\nOutput Current\n•VTT LDO forDDR memory termination\n•Three load switches with slew ratecontrol\n–Upto400mAofoutput current with voltage\ndrop less than 1.5% ofnominal input voltage\n–RDSON <96mΩatinput voltage of1.8V\n•I2CInterface (device address 0x5E) supports:\n–Standard mode (100 kHz)\n–Fast mode (400 kHz)\n–Fast mode plus (1MHz)\n1.2 Applications\n•2-,3-,or4-Series cellli-ion battery-powered\nproducts (NVDC orNon-NVDC)\n•Wall-powered designs, particularly from 12-V\nsupply•Tablets, Ultrabook ™,andnotebook computers\n•Mobile PCs andmobile internet devices\n1.3 Description\nThe TPS65094 device isasingle-chip solution, power-management integrated chip (PMIC) designed\nspecifically forthelatest Intel™processors targeted fortablets, ultrabooks, notebooks, industrial PCs, and\nInternet-of-Things (IOT) applications using 2S,3S,or4SLi-Ion battery packs (NVDC ornon-NVDC power\narchitectures), aswell aswall-powered applications. The TPS65094 device isused foressential systems\nwith low-voltage rails merged forthesmallest footprint and lowest-cost system-power solution. The\nTPS65094 device provides thecomplete power solution based ontheIntel Reference Designs. Sixhighly\nefficient step-down voltage regulators (VRs), asink orsource LDO (VTT), andaload switch arecontrolled\nbypower-up sequence logic toprovide theproper power rails, sequencing, and protection —including\nDDR3 and DDR4 memory power. The two regulators (BUCK1 and BUCK2) support dynamic voltage\nscaling (DVS) formaximum efficiency —including support forConnected Standby. The high-frequency VRs\nusesmall inductors andcapacitors toachieve asmall solution size. AnI2Cinterface allows simple control\nbyanembedded controller (EC) orbyasystem onchip (SoC).\nThe PMIC comes inan8-mm ×8-mm single-row VQFN package with athermal pad forgood thermal\ndissipation andease ofboard routing.\n(1) Forallavailable packages, seetheorderable addendum attheendofthedata sheet.Device Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS65094 VQFN (64) 8.00 mm×8.00 mm\nIRQBControl\nOutputs\nREFSYSREGISTERS\nDigital CoreINTERRUPT_CNTL\nThermal\nmonitoring\nThermal shutdownOTPTEST CTRLI2C CTRLSLP_S0B\nPCH_PWROK\nRSMRSTB\nPROCHOTInternal\nInterrupt \nEvents\n<PGND_BUCK3>BUCK3\nDefault: 1.05 V \n3 A\nVREFBUCK1\nDefault: 1V\nTypical \nApplication \nUsage:\n0.5 V to 1.45 V \n(DVS)\n5 AVSYS\nLDOA2\n0.7 V to 1.5 V\n600 mAControl\nInputs\nSoC\nVSYS\nLOAD SWB2\n400 mAPMICEN\nSLP_S3B\nSLP_S4B\nLDOLS_EN(a)\nSWA1_EN(b)\nTHERMTRIPB\n \nVSYS\nLDO5\nLDO3P3V5ANA\nBUCK5V\nnPUCBOOT1\nDRVH1\nSW1\nDRVL1\nFBVOUT1\nPGNDSNS1\nILIM1\nBUCK2\nDefault: 0V\nTypical \nApplication \nUsage:\n0.5 V to 1.45 V \n(DVS)\n21 AVSYS\nBOOT2\nDRVH2\nSW2\nDRVL2\nFBVOUT2\nPGNDSNS2\nILIM2\nPVIN3\nLX3\nFB3BUCK5V\n<PGND_BUCK4>BUCK4\nDefault: 1.8 V \n2 APVIN4\nLX4\nFB4\n<PGND_BUCK5>BUCK5\nDefault: 1.24 V \n2 APVIN5\nLX5\nFB5BUCK5V\nBUCK6\nDefault: OTP \nDependent \n7 AVSYS\nBOOT6\nDRVH6\nSW6\nDRVL6\nFBVOUT6\nPGNDSNS6\nILIM6LDO5VVNN\nVTT_LDO\n½ × VDDQ\nILIM set by OTPVDDQ\nVTTPVINVTT\nVTT\nVTTFBDRV5V_1_6DRV5V_2_A1LDOA1\n1.35 V to 3.3 V\n1.8 V(b)\n200 mALDOA1\nV1P8ACLK\nDATA\nLOAD SWB1\n400 mALOAD SWA1\n300 mALDOA3\n0.7 V to 1.5 V\n600 mA\nSWB2PVINSWB1_B2SWB1SWA1PVINSWA1LDOA3PVINLDOA2_A3LDOA2AGND\n0.5 V to 3.3 V\nV1P8U(1)SWA1VCCGI\nVCCRAM\nV1P8A\nV1P24AFBGND2VSET\nEN\nVSET\nEN\nVSET\nEN\nVSET\nEN\nVSET\nEN\nVSET\nENVSET\nENVSET\nEN\nEN EN ENENENLDO5V\nBUCK5VEC\n0.5 V to 3.3 VV1P8A\nGPO\nDashed connections optional.\nRefer to Pin Attributes for \nconnection if unused.\nSWB1_2(2)\n(1) LPDDR3 and LPDDR4\n(2) DDR3L \n(a) LDOA1 1RW\x03³$OZD\\V\x032Q´\n(b) LDOA1 ³$OZD\\V\x032Q´Optional(a)\nRequired(b)\nV1P8A(1)\n0.5 V to 3.3 V(2)\nCopyright © 2016, Texas Instruments Incorporated\n2TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Device Overview Copyright ©2015 –2019, Texas Instruments Incorporated1.4 Functional Block Diagram\nFigure 1-1.PMIC Functional Block Diagram\n3TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Revision History Copyright ©2015 –2019, Texas Instruments IncorporatedTable ofContents\n1Device Overview ......................................... 1\n1.1 Features .............................................. 1\n1.2 Applications ........................................... 1\n1.3 Description ............................................ 1\n1.4 Functional Block Diagram ............................ 2\n2Revision History ......................................... 3\n3Device Options ........................................... 5\n3.1 OTP Comparison ..................................... 5\n4PinConfiguration andFunctions ..................... 6\n5Specifications ........................................... 10\n5.1 Absolute Maximum Ratings ......................... 10\n5.2 ESD Ratings ........................................ 10\n5.3 Recommended Operating Conditions ............... 11\n5.4 Thermal Information ................................. 11\n5.5 Electrical Characteristics: Total Current\nConsumption ........................................ 11\n5.6 Electrical Characteristics: Reference andMonitoring\nSystem .............................................. 12\n5.7 Electrical Characteristics: Buck Controllers ......... 13\n5.8 Electrical Characteristics: Synchronous Buck\nConverters ........................................... 17\n5.9 Electrical Characteristics: LDOs.................... 20\n5.10 Electrical Characteristics: Load Switches ........... 24\n5.11 Digital Signals: I2CInterface ........................ 25\n5.12 Digital Input Signals (LDOLS_EN, SWA1_EN,\nTHERMTRIPB, PMICEN, SLP_S3B, SLP_S4B,\nSLP_S0B) ........................................... 25\n5.13 Digital Output Signals (IRQB, RSMRSTB,\nPCH_PWROK, PROCHOT) ......................... 255.14 Timing Requirements ............................... 25\n5.15 Switching Characteristics ........................... 26\n5.16 Typical Characteristics .............................. 27\n6Detailed Description ................................... 28\n6.1 Overview ............................................ 28\n6.2 Functional Block Diagram ........................... 29\n6.3 Feature Description ................................. 31\n6.4 Device Functional Modes ........................... 48\n6.5 Programming ........................................ 48\n6.6 Register Maps....................................... 52\n7Application andImplementation .................... 72\n7.1 Application Information .............................. 72\n7.2 Typical Application .................................. 72\n7.3 Specific Application forTPS650944 ................ 81\n7.4 Do\'sandDon\'ts..................................... 82\n8Power Supply Recommendations .................. 82\n9Layout .................................................... 83\n9.1 Layout Guidelines ................................... 83\n9.2 Layout Example ..................................... 83\n10Device andDocumentation Support ............... 84\n10.1 Device Support ..................................... 84\n10.2 Documentation Support ............................. 84\n10.3 Receiving Notification ofDocumentation Updates ..84\n10.4 Community Resources .............................. 84\n10.5 Trademarks .......................................... 84\n10.6 Electrostatic Discharge Caution ..................... 84\n10.7 Glossary ............................................. 84\n2Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(May 2019) toRevision D Page\n•Added "TPS650947 "column toSummary ofTPS65094x OTP Differences table........................................... 5\n•Changed TPS650945 DEVICEID register to"Dh"andTPS650944 DEVICEID register to"Ch"inSummary of\nTPS65094x OTP Differences table................................................................................................. 5\n•Added TPS650947 settings toSection 6.6...................................................................................... 52\nChanges from Revision B(February 2017) toRevision C Page\n•Changed TPS65094x toTPS65094 intitle........................................................................................ 1\n•Deleted variants from topofeach page........................................................................................... 1\n•Added "BUCK3-5 Mode "rowand"TPS650945 "column toSummary ofTPS65094x OTP Differences table........... 5\n•Changed thedescription oftheVTTFB pininthePinFunctions table........................................................ 8\n•Changed VSYS toPVIN intheefficiency graphs forBUCK3, BUCK4, andBUCK5 intheTypical Characteristics\nsection ................................................................................................................................ 27\n•Added tothedescription ofthedeassertion condition thatcauses anemergency shutdown intheEmergency\nShutdown section ................................................................................................................... 47\n•Added TPS650945 settings toSection 6.6...................................................................................... 52\n•Changed OCP event topower fault event intheOCP bitdescription intheOFFONSRC Register Field\nDescriptions table................................................................................................................... 54\n•Changed second reference ofTPS650940 toTPS650944 forthebitreset values intheLDOA2VID Register\nField Descriptions andLDOA3VID Register Field Descriptions tables ....................................................... 62\n4TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Revision History Copyright ©2015 –2019, Texas Instruments Incorporated•Changed thebitvalues oftheLDOA3_SLPVID[0] andLDOA3_VID[0] bitsintheLDOA3VID Register figure......... 63\nChanges from Revision A(June 2016) toRevision B Page\n•Updated thePROCHOT pindescription inthePinFunctions table............................................................ 9\n•Changed thevalues forLX3, LX4, LX5 from –1Vand7Vto–2Vand8VintheAbsolute Maximum Ratings table 10\n•Changed thereset value oftheLDOA2 VIDregister (LDOA2VID) toOTP dependent .................................... 62\n•Added theReceiving Notification ofDocumentation Updates section ....................................................... 84\n•Changed theElectrostatic Discharge Caution statement ...................................................................... 84\nChanges from September 11,2015 toJune 2,2016 (from *Revision (September 2015) toARevision) Page\n•Released fulldata sheet asSWCS133A version from SWCS130B version .................................................. 1\n•Changed device status toPROD_DATA .......................................................................................... 1\n•Changed VINrecommended minimum ............................................................................................. 1\n•Changed Features toimprove description ofconverters ....................................................................... 1\n•Changed Features toupto400mAofoutput current forload switches ...................................................... 1\n•Changed functional block diagram toinclude TPS65094x family ............................................................. 2\n•Changed theFunctional Block Diagram toinclude aninverter onPROCHOT pin........................................... 2\n•Changed PROCHOTB toPROCHOT throughout thedocument ............................................................... 6\n•Changed minimum absolute-maximum-rating value forSW1, SW2, andSW6 inSection 5.1............................ 10\n•Changed VSYS inSection 5.3,Recommended Operating Conditions ...................................................... 11\n•Deleted nominal value from PVINVTT inSection 5.3,Recommended Operating Conditions ........................... 11\n•Deleted (nu=symbol forefficiency) ............................................................................................. 13\n•Changed BUCK1 DCoutput voltage step size toshow fullrange andbeconsistent inSection 5.7.................... 13\n•Changed typo tomatch correct default of1VforΔVOUT_TR inSection 5.7................................................. 13\n•Changed BUCK2 DCoutput voltage toshow fullrange andbeconsistent inSection 5.7................................ 14\n•Changed setcondition forBUCK6 forVOUTrange inSection 5.7tomatch BUCK1 andBUCK2 ........................ 15\n•Updated formatting andadded new OTP information forBUCK6 inSection 5.7........................................... 15\n•Updated formatting forBUCK3 DCoutput voltage inSection 5.8............................................................ 17\n•Changed DCoutput voltage formatting forBUCK4 inSection 5.8........................................................... 18\n•Changed maximum IOUTvalue forBUCK4 inSection 5.8tomatch device capabilities ................................... 18\n•Changed IOUTandΔVOUT/ΔIOUTforVTT LDO inSection 5.9fornew OTPs ................................................. 23\n•Changed testconditions forVTT LDO overcurrent protection inSection 5.9............................................... 23\n•Changed Section 5.10 toshow SWB1_2 RDSON isspecified peroutput .................................................... 24\n•Changed fSWvalues inSection 5.15 toprovide more values ................................................................. 26\n•Changed current to1.9Atomatch SoC requirements inTable 6-1......................................................... 28\n•Changed BUCK6, LDOA2, LDOA3 typical output voltage range to:OTP Dependent inTable 6-1...................... 28\n•Changed table note toinclude additional DDR types inTable 6-1........................................................... 28\n•Changed PMIC Functional Block Diagram tomatch specifications table................................................... 30\n•Changed PROCHOTB toPROCHOT intheApollo Lake Power Map....................................................... 30\n•Changed current ratings inApollo Lake Power Map........................................................................... 30\n•Deleted SWBx PGfrom PGofPCH_PWROK inTable 6-2................................................................... 31\n•Changed BUCK1 –2toallBUCKs andLDOAs inSection 6.3.3.3 ............................................................ 36\n•Added Table 6-5andTable 6-6toSection 6.3.4.2 ............................................................................. 38\n•Added more DDR values tothetable note inTable 6-7....................................................................... 39\n•Changed Section 6.3.5 toinclude LDOA1 andreset information ............................................................. 40\n•Changed Section 6.6toinclude multiple DDRs ................................................................................. 40\n•Changed Figure 6-7andFigure 6-8toinclude alternate SWB1_2 Timing .................................................. 42\n•Changed SWB1_2 from: V3P3A to:V1P8U inTable 6-10.................................................................... 42\n•Changed VDDQ voltage toOTP Dependent andSWBx toSWB1_2 inTable 6-11....................................... 44\n•Updated Figure 6-10 toinclude alternate SWB1_2 Timing .................................................................... 45\n•Changed Section 6.3.5.5 toinclude alternate SWB1_2 Timing ............................................................... 46\n•Changed Section 6.3.5.6 toinclude THERMTRIPB ........................................................................... 47\n•Added theTPS65094x family OTP values toSection 6.6..................................................................... 52\n•Replaced VIDvalues with linktofullVIDtable inTable 6-18 andTable 6-19.............................................. 55\n•Updated naming ofbitsintheTEMPHOT register .............................................................................. 71\n5TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Device Options Copyright ©2015 –2019, Texas Instruments Incorporated3Device Options\n3.1 OTP Comparison\nTable 3-1summarizes thedifferences between thevarious TPS65094x family OTPs.\nTable 3-1.Summary ofTPS65094x OTP Differences\nTPS650940 TPS650941 TPS650942 TPS650944 TPS650945 TPS650947\nDDR LPDDR4 LPDDR3 DDR3L LPDDR4 LPDDR4 DDR3L\nBUCK6 Voltage 1.1V 1.2V 1.35 V 1.1V 1.1V 1.35 V\nVTT Disabled Yes No No Yes Yes No\nVTT IOCP(minimum) 0.95 A 0.95 A 1.8A 1.8A 0.95 A 1.8A\nSWB1_2 controlled by\nSLP_S4B (V1P8U)Yes Yes No Yes Yes No\nSWB1_2 controlled by\nSLP_S3BNo No Yes No No Yes\nPin14Usage LDOLS_EN LDOLS_EN LDOLS_EN SWA1_EN LDOLS_EN LDOLS_EN\nLDOA1 Always On No No No Yes No No\nLDOA1 Default Voltage 3.3V 3.3V 3.3V 1.8V 3.3V 3.3V\nLDOA2 Default Voltage 1.2V 1.2V 1.2V 0.7V 1.2V 1.2V\nLDOA3 Default Voltage 1.25 V 1.25 V 1.25 V 0.7V 1.25 V 1.25 V\nPMICEN Low Forces Reset Yes Yes Yes No Yes Yes\nDEVICEID Register 8h 29h 1Ah Ch Dh Fh\nBUCK3-5 Mode Auto Auto Auto Auto Forced PWM Forced PWM\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n181748\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33FBGND2\n2019 2221 2423 2625 2827 3029 32316364 6162 5960 5758 5556 5354 5152 4950\nFBVOUT2\nDRVH2\nSW2\nBOOT2\nPGNDSNS2\nDRVL2\nDRV5V_2_A1\nLDOA1\nLX3\nPVIN3\nFB3\nPMICEN\nLDOLS_EN or\nSWA1_EN\nIRQB\nRSMRSTBVTTFB\nVTT\nPVINVTT\nILIM6\nFBVOUT6\nDRVH6\nSW6\nBOOT6\nPGNDSNS6\nDRVL6\nDRV5V_1_6\nDRVL1\nPGNDSNS1\nBOOT1\nSW1\nDRVH1SWB1\nPVINSWB1_B2\nSWB2\nLX5\nPVIN5\nFB5FB4\nPVIN4\nLX4\nFBVOUT1\nILIM1\nSWA1\nPVINSWA1ILIM2SLP_S4BSLP_S3BSLP_S0B DATACLKV5ANALDO5P0VSYSLDO3P3VREFAGNDLDOA2PVINLDOA2_A3LDOA3TOP VIEW\nPGND/Thermal Pad\nPROCHOTGPO\nPCH_PWROKTHERMTRIPB\n6TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094PinConfiguration andFunctions Copyright ©2015 –2019, Texas Instruments Incorporated4PinConfiguration andFunctions\nRSK Package\n64-Pin VQFN With Thermal Pad\nTopView\nNOTE: Thethermal padmust beconnected tothesystem power ground plane.\n7TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094PinConfiguration andFunctions Copyright ©2015 –2019, Texas Instruments IncorporatedPinFunctions\nPIN\nI/OSUPPLY, OP\nVOLTAGE\nLEVELDESCRIPTION\nNO. NAME\nSMPS REGULATORS\n1 FBGND2 IRemote negative feedback sense forBUCK2 controller. Connect toVCCGI VSS\nSENSE sent from theSoC tothePMIC.\n2 FBVOUT2 IRemote positive feedback sense forBUCK2 controller. Connect toVCCGI VCC\nSENSE sent from theSoC tothePMIC.\n3 DRVH2 O VSYS +5VHigh-side gate driver output forBUCK2 controller\n4 SW2 I Switch node connection forBUCK2 controller\n5 BOOT2 I VSYS +5VBootstrap pinforBUCK2 controller. Connect a100-nF ceramic capacitor between\nthispinandSW2 pin.\n6 PGNDSNS2 IPower GND connection forBUCK2. Connect toground terminal ofexternal low-\nside FET.\n7 DRVL2 O 5V Low-side gate driver output forBUCK2 controller\n8 DRV5V_2_A1 I 5V5-Vsupply toBUCK2 gate driver andLDOA1. Bypass toground with a2.2-µF\n(typical) ceramic capacitor. Shorted onboard toLDO5P0 pin.\n10 LX3 OSwitch node connection forBUCK3 converter. Connect toa0.47- µH(typical)\ninductor with less than 50-mΩDCR.\n11 PVIN3 I 5VPower input toBUCK3 converter. Bypass toground with a10-µF(typical) ceramic\ncapacitor.\n12 FB3 IRemote feedback sense forBUCK3 converter. Connect topositive terminal of\noutput capacitor.\n20 LX5 OSwitch node connection forBUCK5 converter. Connect toa0.47- µH(typical)\ninductor with less than 50-mΩDCR.\n21 PVIN5 I 5VPower input toBUCK5 converter. Bypass toground with a10-µF(typical) ceramic\ncapacitor.\n22 FB5 IRemote feedback sense forBUCK5 converter. Connect topositive terminal of\noutput capacitor.\n23 FB4 IRemote feedback sense forBUCK4 converter. Connect topositive terminal of\noutput capacitor.\n24 PVIN4 I 5VPower input toBUCK4 converter. Bypass toground with a10-µF(typical) ceramic\ncapacitor.\n25 LX4 OSwitch node connection forBUCK4 converter. Connect toa0.47- µH(typical)\ninductor with less than 50-mΩDCR.\n29 FBVOUT1 IRemote feedback sense forBUCK1 controller. Connect toVNN VCC SENSE sent\nfrom theSoC tothePMIC.\n30 ILIM1 ICurrent limit setpinforBUCK1 controller. Fitaresistor from thispintoground to\nsetcurrent limit ofexternal low-side FET.\n33 DRVH1 O VSYS +5VHigh-side gate driver output forBUCK1 controller\n34 SW1 I Switch node connection forBUCK1 controller\n35 BOOT1 I VSYS +5VBootstrap pinforBUCK1 controller. Connect a100-nF ceramic capacitor between\nthispinandSW1 pin.\n36 PGNDSNS1 IPower GND connection forBUCK1. Connect toground terminal ofexternal low-\nside FET.\n37 DRVL1 O 5V Low-side gate driver output forBUCK1 controller\n38 DRV5V_1_6 I 5V5-Vsupply toBUCK1 andBUCK6 gate drivers. Bypass toground with a2.2-µF\n(typical) ceramic capacitor. Shorted onboard toLDO5P0 pin.\n39 DRVL6 O 5V Low-side gate driver output forBUCK6 controller\n40 PGNDSNS6 IPower GND connection forBUCK6. Connect toground terminal ofexternal low-\nside FET.\n41 BOOT6 I VSYS +5VBootstrap pinforBUCK6 controller. Connect a100-nF ceramic capacitor between\nthispinandSW6 pin.\n42 SW6 I Switch node connection forBUCK6 controller\n43 DRVH6 O VSYS +5VHigh-side gate driver output forBUCK6 controller\n8TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094PinConfiguration andFunctions Copyright ©2015 –2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/OSUPPLY, OP\nVOLTAGE\nLEVELDESCRIPTION\nNO. NAME\n44 FBVOUT6 IRemote feedback sense forBUCK6 controller. Connect topositive terminal of\noutput capacitor.\n45 ILIM6 ICurrent limit setpinforBUCK6 controller. Fitaresistor from thispintoground to\nsetcurrent limit ofexternal low-side FET.\n64 ILIM2 ICurrent limit setpinforBUCK2 controller. Fitaresistor from thispintoground to\nsetcurrent limit ofexternal low-side FET.\nLDO andLOAD SWITCHES\n9 LDOA1 O 1.35–3.3VLDOA1 output. Bypass toground with a4.7-µF(typical) ceramic capacitor. Leave\nfloating when notinuse.\n17 SWB1 O0.5–3.3V\n(1.8-V\nTypical)Output ofload switch B1.Bypass toground with a0.1-µF(typical) ceramic\ncapacitor. Short with SWB2.\n18 PVINSWB1_B2 I0.5–3.3V\n(1.8-V\nTypical)Power supply toload switch B1andB2.Bypass toground with a1-µF(typical)\nceramic capacitor toimprove transient performance. Connect toground when not\ninuse.\n19 SWB2 O0.5–3.3V\n(1.8-V\nTypical)Output ofload switch B2.Bypass toground with a0.1-µF(typical) ceramic\ncapacitor. Short with SWB1. Leave floating when notinuse.\n31 SWA1 O 0.5–3.3VOutput ofload switch A1.Bypass toground with a0.1-µF(typical) ceramic\ncapacitor. Leave floating when notinuse.\n32 PVINSWA1 I 0.5–3.3VPower supply toload switch A1.Bypass toground with a1-µF(typical) ceramic\ncapacitor toimprove transient performance. Connect toground when notinuse.\n46 PVINVTT I VDDQPower supply toVTT LDO. Bypass toground with a10-µF(minimum) ceramic\ncapacitor. Connect toground when notinuse.\n47 VTT O VDDQ /2Output ofload VTT LDO. Bypass toground with 2×22-µF(minimum) ceramic\ncapacitors. Leave floating when notinuse.\n48 VTTFB I VDDQ /2Remote feedback sense forVTT LDO. Connect topositive terminal ofoutput\ncapacitor. Short toGND when notinuse.\n49 LDOA3 O 0.7–1.5VOutput ofLDOA3. Bypass toground with a4.7-µF(typical) ceramic capacitor.\nLeave floating when notinuse.\n50 PVINLDOA2_A3 I 1.8VPower supply toLDOA2 andLDOA3. Bypass toground with a4.7-µF(typical)\nceramic capacitor. Connect toground when notinuse.\n51 LDOA2 O 0.7–1.5VOutput ofLDOA2. Bypass toground with a4.7-µF(typical) ceramic capacitor.\nLeave floating when notinuse.\n54 LDO3P3 O 3.3VOutput of3.3-V internal LDO. Bypass toground with a4.7-µF(typical) ceramic\ncapacitor.\n56 LDO5P0 O 5VOutput of5-Vinternal LDO oraninternal switch thatconnects thispintoV5ANA.\nBypass toground with a4.7-µF(typical) ceramic capacitor.\n57 V5ANA I 5VExternal 5-Vsupply input tointernal load switch thatconnects thispintoLDO5P0\npin.Bypass thispinwith anoptional ceramic capacitor toimprove transient\nperformance.\n9TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094PinConfiguration andFunctions Copyright ©2015 –2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/OSUPPLY, OP\nVOLTAGE\nLEVELDESCRIPTION\nNO. NAME\nINTERFACE\n13 PMICEN IPMIC cold-boot pin.Atassertion rising edge ofthesignal ofthispinpower state\ntransitions from G3toS4/S5. Driving thepintoLshuts down allVRs.\n14LDOLS_EN or\nSWA1_ENIEnable pinforLDOA2, LDOA3, andSWA1 when OTP isconfigured to\nLDOLS_EN. Enable pinforjustSWA1 when OTP isconfigured toSWA1_EN.\nResources turnonatassertion (H)andturnoffatdeassertion (L)ofthepin.\nOptionally, when thepinispulled low, thehost canwrite toenable bitsinReg\n0xA0 –Reg 0xA1 tocontrol therails.\n15 IRQB OOpen-drain output interrupt pin.Refer toSection 6.6.3 ,IRQ: PMIC Interrupt\nRegister ,fordefinitions.\n16 RSMRSTB OOpen-drain output Always-ON-rail Power Good. Itreflects avalid state whenever\nVSYS isavailable.\n26 GPO OOpen-drain output controlled byanI2Cregister bitdefined inSection 6.6.26 ,\nGPO_CTRL: GPO Control Register, bytheuser, which then canbeused asan\nenable signal toanexternal VR.\n27 PCH_PWROK OOpen-drain output global Power Good. Itreflects avalid state whenever VSYS is\navailable.\n28 PROCHOT OOptional open-drain output forindicating PMIC thermal event. Invert before\nconnecting toSoC ifused, otherwise leave floating. This pinistriggered when any\nofthePMIC dietemperature sensors detects theTHOTtemperature.\n58 CLK I I2Cclock\n59 DATA I/O I2Cdata\n60 THERMTRIPB I Thermal shutdown signal from SoC\n61 SLP_S0B IPower state pin.PMIC goes intoConnected Standby atfalling edge andexits from\nConnected Standby atrising edge.\n62 SLP_S3B IPower state pin.PMIC goes intoS3atfalling edge andexits from S3,transitions\nintoS0atrising edge.\n63 SLP_S4B IPower state pin.PMIC goes intoS4atfalling edge andexits from S4,transitions\nintoS3atrising edge.\nREFERENCE\n53 VREF O 1.25 VBand-gap reference output. Stabilize itbyconnecting a100-nF (typical) ceramic\ncapacitor between thispinandquiet ground.\n52 AGND —Analog ground. Donotconnect tothethermal padground ontoplayer. Connect to\nground ofVREF capacitor.\n55 VSYS ISystem voltage detection andinput tointernal LDOs (3.3Vand5V).Bypass to\nground with a1-µF(typical) ceramic capacitor.\nTHERMAL PAD\n— Thermal pad —Connect toPCB ground plane using multiple vias forgood thermal andelectrical\nperformance.\n10TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Transient forless than 5ns.\n(3) Transient forless than 20ns.5Specifications\n5.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nANALOG\nVSYS Input voltage from battery –0.3 28 V\nPVIN3, PVIN4, PVIN5, LDO5P0, DRV5V_1_6, DRV5V_2_A1, DRVL1, DRVL2, DRVL6 –0.3 7 V\nV5ANA –0.3 6 V\nPGNDSNS1, PGNDSNS2, PGNDSNS6, AGND, FBGND2 –0.3 0.3 V\nDRVH1, DRVH2, DRVH6, BOOT1, BOOT2, BOOT6 –0.3 34 V\nSW1, SW2, SW6 –5(2)28 V\nLX3, LX4, LX5 –2(3)8 V\nBOOTx toSWx Differential voltage –0.3 5.5 V\nVREF, LDO3P3, FBVOUT1, FBVOUT2, FBVOUT6, FB3, FB4, FB5, ILIM1, ILIM2, ILIM6, PVINVTT,\nVTT, VTTFB, PVINSWA1, SWA1, PVINSWB1_B2, SWB1, SWB2, LDOA1–0.3 3.6 V\nPVINLDOA2_A3, LDOA2, LDOA3 –0.3 3.3 V\nDIGITAL IOs\nDATA, CLK, PCH_PWROK, RSMRSTB, GPO –0.3 3.6 V\nPMICEN, SLP_S4B, SLP_S3B, SLP_S0B, LDOLS_EN, SWA1_EN, THERMTRIPB, IRQB, PROCHOT –0.3 7 V\nStorage temperature, Tstg –40 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.5.2 ESD Ratings\nVALUE UNIT\nVESDElectrostatic\ndischargeHuman Body Model (HBM), perANSI/ESDA/JEDEC JS001(1)±1000\nV\nCharged Device Model (CDM), perJESD22-C101(2)±250\n11TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments Incorporated5.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nANALOG\nVSYS 5.6 13 21 V\nVREF –0.3 1.3 V\nPVIN3, PVIN4, PVIN5, LDO5P0, V5ANA, DRV5V_1_6, DRV5V_2_A1 –0.3 5 5.5 V\nPGNDSNS1, PGNDSNS2, PGNDSNS6, AGND, FBGND2 –0.3 0.3 V\nDRVH1, DRVH2, DRVH6, BOOT1, BOOT2, BOOT6 –0.3 26.5 V\nDRVL1, DRVL2, DRVL6 –0.3 5.5 V\nSW1, SW2, SW6 –1 21 V\nLX3, LX4, LX5 –1 5.5 V\nFBVOUT1, FBVOUT2, FBVOUT6, FB3, FB4, FB5 –0.3 3.6 V\nLDO3P3, ILIM1, ILIM2, ILIM6, LDOA1 –0.3 3.3 V\nPVINVTT –0.3 VDDQ V\nVTT, VTTFB –0.3 VDDQ /2 V\nPVINSWA1, SWA1 –0.3 3.3 3.6 V\nPVINSWB1_B2, PVINLDOA2_A3, SWB1, SWB2 –0.3 1.8 V\nLDOA2, LDOA3 –0.3 1.5 V\nDIGITAL IOs\nDATA, CLK, PMICEN, SLP_S4B, SLP_S3B, LDOLS_EN, SWA1_EN,\nSLP_S0B, THERMTRIPB, PROCHOT, IRQB, RSMRSTB, PCH_PWROK,\nGPO–0.3 3.3 V\nCHIP\nTA Operating ambient temperature –40 27 85 °C\nTJ Operating junction temperature –40 27 125 °C\n(1) Formore information about traditional andnew thermal metrics, seeSemiconductor andICPackage Thermal Metrics .5.4 Thermal Information\nTHERMAL METRIC(1)TPS65094x\nUNIT RSK (VQFN)\n64PINS\nRθJA Junction-to-ambient thermal resistance 25.8 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 11.3 °C/W\nRθJB Junction-to-board thermal resistance 4.4 °C/W\nψJT Junction-to-top characterization parameter 0.2 °C/W\nψJB Junction-to-board characterization parameter 4.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.7 °C/W\n5.5 Electrical Characteristics: Total Current Consumption\nover recommended free-air temperature range andover recommended input voltage range (typical values areatTA=25°C)\n(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISDPMIC shutdown current thatincludes IQfor\nreferences, LDO5, LDO3P3, anddigital coreVSYS=13V,allfunctional output rails\naredisabled65 µA\n12TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments Incorporated5.6 Electrical Characteristics: Reference andMonitoring System\nover recommended free-air temperature range andover recommended input voltage range (typical values areatTA=25°C)\n(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nREFERENCE\nVREFBand-gap reference voltage 1.25 V\nAccuracy –0.5% 0.5%\nCVREF Band-gap output capacitor 0.047 0.1 0.22 µF\nVSYS_UVLO_5V VSYS UVLO threshold forLDO5 VSYSfalling 5.24 5.4 5.56 V\nVSYS_UVLO_5V_HYSVSYS UVLO threshold hysteresis for\nLDO5VSYSrising above\nVSYS_UVLO_5V200 mV\nVSYS_UVLO_3V VSYS UVLO threshold forLDO3P3 VSYSfalling 3.45 3.6 3.75 V\nVSYS_UVLO_3V_HYSVSYS UVLO threshold hysteresis for\nLDO3P3VSYSrising above\nVSYS_UVLO_3V150 mV\nTCRIT Critical threshold ofdietemperature TJrising 130 145 160 °C\nTCRIT_HYS Hysteresis ofTCRIT TJfalling 10 °C\nTHOT Hotthreshold ofdietemperature TJrising 110 115 120 °C\nTHOT_HYS Hysteresis ofTHOT TJfalling 10 °C\nLDO5\nVIN Input voltage atVSYSpin 13 21 V\nVOUT DCoutput voltage IOUT=10mA 4.9 5 5.1 V\nIOUT DCoutput current 100 180 mA\nIOCP Overcurrent protectionMeasured with output shorted to\nground200 mA\nVTH_PGPower Good assertion threshold in\npercentage oftarget VOUTVOUTrising 94%\nVTH_PG_HYS Power Good deassertion hysteresis VOUTrising orfalling 4%\nIQ Quiescent current VIN=13V,IOUT=0A 20 µA\nCOUT External output capacitance 2.7 4.7 10 µF\nV5ANA-to-LDO5P0 LOAD SWITCH\nRDSON OnresistanceVIN=5V,measured from\nV5ANA pin\ntoLDO5P0 pinatIOUT=200\nmA1Ω\nVTH_PGPower Good threshold forexternal\n5-VsupplyVV5ANA rising 4.7 V\nVTH_HYS_PGPower Good threshold hysteresis for\nexternal 5-VsupplyVV5ANA falling 100 mV\nILKG Leakage currentSwitch disabled,\nVV5ANA =5V,VLDO5 =0V10 µA\nLDO3P3\nVIN Input voltage atVSYSpin 13 21 V\nVOUTDCoutput voltage IOUT=10mA 3.3 V\nAccuracyVIN=13V,\nIOUT=10mA–3% 3%\nIOUT DCoutput current 40 mA\nIOCP Overcurrent protectionMeasured with output shorted to\nground70 mA\nVTH_PGPower Good assertion threshold in\npercentage oftarget VOUTVOUTrising 92%\nVTH_PG_HYS Power Good deassertion hysteresis VOUTfalling 3%\nIQ Quiescent currentVIN=13V,\nIOUT=0A20 µA\nCOUT External output capacitance 2.2 4.7 10 µF\n13TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments Incorporated(1) Frequency oftransient load current ranges from 0to1MHz with duty cycle of50%. Forcases where duty cycle andfrequency are\nlimited bytrandtf,thehighest frequency issetby1/(tr+tf),where trisrisetime (0% to100%) andtfisfalltime (100% to0%).5.7 Electrical Characteristics: Buck Controllers\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nBUCK1\nVINPower input voltage for\nexternal HSD FET5.6 13 21 V\nVOUTDCoutput voltageStep size 10 mV\nBUCK1_VID[6:0] =0000000 0\nVBUCK1_VID[6:0] =0000001 0.5\nBUCK1_VID[6:0] =0000010 0.51\n⋮ ⋮\nBUCK1_VID[6:0] =0110011 (default) 1.00\n⋮ ⋮\nBUCK1_VID[6:0] =1110101 1.66\nBUCK1_VID[6:0] =1110110 –1111111 1.67\nDCoutput voltage\naccuracyVOUT≥1V,IOUT=100mAto5A –2% 2%\nVOUT=0.75 V,IOUT=100mAto2.1A –2.5% 2.5%\nVOUT≤0.6V,IOUT=10mA –3.5% 3.5%\nTotal output voltage\naccuracy (DC +ripple) in\nDCMIOUT=10mA, VOUT≤0.785 V,VSYS=13V –20 40\nmV\nIOUT=10mA, VOUT≤0.785 V,VSYS=21V –20 55\nSR(V OUT) Output DVS slew rate 2.5 3.125 mV/µs\nILIM_LSDLow-side output valley\ncurrent limit accuracy\n(programmed byexternal\nresistor RLIM)See Section 6.3.3.4 ,Current Limit, fordetails. –15% 15%\nVTH_ZCLow-side current zero\ncrossing detection\nthreshold–11 11 mV\nILIMREFSource current outof\nILIM1 pinT=25°C 45 50 55 µA\nVLIM Voltage atILIM1 pin VLIM=RLIM×ILIMREF 0.2 2.25 V\nΔVOUT/ΔVIN Line regulation VOUT≥1V,IOUT=5A –0.5% 0.5%\nΔVOUT/ΔIOUT Load regulationVIN=13V,VOUT≥1V,\nIOUT=0Ato5A,\nreferenced toVOUTatIOUT=5A0% 1%\nΔVOUT_TR(1)Load transient regulationDC+ACatsense point, VIN=13V,\nVOUT=1.00 V,\nIOUT=1.5Ato5Aand5Ato1.5Awith 1µsof\ntrandtf–50 50 mV\nDC+ACatsense point, VIN=13V,\nVOUT=0.75 V,\nIOUT=0.3Ato1.5Aand1.5Ato0.3Awith 1µs\noftrandtf\nVTH_PGPower Good deassertion\nthreshold inpercentage\noftarget VOUTVOUTrising 108%\nVOUTfalling 92%\nVTH_HYS_PGPower Good reassertion\nhysteresis entering back\nintoVTH_PGVOUTrising orfalling 3%\nCOUTExternal output\ncapacitanceRecommended amount tomeet transient\nspecification180 220 µF\nLSWExternal output\ninductance0.376 0.47 0.564 µH\n14TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments IncorporatedElectrical Characteristics: Buck Controllers (continued)\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(2) Additional overshoot ofupto100mVisallowed aslong asitlasts less than 50µs.RDSON_DRVH Driver DRVH resistanceSource, IDRVH =–50mA 3\nΩ\nSink, IDRVH =50mA 2\nRDSON_DRVL Driver DRVL resistanceSource, IDRVL =–50mA 3\nΩ\nSink, IDRVL =50mA 0.4\nRDISOutput auto-discharge\nresistanceBUCK1_DIS[1:0] =01 100\nΩ BUCK1_DIS[1:0] =10 200\nBUCK1_DIS[1:0] =11 500\nCBOOT Bootstrap capacitance 100 nF\nRON_BOOTBootstrap switch ON\nresistance20Ω\nBUCK2\nVINPower input voltage for\nexternal HSD FET5.6 13 21 V\nVOUTDCoutput voltageStep size 10 mV\nBUCK2_VID[6:0] =0000000 (default) 0\nVBUCK2_VID[6:0] =0000001 0.5\nBUCK2_VID[6:0] =0000010 0.51\n⋮ ⋮\nBUCK2_VID[6:0] =1110101 1.66\nBUCK2_VID[6:0] =1110110 –1111111 1.67\nDCoutput voltage\naccuracyVOUT≥1V,IOUT=100mAto21A –2% 2%\nVOUT=0.75 V,IOUT=100mAto6.3A –2.5% 2.5%\nVOUT≤0.6V,IOUT=10mA –3.5% 3.5%\nTotal output voltage\naccuracy (DC +ripple) in\nDCMIOUT=10mA, VOUT≤0.765 V –20 40 mV\nSR(V OUT) Output DVS slew rate 2.5 3.125 mV/µs\nILIM_LSDLow-side output valley\ncurrent limit accuracy\n(programmed byexternal\nresistor RLIM)See Section 6.3.3.4 ,Current Limit, fordetails. –15% 15%\nVTH_ZCLow-side current zero\ncrossing detection\nthreshold–11 11 mV\nILIMREFSource current outof\nILIM2 pinT=25°C 45 50 55 µA\nVLIM Voltage atILIM2 pin VLIM=RLIM×ILIMREF 0.2 2.25 V\nΔVOUT/ΔVIN Line regulation VOUT≥1V,IOUT=21A –0.5% 0.5%\nΔVOUT/ΔIOUT Load regulationVIN=13V,1V≤VOUT≤1.3V,\nIOUT=0Ato21A,\nreferenced toVOUTatIOUT=21A0% 1%\nΔVOUT_TR(1)Load transient regulationDC+ACatsense point, VIN=13V,VOUT=1V,\nIOUT=1Ato21Aand21Ato1Awith 1µsoftr\nandtf–160 30(2)\nmV\nDC+ACatsense point, VIN=13V,\nVOUT=0.75 V,IOUT=1Ato3.3Aand3.3Ato\n1Awith 1µsoftrandtf–50 50(2)\nVTH_PGPower Good deassertion\nthreshold inpercentage\noftarget VOUTVOUTrising 108%\nVOUTfalling 92%\n15TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments IncorporatedElectrical Characteristics: Buck Controllers (continued)\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVTH_HYS_PGPower Good reassertion\nhysteresis entering back\nintoVTH_PGVOUTrising orfalling 3%\nLSWExternal output\ninductance0.176 0.22 0.264 µH\nCOUTExternal output\ncapacitanceRecommended amount tomeet transient\nspecification440 550 µF\nRDSON_DRVH Driver DRVH resistanceSource, IDRVH =–50mA 3\nΩ\nSink, IDRVH =50mA 2\nRDSON_DRVL Driver DRVL resistanceSource, IDRVL =–50mA 3\nΩ\nSink, IDRVL =50mA 0.4\nRDISOutput auto-discharge\nresistanceBUCK2_DIS[1:0] =01 100\nΩ BUCK2_DIS[1:0] =10 200\nBUCK2_DIS[1:0] =11 500\nCBOOT Bootstrap capacitance 100 nF\nRON_BOOTBootstrap switch ON\nresistance20Ω\nBUCK6\nVINPower input voltage for\nexternal HSD FET5.6 13 21 V\nVOUTDCoutput voltageStep size 10 mV\nBUCK6_VID[6:0] =0000000 0\nVBUCK6_VID[6:0] =0000001 0.5\nBUCK6_VID[6:0] =0000010 0.51\n⋮ ⋮\nBUCK6_VID[6:0] =0111101 (TPS650940 and\nTPS650944 default)1.1\n⋮ ⋮\nBUCK6_VID[6:0] =1000111 (TPS650941 default) 1.2\n⋮ ⋮\nBUCK6_VID[6:0] =1010110 (TPS650942 default) 1.35\n⋮ ⋮\nBUCK6_VID[6:0] =1110101 1.66\nBUCK6_VID[6:0] =1110110 –1111111 1.67\nDCoutput voltage\naccuracyVOUT≥1V,IOUT=100mAto7A –2% 2%\nILIM_LSDLow-side output valley\ncurrent limit accuracy\n(programmed byexternal\nresistor RLIM)See Section 6.3.3.4 ,Current Limit ,fordetails. –15% 15%\nVTH_ZCLow-side current zero\ncrossing detection\nthreshold–11 11 mV\nILIMREFSource current outof\nILIM6 pinT=25°C 45 50 55 µA\nVLIM Voltage atILIM6 pin VLIM=RLIM×ILIMREF 0.2 2.25 V\nΔVOUT/ΔVIN Line regulation VOUT≥1V,IOUT=7A –0.5% 0.5%\nΔVOUT/ΔIOUT Load regulationVIN=13V,VOUT≥1V,IOUT=0Ato7A,\nreferenced toVOUTatIOUT=7A0% 1%\nΔVOUT_TR Load transient regulationDC+ACatsense point, VIN=13V,\nVOUT =1.35 V,IOUT=2.1Ato7Aand7Ato\n2.1Awith 1.96 µsoftrandtf(2.5A/µs)–5% 5%\n16TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments IncorporatedElectrical Characteristics: Buck Controllers (continued)\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVTH_PGPower Good deassertion\nthreshold inpercentage\noftarget VOUTVOUTrising 108%\nVOUTfalling 92%\nVTH_HYS_PGPower Good reassertion\nhysteresis entering back\nintoVTH_PGVOUTrising orfalling 3%\nLSWExternal output\ninductance0.376 0.47 0.564 µH\nCOUTExternal output\ncapacitanceRecommended amount tomeet transient\nspecification150 220 µF\nRDSON_DRVH Driver DRVH resistanceSource, IDRVH =–50mA 3\nΩ\nSink, IDRVH =50mA 2\nRDSON_DRVL Driver DRVL resistanceSource, IDRVL =–50mA 3\nΩ\nSink, IDRVL =50mA 0.4\nRDISOutput auto-discharge\nresistanceBUCK6_DIS[1:0] =01 100\nΩ BUCK6_DIS[1:0] =10 200\nBUCK6_DIS[1:0] =11 500\nCBOOT Bootstrap capacitance 100 nF\nRON_BOOTBootstrap switch ON\nresistance20Ω\n17TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments Incorporated(1) Frequency oftransient load current ranges from 0to1MHz with duty cycle of50%. Forcases where duty cycle andfrequency are\nlimited bytrandtf,thehighest frequency issetby1/(tr+tf),where trisrisetime (0% to100%) andtfisfalltime (100% to0%).5.8 Electrical Characteristics: Synchronous Buck Converters\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nBUCK3\nVIN Power input voltage 4.5 5 5.5 V\nVOUTDCoutput voltageStep size 25 mV\nBUCK3_VID[6:0] =0000000 0\nVBUCK3_VID[6:0] =0000001 0.65\nBUCK3_VID[6:0] =0000010 0.675\n⋮ ⋮\nBUCK3_VID[6:0] =0010001 (default) 1.05\n⋮ ⋮\nBUCK3_VID[6:0] =1110101 3.55\nBUCK3_VID[6:0] =1110110 –1111111 3.575\nDCoutput voltage\naccuracyVOUT=1.05 V,IOUT=1.5A –2% 2%\nVOUT=1.05 V,IOUT=100mA –2.5% 2.5%\nSR(V OUT) Output DVS slew rate 2.5 3.125 mV/µs\nIOUTContinuous DCoutput\ncurrent3 A\nIIND_LIM HSD FET current limit 4.3 7 A\nIQ Quiescent current VIN=5V,VOUT=1V 35 µA\nΔVOUT/ΔVIN Line regulation VOUT=1.05 V,IOUT=1.5A –0.5% 0.5%\nΔVOUT/ΔIOUT Load regulationVIN=5V,VOUT=1.05 V,IOUT=0Ato3A,\nreferenced toVOUTatIOUT=1.5A–0.2% 2%\nΔVOUT_TR(1) Load transient\nregulationDC+ACatsense point,\nVIN=5V,VOUT=1.05 V,IOUT=0.9Ato3Aand3A\nto0.9Awith slew rateof2.5A/µs–5% 7%\nVTH_PGPower Good\ndeassertion threshold\ninpercentage of\ntarget VOUTVOUTrising 108%\nVOUTfalling 92%\nVTH_HYS_PGPower Good\nreassertion hysteresis\nentering back into\nVTH_PGVOUTrising orfalling 3%\nLSW Output inductance 0.376 0.47 0.564 µH\nCINInput bypass\ncapacitance2.5 10 12 µF\nCOUTOutput filtering\ncapacitance61.6 88 110 µF\nRDISOutput auto-discharge\nresistanceBUCK3_DIS[1:0] =01 100\nΩ BUCK3_DIS[1:0] =10 200\nBUCK3_DIS[1:0] =11 500\n18TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments IncorporatedElectrical Characteristics: Synchronous Buck Converters (continued)\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nBUCK4\nVIN Power input voltage 4.5 5 5.5 V\nVOUTDCoutput voltageStep size 25 mV\nBUCK4_VID[6:0] =0000000 0\nVBUCK4_VID[6:0] =0000001 0.65\nBUCK4_VID[6:0] =0000010 0.675\n⋮ ⋮\nBUCK4_VID[6:0] =0101111 (default) 1.8\n⋮ ⋮\nBUCK4_VID[6:0] =1110101 3.55\nBUCK4_VID[6:0] =1110110 –1111111 3.575\nDCoutput voltage\naccuracyVOUT=1.8V,IOUT=1.5A –2% 2%\nVOUT=1.8V,IOUT=100mA –2.5% 2.5%\nIOUTContinuous DCoutput\ncurrent3 A\nIIND_LIM HSD FET current limit 4.3 7 A\nIQ Quiescent current VIN=5V,VOUT=1.8V 35 µA\nΔVOUT/ΔVIN Line regulation VOUT=1.8V,IOUT=1.5A –0.5% 0.5%\nΔVOUT/ΔIOUT Load regulationVIN=5V,VOUT=1.8V,IOUT=0Ato1.5A,\nreferenced toVOUTatIOUT=0.75 A–0.2% 0.65%\nΔVOUT_TR(1) Load transient\nregulationDC+ACatsense point, VIN=5V,VOUT =1.8V,\nIOUT=0.45 Ato1.5Aand1.5Ato0.45 Awith slew\nrateof2.5A/µs–5% 5%\nVTH_PGPower Good\ndeassertion threshold\ninpercentage of\ntarget VOUTVOUTrising 108%\nVOUTfalling 92%\nVTH_HYS_PGPower Good\nreassertion hysteresis\nentering back into\nVTH_PGVOUTrising orfalling 3%\nLSW Output inductance 0.376 0.47 0.564 µH\nCINInput bypass\ncapacitance2.5 10 12 µF\nCOUTOutput filtering\ncapacitance46 66 110 µF\nRDISOutput auto-discharge\nresistanceBUCK4_DIS[1:0] =01 100\nΩ BUCK4_DIS[1:0] =10 200\nBUCK4_DIS[1:0] =11 500\n19TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments IncorporatedElectrical Characteristics: Synchronous Buck Converters (continued)\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nBUCK5\nVIN Power input voltage 4.5 5 5.5 V\nVOUTDCoutput voltageStep size 10 mV\nBUCK5_VID[6:0] =0000000 0\nVBUCK5_VID[6:0] =0000001 0.5\nBUCK5_VID[6:0] =0000010 0.51\n⋮ ⋮\nBUCK5_VID[6:0] =1001011 (default) 1.24\n⋮ ⋮\nBUCK5_VID[6:0] =1110101 1.66\nBUCK4_VID[6:0] =1110110 –1111111 1.67\nDCoutput voltage\naccuracyVOUT=1.24 V,IOUT=1.5A –2% 2%\nVOUT=1.24 V,IOUT=100mA –2.5% 2.5%\nIOUTContinuous DCoutput\ncurrent3.2 A\nIIND_LIM HSD FET current limit 4.3 7 A\nIQ Quiescent current VIN=5V,VOUT=1.24 V 35 µA\nΔVOUT/ΔVIN Line regulation VOUT=1.24 V,IOUT=1.5A –0.5% 0.5%\nΔVOUT/ΔIOUT Load regulationVIN=5V,VOUT=1.24 V,IOUT=0Ato1.5A,\nreferenced toVOUTatIOUT=0.75 A–0.2% 1%\nΔVOUT_TR(1) Load transient\nregulationDC+ACatsense point, VIN=5V,\nVOUT=1.24 V,IOUT=0.45 Ato1.5Aand1.5Ato\n0.45 Awith slew rateof2.5A/µs–5% 5%\nVTH_PGPower Good\ndeassertion threshold\ninpercentage of\ntarget VOUTVOUTrising 108%\nVOUTfalling 92%\nVTH_HYS_PGPower Good\nreassertion hysteresis\nentering back into\nVTH_PGVOUTrising orfalling 3\nLSW Output inductance 0.376 0.47 0.564 µH\nCINInput bypass\ncapacitance2.5 10 12 µF\nCOUTOutput filtering\ncapacitance31 44 110 µF\nRDISOutput auto-discharge\nresistanceBUCK5_DIS[1:0] =01 100\nΩ BUCK5_DIS[1:0] =10 200\nBUCK5_DIS[1:0] =11 500\n20TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments Incorporated5.9 Electrical Characteristics: LDOs\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nLDOA1\nVIN Input voltage 4.5 5 5.5 V\nVOUT DCoutput voltageIOUT=10mA, LDOA1_SEL[3:0] =0000 1.35\nVLDOA1_SEL[3:0] =0001 1.5\nLDOA1_SEL[3:0] =0010 1.6\nLDOA1_SEL[3:0] =0011 1.7\nLDOA1_SEL[3:0] =0100 (TPS650944 default) 1.8\nLDOA1_SEL[3:0] =0101 1.9\nLDOA1_SEL[3:0] =0110 2\nLDOA1_SEL[3:0] =0111 2.1\nLDOA1_SEL[3:0] =1000 2.3\nLDOA1_SEL[3:0] =1001 2.4\nLDOA1_SEL[3:0] =1010 2.5\nLDOA1_SEL[3:0] =1011 2.7\nLDOA1_SEL[3:0] =1100 2.85\nLDOA1_SEL[3:0] =1101 3\nLDOA1_SEL[3:0] =1110 (TPS650940,\nTPS650941, andTPS650942 default)3.3\nVOUT Accuracy IOUT=0to200mA –2% 2%\nIOUT DCoutput current 200 mA\nΔVOUT/ΔVIN Line regulation IOUT=40mA –0.5% 0.5%\nΔVOUT/ΔIOUT Load regulation IOUT=10mAto200mA –2% 2%\nIOCP Overcurrent protectionVIN=5V,Measured with output shorted to\nground500 mA\nVTH_PGPower Good deassertion\nthreshold inpercentage oftarget\nVOUTVOUTrising 108%\nVOUTfalling 92%\nVTH_HYS_PGPower Good reassertion\nhysteresis entering back into\nVTH_PGVOUTrising orfalling 3%\nIQ Quiescent current IOUT=0A 23 µA\nCOUTExternal output capacitance 2.7 4.7 10 µF\nESR 100 mΩ\nRDIS Output auto-discharge resistanceLDOA1_DIS[1:0] =01 100\nΩ LDOA1_DIS[1:0] =10 190\nLDOA1_DIS[1:0] =11 450\n21TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments IncorporatedElectrical Characteristics: LDOs (continued)\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) Theminimum value must beequal toorgreater than 1.62 V.LDOA2\nVIN Power input voltageVOUT+\nVDROP(1) 1.8 1.98 V\nVOUTDCoutput voltage innormal\noperating modeLDOA2_VID[3:0] =0000 (TPS650944 default) 0.7\nVLDOA2_VID[3:0] =0001 0.75\nLDOA2_VID[3:0] =0010 0.8\nLDOA2_VID[3:0] =0011 0.85\nLDOA2_VID[3:0] =0100 0.9\nLDOA2_VID[3:0] =0101 0.95\nLDOA2_VID[3:0] =0110 1\nLDOA2_VID[3:0] =0111 1.05\nLDOA2_VID[3:0] =1000 1.1\nLDOA2_VID[3:0] =1001 1.15\nLDOA2_VID[3:0] =1010 (TPS650940,\nTPS650941, andTPS650942 default)1.2\nLDOA2_VID[3:0] =1011 1.25\nLDOA2_VID[3:0] =1100 1.3\nLDOA2_VID[3:0] =1101 1.35\nLDOA2_VID[3:0] =1110 1.4\nLDOA2_VID[3:0] =1111 1.5\nVOUT DCoutput voltage accuracy IOUT=0to600mA –2% 3%\nIOUT DCoutput current 600 mA\nVDROP Dropout voltageVOUT=0.99 ×VOUT_NOM ,\nIOUT=600mA350 mV\nΔVOUT/ΔVIN Line regulation IOUT=300mA –0.5% 0.5%\nΔVOUT/ΔIOUT Load regulation IOUT=10mAto600mA –2% 2%\nIOCP Overcurrent protection Measured with output shorted toground 0.65 1.25 A\nVTH_PGPower Good assertion threshold\ninpercentage oftarget VOUTVOUTrising 108%\nVOUTfalling 92%\nVTH_HYS_PGPower Good deassertion\nhysteresisVOUTfalling 3%\nIQ Quiescent current IOUT=0A 20 µA\nPSRR Power supply rejection ratiof=1kHz, VIN=1.8V,VOUT=1.2V,\nIOUT=300mA,\nCOUT=2.2µFto4.7µF48 dB\nf=10kHz, VIN=1.8V,VOUT=1.2V,\nIOUT=300mA,\nCOUT=2.2µFto4.7µF30 dB\nCOUTExternal output capacitance 2.2 4.7 10 µF\nESR 100 mΩ\nRDIS Output auto-discharge resistanceLDOA2_DIS[1:0] =01 80\nΩ LDOA2_DIS[1:0] =10 180\nLDOA2_DIS[1:0] =11 475\n22TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments IncorporatedElectrical Characteristics: LDOs (continued)\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nLDOA3\nVIN Power input voltageVOUT+\nVDROP(1) 1.8 1.98 V\nVOUTDCoutput voltage innormal\noperating modeLDOA3_VID[3:0] =0000 (TPS650944 default) 0.7\nVLDOA3_VID[3:0] =0001 0.75\nLDOA3_VID[3:0] =0010 0.8\nLDOA3_VID[3:0] =0011 0.85\nLDOA3_VID[3:0] =0100 0.9\nLDOA3_VID[3:0] =0101 0.95\nLDOA3_VID[3:0] =0110 1\nLDOA3_VID[3:0] =0111 1.05\nLDOA3_VID[3:0] =1000 1.1\nLDOA3_VID[3:0] =1001 1.15\nLDOA3_VID[3:0] =1010 1.2\nLDOA3_VID[3:0] =1011 (TPS650940,\nTPS650941, andTPS650942 default)1.25\nLDOA3_VID[3:0] =1100 1.3\nLDOA3_VID[3:0] =1101 1.35\nLDOA3_VID[1:0] =1110 1.4\nLDOA3_VID[1:0] =1111 1.5\nVOUT DCoutput voltage accuracy IOUT=0to600mA –2% 3%\nIOUT DCoutput current 600 mA\nIOCP Overcurrent protection Measured with output shorted toground 0.65 1.25 A\nVDROP Dropout voltageVOUT=0.99 ×VOUT_NOM ,\nIOUT=600mA350 mV\nΔVOUT/ΔVIN Line regulation IOUT=300mA –0.5% 0.5%\nΔVOUT/ΔIOUT Load regulation IOUT=10mAto600mA –2% 2%\nVTH_PGPower Good assertion threshold\ninpercentage oftarget VOUTVOUTrising 108%\nVOUTfalling 92%\nVTH_HYS_PGPower Good deassertion\nhysteresisVOUTfalling 3%\nIQ Quiescent current IOUT=0A 20 µA\nPSRR Power supply rejection ratiof=1kHz, VIN=1.8V,\nVOUT=1.2V,\nIOUT=300mA,\nCOUT=2.2µFto4.7µF48\ndB\nf=10kHz, VIN=1.8V,\nVOUT=1.2V,\nIOUT=300mA,\nCOUT=2.2µFto4.7µF30\nCOUTExternal output capacitance 2.2 4.7 10 µF\nESR 100 mΩ\nRDIS Output auto-discharge resistanceLDOA3_DIS[1:0] =01 80\nΩ LDOA3_DIS[1:0] =10 180\nLDOA3_DIS[1:0] =11 475\n23TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments IncorporatedElectrical Characteristics: LDOs (continued)\nover recommended input voltage range, TA=–40°Cto+85°CandTA=25°Cfortypical values (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVTT LDO\nVIN Power input voltage VDDQ 3.3 V\nVOUTDCoutput voltage Measured atVTTFB pin VIN/2 V\nDCoutput voltage accuracyRelative toVIN/2,IOUT=100mA,\n1.1V≤VIN≤1.5V–10 10 mV\nIOUTDCOutput Current (RMS Value\nOver Operation)1.1V≤VIN≤1.5V –500 0 500 mA\nPulsed Current (Duty Cycle\nLimited toRemain Below DC\nRMS Specification)source(+) andsink( –):LPDDR3 andLPDDR4\nOTPs, 1.1V≤VIN≤1.5V–500 500\nmA\nsource(+) andsink( –):DDR3L OTPs, 1.1V≤\nVIN≤1.5V–1800 1800\nΔVOUT/ΔIOUT Load regulationRelative toVIN/2,IOUT≤10mA,\n1.1V≤VIN≤1.5V–10 10\nmVRelative toVIN/2,IOUT≤500mA,\n1.1V≤VIN≤1.5V–20 20\nRelative toVIN/2,IOUT≤1200 mA,\n1.1V≤VIN≤1.5V–30 30\nRelative toVIN/2,IOUT≤1800 mA,\n1.1V≤VIN≤1.5V–40 40\nΔVOUT_TR Load transient regulationDC+ACatsense point, 1.1V≤VIN≤1.5V,\n(IOUT=0to350mAand350mAto0)AND\n(0to–350mAand–350mAto0)with 1µsof\nriseandfalltime\nCOUT=40µF–5% 5%\nIOCP Overcurrent protectionMeasured with output shorted toground: OTPs\nwith VTT ILIM=0.95 A0.95\nA\nMeasured with output shorted toground: OTPs\nwith VTT ILIM=1.8A1.8\nVTH_PGPower Good deassertion\nthreshold inpercentage oftarget\nVOUTVOUTrising 110%\nVOUTfalling 95%\nVTH_HYS_PGPower Good reassertion\nhysteresis entering back into\nVTH_PGVOUTrising orfalling 5%\nIQ Total ground current VIN=1.2V,IOUT=0A 240 µA\nILKG OFF leakage current VIN=1.2V,disabled 1 µA\nCIN External input capacitance 10 µF\nCOUT External output capacitance 35 µF\n24TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments Incorporated5.10 Electrical Characteristics: Load Switches\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSWA1\nVIN Input voltage range 0.5 1.8 3.3 V\nIOUT DCoutput current 300 mA\nRDSON ONresistanceVIN=1.8V,measured from PVINSWA1 pin\ntoSWA1 pinatIOUT=IOUT(MAX)60 93\nmΩ\nVIN=3.3V,measured from PVINSWA1 pin\ntoSWA1 pinatIOUT=IOUT(MAX)100 165\nVTH_PGPower Good deassertion threshold in\npercentage oftarget VOUTVOUTrising 108%\nVOUTfalling 92%\nVTH_HYS_PGPower Good reassertion hysteresis\nentering back intoVTH_PGVOUTrising orfalling 2%\nIINRUSH Inrush current upon turnon VIN=3.3V,COUT=0.1µF 10 mA\nIQ Quiescent currentVIN=3.3V,IOUT=0A 10.5\nµA\nVIN=1.8V,IOUT=0A 9\nILKG Leakage currentSwitch disabled, VIN=1.8V 7 370\nnA\nSwitch disabled, VIN=3.3V 10 900\nCOUT External output capacitance 0.1 µF\nRDIS Output auto-discharge resistanceSWA1_DIS[1:0] =01 100\nΩ SWA1_DIS[1:0] =10 200\nSWA1_DIS[1:0] =11 500\nSWB1_2\nVIN Input voltage range 0.5 1.8 3.3 V\nIOUT DCcurrent peroutput 400 mA\nRDSON ONresistance peroutputVIN=1.8V,measured from PVINSWB1_B2\npintoSWB1 orSWB2 pinatIOUT=\nIOUT(MAX)68 92\nmΩ\nVIN=3.3V,measured from PVINSWB1_B2\npintoSWB1 orSWB2 pinatIOUT=\nIOUT(MAX)75 125\nVTH_PGPower Good deassertion threshold in\npercentage oftarget VOUTVOUTrising 108%\nVOUTfalling 92%\nVTH_HYS_PGPower Good reassertion hysteresis\nentering back intoVTH_PGVOUTrising orfalling 2%\nIINRUSH Inrush current upon turning on VIN=3.3V,COUT=0.1µF 10 mA\nIQ Quiescent currentVIN=3.3V,IOUT=0A 10.5\nµA\nVIN=1.8V,IOUT=0A 9\nILKG Leakage currentSwitch disabled, VIN=1.8V 7 460\nnA\nSwitch disabled, VIN=3.3V 10 1150\nCOUT External output capacitance 0.1 µF\nRDIS Output auto-discharge resistanceSWBx_DIS[1:0] =01 100\nΩ SWBx_DIS[1:0] =10 200\nSWBx_DIS[1:0] =11 500\n25TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments Incorporated5.11 Digital Signals: I2CInterface\nover recommended free-air temperature range andover recommended input voltage range (typical values areatTA=25°C)\n(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOL Low-level output voltage VPULL_UP =1.8V 0.4 V\nVIH High-level input voltage 1.2 V\nVIL Low-level input voltage 0.4 V\nILKG Leakage current VPULL_UP =1.8V 0.01 0.3 µA\nRPULL-UP Pullup resistanceStandard mode 8.5\nkΩ Fast mode 2.5\nFast mode plus 1\nCOUT Total load capacitance perpin 50 pF\n5.12 Digital Input Signals (LDOLS_EN, SWA1_EN, THERMTRIPB, PMICEN, SLP_S3B,\nSLP_S4B, SLP_S0B)\nover recommended free-air temperature range andover recommended input voltage range (typical values areatTA=25°C)\n(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIH High-level input voltage 0.85 V\nVIL Low-level input voltage 0.4 V\n5.13 Digital Output Signals (IRQB, RSMRSTB, PCH_PWROK, PROCHOT)\nOver recommended free-air temperature range andover recommended input voltage range (typical values areatTA=25°C)\n(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOL Low-level output voltage IOL<2mA 0.4 V\nILKG Leakage current VPULL_UP =1.8V 0.35 µA\n5.14 Timing Requirements\nover recommended free-air temperature range andover recommended input voltage range (typical values areatTA=25°C)\n(unless otherwise noted)\nMIN NOM MAX UNIT\nI2CINTERFACE\nfCLKClock frequency (standard mode) 100\nkHz Clock frequency (fast mode) 400\nClock frequency (fast mode plus) 1000\ntrRise time (standard mode) 1000\nns Rise time (fast mode) 300\nRise time (fast mode plus) 120\ntfRise time (standard mode) 300\nns Rise time (fast mode) 300\nRise time (fast mode plus) 120\n26TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments Incorporated5.15 Switching Characteristics\nover operating free-air temperature range andover recommended input voltage range (typical values areatTA=25°C)\n(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nBUCK CONTROLLERS\ntPG Total turnon timeMeasured from enable going high towhen output reaches 90% of\ntarget value.550 850 µs\nTON,MINMinimum ONtime\nofDRVH50 ns\nTDEAD Driver dead-timeDRVH offtoDRVL on 15\nns\nDRVL offtoDRVH on 30\nfSWSwitching\nfrequencyContinuous-conduction mode,\nVIN=13V,VOUT≥1V1000 kHz\nBUCK CONVERTERS\ntPG Total turnon timeMeasured from enable going high towhen output reaches 90% of\ntarget value.\nVOUT=1V,COUT=88µF250 1000 µs\nfSWSwitching\nfrequencyContinuous-conduction mode, BUCK3 VOUT=1V,IOUT=1A 1.6\nMHzContinuous-conduction mode, BUCK3 VOUT=1.05 V,IOUT=1A 1.7\nContinuous-conduction mode, BUCK4 VOUT=1.8V,IOUT=1A 2.5\nContinuous-conduction mode, BUCK5 VOUT=1.24 V,IOUT=1A 2.4\nContinuous-conduction mode, BUCK5 VOUT=1.35 V,IOUT=1A 2.5\nLDOAx\ntSTARTUP Start-up timeMeasured from enable going high towhen output reaches 95% of\nfinal value,\nVOUT=1.2V,COUT=4.7µF180 µs\nVTT LDO\ntSTARTUP Start-up timeMeasured from enable going high toPGassertion,\nVOUT=0.675 V,COUT=40µF22 µs\nSWA1\ntTURN-ON Turnon timeMeasured from enable going high toreach 95% offinal value,\nVIN=3.3V,COUT=0.1µF0.85\nms\nMeasured from enable going high toreach 95% offinal value,\nVIN=1.8V,COUT=0.1µF0.63\nSWB1_2\ntTURN-ON Turnon timeMeasured from enable going high toreach 95% offinal value,\nVIN=3.3V,COUT=0.1µF1.1\nms\nMeasured from enable going high toreach 95% offinal value,\nVIN=1.8V,COUT=0.1µF0.82\nOutput Load (A)Efficiency\n00.25 0.5 0.75 11.25 1.583%84%85%86%87%88%89%90%91%92%\nD004PVIN = 4.5 V\nPVIN = 5 V\nPVIN = 5.5 V\nOutput Load (A)Efficiency\n00.25 0.5 0.75 11.25 1.580%81%82%83%84%85%86%87%88%89%90%\nD005PVIN = 4.5 V\nPVIN = 5 V\nPVIN = 5.5 V\nOutput Load (A)Efficiency\n0123456 776%78%80%82%84%86%88%90%92%\nD011VSYS = 5.4 V\nVSYS = 13 V\nVSYS = 18 V\nOutput Load (A)Efficiency\n00.5 11.5 22.5 369%71%73%75%77%79%81%83%85%87%89%91%\nD003PVIN = 4.5 V\nPVIN = 5 V\nPVIN = 5.5 V\nOutput Load (A)Efficiency\n00.511.522.533.544.5 568%70%72%74%76%78%80%82%84%86%88%\nD001VSYS = 5.4 V\nVSYS = 13 V\nVSYS = 18 V\nOutput Load (A)Efficiency\n0369121518 2170%72%74%76%78%80%82%84%86%88%\nD002VSYS = 5.4 V\nVSYS = 13 V\nVSYS = 18 V\n27TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Specifications Copyright ©2015 –2019, Texas Instruments Incorporated5.16 Typical Characteristics\nFigure 5-1.BUCK1 (VNN) Efficiency atVOUT=1V Figure 5-2.BUCK2 (VCCGI) Efficiency atVOUT=1V\nFigure 5-3.BUCK6 (VDDQ) Efficiency atVOUT=1.2V Figure 5-4.BUCK3 (VCCRAM) Efficiency atVOUT=1.05 V\nFigure 5-5.BUCK4 (V1P8A) Efficiency atVOUT=1.8V Figure 5-6.BUCK5 (V1P24A) Efficiency atVOUT=1.24 V\n28TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated(1) When powered from a5-Vsupply through theDRV5V_2_A1 pin.Otherwise, maximum current islimited bymaximum IOUTofLDO5.\n(2) ForLPDDR3 andLPDDR4 memory, SWB1_2 isconfigured toV1P8U andcontrolled bySLP_S4B. ForDDR3L memory, SWB1_2 is\nconfigured toeither V3P3S orV1P8S andcontrolled bySLP_S3B.6Detailed Description\n6.1 Overview\nThe TPS65094x device provides allthenecessary power supplies fortheIntel Reference Designs. Foran\noverview ofthedifferent OTP configurations, consult Table 3-1.The following VRs areintegrated: three\nstep-down controllers (BUCK1, BUCK2, and BUCK6), three step-down converters (BUCK3, BUCK4, and\nBUCK5), asink and source LDO (VTT LDO), three low-voltage VINLDOs (LDOA1 –LDOA3), and three\nload switches that are managed bypower-up sequence logic toprovide the proper power rails,\nsequencing, and protection. AllVRs have abuilt-in discharge resistor, and thevalue canbechanged by\ntheDISCHCNT1 –DISCHCNT3 andLDOA1_CTRL registers. When enabling aVR,thePMIC automatically\ndisconnects thedischarge resistor forthat railwithout anyI2Ccommand. Table 6-1summarizes thekey\ncharacteristics ofthevoltage rails.\nTable 6-1.Summary ofVoltage Regulators\nRAIL TYPEINPUT VOLTAGE\n(V)OUTPUT VOLTAGE RANGE\n(V)TYPICAL\nAPPLICATION\nCURRENT\n(mA) MIN MAX MIN TYP MAX\nBUCK1 (VNN) Step-down controller 4.5 21 0.5 1.05 1.67 5000\nBUCK2 (VCCGI) Step-down controller 4.5 21 0.5 1 1.67 21000\nBUCK3\n(VCCRAM)Step-down converter 4.5 5.5 0.65 1.05 3.575 3000\nBUCK4 (V1P8A) Step-down converter 4.5 5.5 0.65 1.8 3.575 1500\nBUCK5 (V1P24A) Step-down converter 4.5 5.5 0.5 1.24 1.67 1900\nBUCK6 (VDDQ) Step-down controller 4.5 21 0.5 OTP dependent 1.67 7000\nLDOA1 LDO 4.5 5.5 1.35 OTP dependent 3.3 200(1)\nLDOA2 LDO 1.62 1.98 0.7 OTP dependent 1.5 600\nLDOA3 LDO 1.62 1.98 0.7 OTP dependent 1.5 600\nSWA1 Load switch 0.5 3.3 300\nSWB1_2(2)Load switch 0.5 3.3 800(combined)\nVTTSink andsource\nLDOBUCK6 output VBUCK6 /2 OTP dependent\nIRQBControl\nOutputs\nREFSYSREGISTERS\nDigital CoreINTERRUPT_CNTL\nThermal\nmonitoring\nThermal shutdownOTPTEST CTRLI2C CTRLSLP_S0B\nPCH_PWROK\nRSMRSTB\nPROCHOTInternal\nInterrupt \nEvents\n<PGND_BUCK3>BUCK3\nDefault: 1.05 V \n3 A\nVREFBUCK1\nDefault: 1V\nTypical \nApplication \nUsage:\n0.5 V to 1.45 V \n(DVS)\n5 AVSYS\nLDOA2\n0.7 V to 1.5 V\n600 mAControl\nInputs\nSoC\nVSYS\nLOAD SWB2\n400 mAPMICEN\nSLP_S3B\nSLP_S4B\nLDOLS_EN(a)\nSWA1_EN(b)\nTHERMTRIPB\n \nVSYS\nLDO5\nLDO3P3V5ANA\nBUCK5V\nnPUCBOOT1\nDRVH1\nSW1\nDRVL1\nFBVOUT1\nPGNDSNS1\nILIM1\nBUCK2\nDefault: 0V\nTypical \nApplication \nUsage:\n0.5 V to 1.45 V \n(DVS)\n21 AVSYS\nBOOT2\nDRVH2\nSW2\nDRVL2\nFBVOUT2\nPGNDSNS2\nILIM2\nPVIN3\nLX3\nFB3BUCK5V\n<PGND_BUCK4>BUCK4\nDefault: 1.8 V \n2 APVIN4\nLX4\nFB4\n<PGND_BUCK5>BUCK5\nDefault: 1.24 V \n2 APVIN5\nLX5\nFB5BUCK5V\nBUCK6\nDefault: OTP \nDependent \n7 AVSYS\nBOOT6\nDRVH6\nSW6\nDRVL6\nFBVOUT6\nPGNDSNS6\nILIM6LDO5VVNN\nVTT_LDO\n½ × VDDQ\nILIM set by OTPVDDQ\nVTTPVINVTT\nVTT\nVTTFBDRV5V_1_6DRV5V_2_A1LDOA1\n1.35 V to 3.3 V\n1.8 V(b)\n200 mALDOA1\nV1P8ACLK\nDATA\nLOAD SWB1\n400 mALOAD SWA1\n300 mALDOA3\n0.7 V to 1.5 V\n600 mA\nSWB2PVINSWB1_B2SWB1SWA1PVINSWA1LDOA3PVINLDOA2_A3LDOA2AGND\n0.5 V to 3.3 V\nV1P8U(1)SWA1VCCGI\nVCCRAM\nV1P8A\nV1P24AFBGND2VSET\nEN\nVSET\nEN\nVSET\nEN\nVSET\nEN\nVSET\nEN\nVSET\nENVSET\nENVSET\nEN\nEN EN ENENENLDO5V\nBUCK5VEC\n0.5 V to 3.3 VV1P8A\nGPO\nDashed connections optional.\nRefer to Pin Attributes for \nconnection if unused.\nSWB1_2(2)\n(1) LPDDR3 and LPDDR4\n(2) DDR3L \n(a) LDOA1 1RW\x03³$OZD\\V\x032Q´\n(b) LDOA1 ³$OZD\\V\x032Q´Optional(a)\nRequired(b)\nV1P8A(1)\n0.5 V to 3.3 V(2)\nCopyright © 2016, Texas Instruments Incorporated\n29TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.2 Functional Block Diagram\nFigure 6-1shows afunctional block diagram ofthePMIC.\nFigure 6-1.PMIC Functional Block Diagram\nBUCK1 5 A\nBUCK2 21 A\nBUCK3 3 A\nBUCK4 2 A\nBUCK5 2 A\nBUCK6 7 A\nVTT LDO 1.5 A\nLDOA2 0.6 A\nLDOA3 0.6 A\nSWA1 0.3 A\nSWB1 0.4 A\nSWB2 0.4 A\nLDOA1 0.2 A\nLDO5 0.18 A\nLDO3P3 0.04 APG_5V\nPMICEN\nSLP_S3BIRQB\nSCLKDATARSMRSTB\nPCH_PWROKSLP_S4B\nSLP_S0BEXT FET\nEXT FET\nEXT FETVNN\nVCCGI\nVCCRAM\nV1P8A\nV1P24A\nVDDQ\nVTT\n0.7 V to 1.5 V\n0.7 V to 1.5 V\n0.5 V to 3.3 V\nV1P8U(1)\n0.5 V to 3.3 V(2)PMIC SoC PLATFORM\nVDDQVSYSVSYS\nBUCK\n5 VVSYS\nLDO5P0V1P8A\nVSYSLDO5P0\nBUCK\n3.3 V\n+\nREF\nTHERMTRIPB\nPROCHOT800 mA\n1.35 V to 3.3 V(a)\n1.8 V(b)\nLDOLS_EN(a)\nSWA1_EN(b)\n(a) LDOA1 1RW\x03³$OZD\\V\x032Q´\n(b) LDOA1 ³$OZD\\V\x032Q´(1) LPDDR3 and LPDDR4\n(2) DDR3L0.5 V to 3.3 V\nV1P8A(1)\n0.5 V to 3.3 V(2)VSYS\nCopyright © 2016, Texas Instruments Incorporated\n30TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments IncorporatedFigure 6-2.Apollo Lake Power Map\n31TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated(1) AllPower Good signals must immediately deassert attheloss ofanyofthequalifying signals, orattheoccurrence ofafault condition.6.3 Feature Description\n6.3.1 Power Good (PGOOD)\nThe TPS65094x device provides information onstatus ofVRs through twoPower Good signals orpins.\nTable 6-2defines which signals arerequired toassert thePGOOD signals.\nTable 6-2.Power Good Summary\nPOWER GOOD(1)QUALIFYING SIGNALS (LOGICAL AND)UVLO (VSYS >5.6V)\nPMICEN\nTHERMTRIPB\nSLP_S4B\nSLP_S3B\nBUCK1_PG (VNN)\nBUCK4_PG (V1P8A)\nBUCK5_PG (V1P24A)\nBUCK6_PG (VDDQ)\nBUCK3_PG (VCCRAM)\nBUCK2_PG (VCCGI)\nRSMRSTB ✓ ✓ ✓ ✓ ✓ ✓\nPCH_PWROK ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓\n6.3.2 Register Reset Conditions\nAllregisters arereset ifanyofthefollowing conditions aremet:\n•VSYS pinvoltage drops below 5.4V\n•Falling edge ofPMICEN forOTPs where LDOA1 isnot"Always On"\n•Falling edge ofTHERMTRIPB while RSMRSTB =1\n•Power fault ofany regulator where xx_FLTMSK =0(see Section 6.6.27 ,PWR_FAULT_MASK1\nRegister ,andSection 6.6.28 ,PWR_FAULT_MASK2 Register )\n•PMIC critical temperature shutdown\n•Software shutdown (writing 1totheSDWN bitintheFORCESHUTDN register, seeFigure 6-35)\nAdditionally, BUCK1 andBUCK2 VIDregisters arereset onthefalling edge ofSLP_S0IXB andSLP_S3B.\n6.3.3 SMPS Voltage Regulators\nThe buck controllers integrate gate drivers forexternal power stages with programmable current limit (set\nbyanexternal resistor atILIMx pin), which allows foroptimal selection ofexternal passive components\nbased onthedesired system load. The buck converters include integrated power stage and require a\nminimum number ofpins forpower input, inductor, and output voltage feedback input. Combined with\nhigh-frequency switching, allthese features allow useofinductors insmall form factor, thus reducing the\ntotal cost andsize ofthesystem.\nBUCK 3–BUCK6 have selectable auto- and forced-PWM mode through theBUCKx_MODE bitinthe\nBUCKxCTRL register. Indefault auto mode, theVRautomatically switches between PWM and PFM\ndepending ontheoutput load tomaximize efficiency. The host cannot select Forced PWM mode forother\nSMPS VRs asthey stay inauto mode atalltimes.\nSee Table 6-3andTable 6-4forthefullvoltage tables forallSMPS regulators.\n32TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments IncorporatedTable 6-3.10-mV Step-Size VOUTRange (BUCK1, BUCK2, BUCK5, BUCK6)\nVIDBits VOUT VIDBits VOUT VIDBits VOUT\n0000000 0 0101011 0.92 1010110 1.35\n0000001 0.50 0101100 0.93 1010111 1.36\n0000010 0.51 0101101 0.94 1011000 1.37\n0000011 0.52 0101110 0.95 1011001 1.38\n0000100 0.53 0101111 0.96 1011010 1.39\n0000101 0.54 0110000 0.97 1011011 1.40\n0000110 0.55 0110001 0.98 1011100 1.41\n0000111 0.56 0110010 0.99 1011101 1.42\n0001000 0.57 0110011 1.00 1011110 1.43\n0001001 0.58 0110100 1.01 1011111 1.44\n0001010 0.59 0110101 1.02 1100000 1.45\n0001011 0.60 0110110 1.03 1100001 1.46\n0001100 0.61 0110111 1.04 1100010 1.47\n0001101 0.62 0111000 1.05 1100011 1.48\n0001110 0.63 0111001 1.06 1100100 1.49\n0001111 0.64 0111010 1.07 1100101 1.50\n0010000 0.65 0111011 1.08 1100110 1.51\n0010001 0.66 0111100 1.09 1100111 1.52\n0010010 0.67 0111101 1.10 1101000 1.53\n0010011 0.68 0111110 1.11 1101001 1.54\n0010100 0.69 0111111 1.12 1101010 1.55\n0010101 0.70 1000000 1.13 1101011 1.56\n0010110 0.71 1000001 1.14 1101100 1.57\n0010111 0.72 1000010 1.15 1101101 1.58\n0011000 0.73 1000011 1.16 1101110 1.59\n0011001 0.74 1000100 1.17 1101111 1.60\n0011010 0.75 1000101 1.18 1110000 1.61\n0011011 0.76 1000110 1.19 1110001 1.62\n0011100 0.77 1000111 1.20 1110010 1.63\n0011101 0.78 1001000 1.21 1110011 1.64\n0011110 0.79 1001001 1.22 1110100 1.65\n0011111 0.80 1001010 1.23 1110101 1.66\n0100000 0.81 1001011 1.24 1110110 1.67\n0100001 0.82 1001100 1.25 1110111 1.67\n0100010 0.83 1001101 1.26 1111000 1.67\n0100011 0.84 1001110 1.27 1111001 1.67\n0100100 0.85 1001111 1.28 1111010 1.67\n0100101 0.86 1010000 1.29 1111011 1.67\n0100110 0.87 1010001 1.30 1111100 1.67\n0100111 0.88 1010010 1.31 1111101 1.67\n0101000 0.89 1010011 1.32 1111110 1.67\n0101001 0.90 1010100 1.33 1111111 1.67\n0101010 0.91 1010101 1.34\n33TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments IncorporatedTable 6-4.25-mV Step-Size VOUTRange (BUCK3, BUCK4)\nVIDBits VOUT VIDBits VOUT VIDBits VOUT\n0000000 0 0101011 1.700 1010110 2.775\n0000001 0.650 0101100 1.725 1010111 2.800\n0000010 0.675 0101101 1.750 1011000 2.825\n0000011 0.700 0101110 1.775 1011001 2.850\n0000100 0.725 0101111 1.800 1011010 2.875\n0000101 0.750 0110000 1.825 1011011 2.900\n0000110 0.775 0110001 1.850 1011100 2.925\n0000111 0.800 0110010 1.875 1011101 2.950\n0001000 0.825 0110011 1.900 1011110 2.975\n0001001 0.850 0110100 1.925 1011111 3.000\n0001010 0.875 0110101 1.950 1100000 3.025\n0001011 0.900 0110110 1.975 1100001 3.050\n0001100 0.925 0110111 2.000 1100010 3.075\n0001101 0.950 0111000 2.025 1100011 3.100\n0001110 0.975 0111001 2.050 1100100 3.125\n0001111 1.000 0111010 2.075 1100101 3.150\n0010000 1.025 0111011 2.100 1100110 3.175\n0010001 1.050 0111100 2.125 1100111 3.200\n0010010 1.075 0111101 2.150 1101000 3.225\n0010011 1.100 0111110 2.175 1101001 3.250\n0010100 1.125 0111111 2.200 1101010 3.275\n0010101 1.150 1000000 2.225 1101011 3.300\n0010110 1.175 1000001 2.250 1101100 3.325\n0010111 1.200 1000010 2.275 1101101 3.350\n0011000 1.225 1000011 2.300 1101110 3.375\n0011001 1.250 1000100 2.325 1101111 3.400\n0011010 1.275 1000101 2.350 1110000 3.425\n0011011 1.300 1000110 2.375 1110001 3.450\n0011100 1.325 1000111 2.400 1110010 3.475\n0011101 1.350 1001000 2.425 1110011 3.500\n0011110 1.375 1001001 2.450 1110100 3.525\n0011111 1.400 1001010 2.475 1110101 3.550\n0100000 1.425 1001011 2.500 1110110 3.575\n0100001 1.450 1001100 2.525 1110111 3.575\n0100010 1.475 1001101 2.550 1111000 3.575\n0100011 1.500 1001110 2.575 1111001 3.575\n0100100 1.525 1001111 2.600 1111010 3.575\n0100101 1.550 1010000 2.625 1111011 3.575\n0100110 1.575 1010001 2.650 1111100 3.575\n0100111 1.600 1010010 2.675 1111101 3.575\n0101000 1.625 1010011 2.700 1111110 3.575\n0101001 1.650 1010100 2.725 1111111 3.575\n0101010 1.675 1010101 2.750\n+PGOOD\nDCHG\nSWx\nNOC\nZCXCON\nDRVLxPWMControl Logic \n+\n+UV\nVSYS\nGNDREF\nOne-Shot50 µABOOTx\nDRVHxFAULTPGOOD\nILIM+VFB\nOC\n++\nSS Ramp CompENVDD\nHS\nLSDRV5V_x_x\nPGNDSNSxVREF ± VTH_PG\n++\nRamp Generator\nPMIC Internal Signals External Inputs/Outputs± \n± ± ± VREF + VTH_PG\n± +\n±\nOV+\n±\nCopyright © 2017, Texas Instruments Incorporated\n34TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.3.1 Controller Overview\nThe controllers arefast-reacting, high-frequency, scalable output power controllers capable ofdriving two\nexternal N-MOSFETs. They useaD-CAP2 control scheme thatoptimizes transient responses athigh load\ncurrents forsuch applications asCORE and DDR supplies. The output voltage iscompared with internal\nreference voltage after divider resistors. The PWM comparator determines thetiming toturn onthehigh-\nside MOSFET. The PWM comparator response maintains avery small PWM output ripple voltage.\nBecause thedevice does nothave adedicated oscillator forcontrol loop onboard, switching cycle is\ncontrolled bytheadaptive ON time circuit. The ON time iscontrolled tomeet thetarget switching\nfrequency byfeed-forwarding theinput andoutput voltage intotheONtime one-shot timer.\nThe D-CAP2 control scheme has aninjected ripple from theSW node that isadded tothereference\nvoltage tosimulate output ripple, which eliminates theneed forESR-induced output ripple from D-CAP ™\nmode control. Thus, low-ESR output capacitors (such aslow-cost ceramic MLCC capacitors) canbeused\nwith thecontrollers.\nFigure 6-3.Controller Block Diagram\nBandgap\nMin. ON Time\nMin. OFF TimeGate Driver\nAnti\nShoot-ThroughCurrent \nLimit Comparator\nLXxLimit\nHigh Side\nLimit\nLow SideFBxENMODEPVINx\nPGND/Thermal PadVIN\nIntegrated\nFeed Back\nNetworkVREFFB\nError\nComparatorZero/Negative\nCurrent Limit ComparatorControl\nLogicNMOS\nNMOSMODE / ENVREF\n0.40 V\nSoftstart\nPMIC Internal Signals\nExternal Inputs/Outputs\nCopyright © 2016, Texas Instruments Incorporated\n35TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.3.2 Converter Overview\nThe PMIC synchronous step-down DC-DC converters include aunique hysteretic PWM control scheme\nwhich enables ahigh switching frequency converter, excellent transient andACload regulation, aswell as\noperation with cost-competitive external components. The controller topology supports forced PWM mode\naswellaspower-save mode operation. Power-save mode operation, orPFM mode, reduces thequiescent\ncurrent consumption and ensures high conversion efficiency atlight loads byskipping switch pulses. In\nforced PWM mode, thedevice operates onaquasi-fixed frequency, avoids pulse skipping, and allows\nfiltering oftheswitch noise byexternal filter components. The PMIC device offers fixed output voltage\noptions featuring smallest solution size byusing only three external components perconverter.\nAsignificant advantage ofPMIC compared toother hysteretic PWM controller topologies istheexcellent\ncapability oftheACload transient regulation. When theoutput voltage falls below thethreshold ofthe\nerror comparator, aswitch pulse isinitiated, and thehigh-side switch isturned on.The high-side switch\nremains turned onuntil aminimum ON-time oftONmin expires andtheoutput voltage trips thethreshold of\ntheerror comparator ortheinductor current reaches thehigh-side switch current limit. When thehigh-side\nswitch turns off,thelow-side switch rectifier isturned onand theinductor current ramps down until the\nhigh-side switch turns onagain ortheinductor current reaches zero. Inforced PWM mode operation,\nnegative inductor current isallowed toenable continuous conduction mode even atnoload condition.\nFigure 6-4.Converter Block Diagram\nVID\nNumber of \nSteps × 3 µs VOUT\n200 µs Load and Time \nDependent\nVID\nNumber of Steps × 3 µs\nVOUT\n36TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.3.3 DVS\nBUCK1 –BUCK6 and LDOA1 –3support dynamic voltage scaling (DVS) formaximum system efficiency.\nThe VRoutputs canslew upand down ineither 10-mV or25-mV steps using the7-bit voltage ID(VID)\ndefined inSection 5.7,Electrical Characteristics: Buck Controllers, and Section 5.8,Electrical\nCharacteristics: Synchronous Buck Converters .DVS slew rate isminimum 2.5mV/µs.Tomeet the\nminimum slew rate, VIDprogresses tothenext code at3-µs(nom) interval per10-mV step. When DVS is\nactive, theVRisforced intoPWM mode toensure theoutput keeps track ofVIDcode with minimal delay.\nAdditionally, PGOOD ismasked when DVS isinprogress. Figure 6-5shows anexample ofslew down\nandupfrom oneVIDtoanother.\nFigure 6-5.DVS Timing Diagram I\nAsshown inFigure 6-6,ifaBUCKx_VID[6:0] issetto7b000 0000, theoutput voltage slews down to0.5V\nfirst, andthen drifts down to0VastheSMPS stops switching. Subsequently, ifaBUCKx_VID[6:0] isset\ntoavalue (neither 7b000 0000 nor7b000 0001) when theoutput voltage isless than 0.5V,theVRramps\nupto0.5Vfirstwith soft-start kicking in,then itslews uptothetarget voltage intheaforementioned slew\nrate.\nNOTE\nAfixed 200 µsofsoft-start time isreserved forVOUTtoreach 0.5V.Inthiscase, however,\ntheSMPS isnotforced into PWM mode because itotherwise could cause VOUTtodroop\nmomentarily ifVOUTisdrifting above 0.5Vforanyreason.\nFigure 6-6.DVS Timing Diagram II\nOUT IN(MIN) OUT\nripple(min)\nmax IN(MIN) sw(max)V (V V )\nIL V f\x10\n u u \nripple(min)\nDSON LIM\nILIM\nLIMREFIR 8 1.3 I2RI§ · u u u \x10 ¨ ¸ \n© ¹  \n37TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.3.4 Current Limit\nThe buck controllers (BUCK1, BUCK2, andBUCK6) have inductor-valley current-limit architecture andthe\ncurrent limit isprogrammable byanexternal resistor attheILIMx pin.Equation 1shows thecalculation for\nadesired resistor value, depending onspecific application conditions. ILIMREF isthecurrent source outof\ntheILIMx pinthat istypically 50µA,and RDSON isthemaximum channel resistance ofthelow-side FET.\nThe scaling factor is1.3totake intoaccount allerrors and temperature variations ofRDSON,ILIMREF ,and\nRILIM.Finally, 8isanother scaling factor associated with ILIMREF .\nwhere\n•ILIMisthetarget current limit. Anappropriate margin must beallowed when determining ILIMfrom\nmaximum output DCload current.\n•Iripple(min) istheminimum peak-to-peak inductor ripple current foragiven VOUT. (1)\nwhere\n•Lmaxismaximum inductance\n•fsw(max) ismaximum switching frequency\n•VIN(MIN) minimum input voltage totheexternal power stage (2)\nThe buck converter limit inductor peak current cycle-by-cycle toIIND_LIM isspecified inSection 5.8,\nElectrical Characteristics: Synchronous Buck Converters .\n38TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.4 LDOs andLoad Switches\n6.3.4.1 VTT LDO\nPowered from theBUCK6 output (VDDQ), theVTT LDO tracks VDDQ andregulates tohalfoftheVDDQ\nvoltage forproper DDR termination. The LDO current limit isOTP dependent, and itisdesigned\nspecifically topower DDR memory. The VTT LDO isenabled byassertion (L→H)oftheSLP_S0B pin\nand isdisabled bydeassertion (H→L)ofthesame pin.The LDO core isatransconductance amplifier\nwith large gain, anditdrives acurrent output stage thateither sources orsinks current depending onthe\ndeviation ofVTTFB pinvoltage from thetarget regulation voltage.\n6.3.4.2 LDOA1 –LDOA3\nThe TPS65094x device integrates three optional general-purpose LDOs. LDOA1 ispowered from a5-V\nsupply through theDRV5V_2_A1 pinanditcanbefactory configured tobeanAlways-On railaslong asa\nvalid power supply isavailable atVSYS. See Table 6-5forLDOA1 output voltage options. LDOA2 and\nLDOA3 share apower input pin(PVINLDOA2_A3). The output regulation voltages aresetbywriting to\nLDOAx_VID[3:0] bits(Reg 0x9A, 0x9B, and 0xAE). See Table 6-6forLDOA2 and LDOA3 output voltage\noptions. LDOA1 iscontrolled byLDOA1CTRL register. LDOA2 andLDOA3 canbecontrolled either bythe\nLDOLS_EN pinorbywriting totheLDOA2_EN bit(Reg 0xA0) andtheLDOA3_EN bit(Reg 0xA1) aslong\nasLDOLS_EN islow.\nTable 6-5.LDOA1 Output Voltage Options\nVIDBits VOUT VIDBits VOUT VIDBits VOUT VIDBits VOUT\n0000 1.35 0100 1.8 1000 2.3 1100 2.85\n0001 1.5 0101 1.9 1001 2.4 1101 3.0\n0010 1.6 0110 2.0 1010 2.5 1110 3.3\n0011 1.7 0111 2.1 1011 2.7 1111 NotUsed\nTable 6-6.LDOA2 andLDOA3 Output Voltage Options\nVIDBits VOUT VIDBits VOUT VIDBits VOUT VIDBits VOUT\n0000 0.70 0100 0.90 1000 1.10 1100 1.30\n0001 0.75 0101 0.95 1001 1.15 1101 1.35\n0010 0.80 0110 1.00 1010 1.20 1110 1.40\n0011 0.85 0111 1.05 1011 1.25 1111 1.50\n39TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.4.3 Load Switches\nThe PMIC features three general-purpose load switches. SWA1 hasapower input pin(PVINSWA1), while\nSWB1 and SWB2 share apower input pin(PVINSWB1_B2). Allswitches have built-in slew rate control\nduring start-up tolimit theinrush current.\nTable 6-7liststhecontrol signals forenabling anddisabling each LDO andload switch.\n(1) ForLPDDR3 andLPDDR4 memory, SWB1_2 isconfigured to\nV1P8U andcontrolled bySLP_S4B. ForDDR3L memory, SWB1_2\nisconfigured toeither V3P3S orV1P8S andcontrolled bySLP_S3B.\n(2) When LDOLS_EN =0,theuser canwrite toenable bitsinReg\n0xA0 –Reg 0xA1 toenable ordisable therails. Alternatively, allof\nthem could befactory configured tobepartofsequence along with\nother voltage rails. Pinname changed toSWA1_EN when LDOA1 is\nfactory programmed toalways on.\n(3) When SWA1_EN =0,theuser canwrite toenable bitsinReg\n0xA0 –Reg 0xA1 toenable ordisable therails. Alternatively, allof\nthem could befactory configured tobepartofsequence along with\nother voltage rails. Pinname changed toLDOLS_EN when LDOA1\nisnotfactory programmed toalways on.\n(4) BUCK6_PG should beasserted aswell.Table 6-7.Summary ofLDO andLoad Switch Control\nCONTROL SIGNAL RAIL\nSLP_S4B orSLP_S3B(1)SWB1_2\nLDOLS_EN(2)LDOA2, LDOA3, SWA1\nSWA1_EN(3)SWA1\nSLP_S0B(4)VTT LDO\n40TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated(1) When PMIC isfirstenabled, SLP_S4B andSLP_S3B aretobetreated asifthey arelow(actual state ofsignal ignored) until the\ndeassertion ofRSMRSTB (L→H).\n(2) When PMIC isfirstenabled, SLP_S0B aretobetreated asifthey arehigh (actual state ofsignal ignored) until theassertion of\nPCH_PWROK (L→H).\n(3) THERMTRIPB istobetreated asifitishigh (actual state ofsignal ignored) until thedeassertion ofRSMRSTB (L→H).6.3.5 Power Sequencing andVRControl\nWhen avalid power source isavailable atVSYS (VSYS≥5.6V),internal analog blocks including LDO5\nandLDO3P3 areenabled. Forpart numbers with LDOA1 setasanalways onrail,thePMIC leaves reset\nand I2Ccommunication isavailable assoon asLDO3P3 and LDO5 power goods areconfirmed. Forpart\nnumbers with LDOA1 setasageneral-purpose LDO, thePMIC remains inreset until PMICEN issethigh.\nFive input pins oftheTPS65094x device aredriven byahost orbyexternal-controller (EC) defined power\nstates thattransition from onetoanother insequence.\nTable 6-8shows various system-level power states. Also, Table 6-9summarizes alistofactive rails in\neach power state. The sequencing forthetransitions between these states isdescribed inthefollowing\nsections.\nIfarailiseither disabled byI2CorOTP programming, then itisnotenabled bythefollowing sequences.\nForexample, VTT LDO isnotenabled forLPDDR4 OTPs.\nTable 6-8.Power State andCorresponding I/OStatus\nPOWER\nSTATESIGNALS TOPMIC SIGNALS FROM PMIC\nPMICEN SLP_S4B(1)SLP_S3B(1)SLP_S0B(2)THERMTRIPB(3)RSMRSTB PCH_PWROK\nG3 0 0 0 0 0 0 0\nS4/S5 1 0 0 1 1 1 0\nS3 1 1 0 1 1 1 0\nS0iX 1 1 1 0 1 1 1\nS0 1 1 1 1 1 1 1\n(1) ForLPDDR3 andLPDDR4\n(2) ForDDR3LTable 6-9.Active Rails inEach Power State\nPOWER STATE ACTIVE RAILS\nS4/S5 BUCK1 (VNN), BUCK4 (V1P8A), BUCK5 (V1P24A)\nS3 Rails inS4/S5 +SWB1_2 (V1P8U)(1),BUCK6 (VDDQ)\nS0 Rails inS3+SWB1_2(2),VTT, BUCK2 (VCCGI), BUCK3 (VCCRAM)\nS0iX Rails inS0–BUCK1 (VNN), BUCK2 (VCCGI), BUCK3 (VCCRAM), VTT\nG3\nVSYS\nLDO5V/3.3V\nLDOA1(b)\nExt. 5V/3.3V VR\nPMICEN\nBUCK1 (VNN)\nBUCK4 (V1P8A)T1\nT2BUCK5 (V1P24A)\nRSMRSTBT3 \x99  10ms\nSLP_S4B\nSWB1_2 (V1P8U)(1) T4\nT5BUCK6 (VDDQ)\nVTTSLP_S3B\nBUCK3 (VCCRAM)\nBUCK2 (VCCGI)SLP_S0B\nT6 \x98 100us\nT7 \nPCH_PWROKT8 = PWROKDELAY S5 S5/S4 S3 S0\nT05.6 V\nTHERMTRIPB\nSET VID by HostSWB1_2(2)\n(a) LDOA1 1RW\x03³$OZD\\V\x032Q´\n(b) LDOA1 ³$OZD\\V\x032Q´(1) LPDDR3 and LPDDR4\n(2) DDR3L\n41TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.5.1 Cold Boot\nFigure 6-7.Cold Boot Sequence\n42TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments IncorporatedAsVSYScrosses above VSYS_UVLO_5V +VSYS_UVLO+5V_HYS ,thecold-boot sequence isinitiated bypulling the\nPMICEN pinhigh followed bydriving theremaining control pins high inorder. SLP_S3B and SLP_S4B\nmay gohigh atthesame time. SLP_S0B isnotdefined until thefirst transition toS0after RSMRSTB\ndeassertion. SLP_S0B isdefined forallSxpower-state transitions after thefirsttransition toS0.\nTable 6-10 lists definitions ofthetiming delays. These timing delays also apply tothesubsequent\nsequences. T0toT10arefactory programmable to0ms,2ms,4ms,8ms,16ms,24ms,32ms,or\n64ms.\nTable 6-10. Definition ofDelays During Cold Boot Sequence\nDELAY DESCRIPTION TYP VALUE UNIT\nT0 PMICEN toBUCK1 (VNN) enable 0 ms\nT1 PMICEN toBUCK4 (V1P8A) enable 4 ms\nT2 BUCK4 PGtoBUCK5 (V1P24A) enable 0 ms\nT3 BUCK5 PGtoRSMRSTB deassertion 10 ms\nT4 SLP_S4B deassertion toSWB1_2 (V1P8U) enable 0 ms\nT5 SLP_S4B deassertion toBUCK6 (VDDQ) enable 4 ms\nT6 Logical AND ofBUCK6 PG,SLP_S0B, SLP_S3B, andSLP_S4B toVTT enable 0 ms\nT7 SLP_S0B deassertion toBUCK3 (VCCRAM) enable 2 ms\nT8Logical AND ofallPGs (except BUCK2) toPCH_PWROK assertion. User selectable\nfrom POK_DELAY register.100 ms\nG3\nSLP_S3B\nVTTSLP_S0B\nPMICENSLP_S4B\nSWB1_2(2)PCH_PWROKS4/S5 S3 S0\nBUCK1 (VNN)\nBUCK3 (VCCRAM)\nBUCK2 (VCCGI)\nBUCK4 (V1P8A)\nBUCK5 (V1P24A)\nRSMRSTBSWB1_2 (V1P8U)(1)\nBUCK6 (VDDQ)30ms to 60 ms\n(1) LPDDR3 and LPDDR4\n(2) DDR3L\n43TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.5.2 Cold OFF\nFigure 6-8.Cold OFF Sequence\nCold OFF sequence isinitiated bypulling theSLP_S3B pinlowintheS0state, followed bySLP_S4B,\nSLP_S0B, andPMICEN.\nS0\nSLP_S0B\nVTT\nBUCK1 (VNN)PCH_PWROKS0iX S0\nBUCK2 (VCCGI)BUCK3 (VCCRAM)SLP_S3B\nSLP_S4B\n3.3 V1.8 V\n1.05 V\n0 V\n0 VHost sets VR to 0 V through I2C\nHost sets VR to 0 V through I2C0 V \x98 100 µs\nVID\nVID VIDSET VID by Host \x98 5 ms\n44TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.5.3 Connected Standby Entry andExit\nFigure 6-9.Connected Standby Entry andExitSequence\nS0toS0iX (Connected Standby) entry and exit occurs when SLP_S0B ispulled low and high,\nrespectively. InConnected Standby state, VTT LDO isturned off,butallPGOODs remain asserted.\nBUCK1 –BUCK3 arenotdisabled, butinstead stop switching while BUCK4 –BUCK6 remain inregulation.\nSWB1_2 also stays enabled. Onentry, BUCK2 andBUCK3 decay to0Vwith their VIDregisters retaining\nthe last programmed values towhich the BUCKs ramp back uponexit. The host can write to\nBUCK2CTRL andBUCK3CTRL registers regardless ofthestate oftheSLP_S0B pinwhile SLP_S3B and\nSLP_S4B arehigh, which means thatBUCK2 andBUCK3 canbechanged toramp toadifferent voltage\nupon exiting S0iX than they had when entering S0iX state. BUCK1 ramps back uptothedefault value\n(1.05 V).\nTable 6-11 summarizes status ofeach VRinConnected Standby state.\nTable 6-11. Summary ofRails onConnected Standby Entry andExit\nVR S0→S0IX S0IX→S0\nBUCK1 (VNN) 0V 1.05 V\nBUCK2 (VCCGI) 0V 0V\nBUCK3 (VCCRAM) 0V 1.05 V\nBUCK4 (V1P8A) VIDvalue VIDvalue\nBUCK5 (V1P24A) VIDvalue VIDvalue\nBUCK6 (VDDQ) OTP dependent OTP dependent\nVTT LDO (VTT) OFF VDDQ /2\nSWB1_2 ON ON\nS0\nSLP_S4B\nSLP_S0B\nVTT\nBUCK1 (VNN)S0\nBUCK2 (VCCGI)BUCK3 (VCCRAM)SLP_S3B\n0 V1.05 V\n0 V\n0 VPCH_PWROKS3\nT8 1.8 V\nVID \x98 100 µs\n \x98 5 ms\nSET VID by Host\nSWB1_2(2)\n(1) LPDDR3 and LPDDR4\n(2) DDR3LSWB1_2 (V1P8U)(1)\n45TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.5.4 S0toS3Entry andExit\nAssertion ofSLP_S3B (H→L)triggers S3entry. Deassertion ofSLP_S3B causes S3exitandS0entry as\ndepicted inFigure 6-10.OnS3exit, BUCK1 –BUCK3 behave exactly thesame way asthey doonS0iX\nexit, which isexplained inSection 6.3.5.3 ,Connected Standby Entry andExit.\nFigure 6-10. S3Entry andExitSequence\nS0\nSLP_S0B\nVTT\nBUCK1 (VNN)S0\nBUCK2 (VCCGI)SLP_S3B\nPCH_PWROKS3\nSWB1_2(2)T8 S3 S5/S4\nSLP_S4B\nBUCK6 (VDDQ)T5 1.8 V\n1.05 V VID \x98 100 µs\n0 V \x98 5 ms\n0 VSET VID by HostBUCK3 (VCCRAM)0 VSWB1_2 (V1P8U)(1)\n\x98 2 ms 30 ms to 60 ms\n(1) LPDDR3 and LPDDR4\n(2) DDR3L\n46TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.5.5 S0toS4/5 Entry andExit\nAssertion oftheSLP_S4B (H→L)after theS3entry pushes thesequence further down toS4/5 where\nSWB 1_2 (forLPDDR3 orLPDDR4) and BUCK6 aredisabled. Any rails notshown areessentially the\nsame astheS0toS3entry andexitcase described inFigure 6-11.\nFigure 6-11. S4/5 Entry andExitSequence\nLDOAx\nSWx RSMRSTB\nPCH_PWROK\n444 ns (nominal with ±1% variation)VSYS\nBUCKx\nVTT5.4 V\n47TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.3.5.6 Emergency Shutdown\nWhen VSYScrosses below VSYS_UVLO_5V ,allPower Good pins aredeasserted; after 444 ns(nominal) of\ndelay, allVRs shut down (see Figure 6-12).Upon shutdown, allinternal discharge resistors aresetto100\nΩtoensure timely decay ofallVRoutputs. VSYS crossing above VSYS_UVLO_5V +VSYS_UVLO_5V_HYS and\nassertion ofPMICEN isrequired tore-enable theVRs.\nOther conditions thatcause emergency shutdown arethefollowing:\n•Thedietemperature rising above thecritical temperature threshold (TCRIT)\n•Falling edge ofTHERMTRIPB\n•Deassertion ofPower Good ofany railorfailure toreach power good within 10msofenable\n(configurable)\nFigure 6-12. Emergency Shutdown Sequence\n48TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.4 Device Functional Modes\n6.4.1 OffMode\nWhen power supply attheVSYS pinisless than VSYS_UVLO_5V (5.4-V nominal) +VSYS_UVLO_5V_HYS (0.2-V\nnominal), thedevice isinoffmode, where alloutput rails aredisabled. Ifthesupply voltage isgreater than\nVSYS_UVLO_3V (3.6-V nominal) +VSYS_UVLO_3V_HYS (0.15-V nominal) while itisstillless than VSYS_UVLO_5V +\nVSYS_UVLO_5V_HYS ,then theinternal band-gap reference (VREF pin) along with LDO3P3 areenabled and\nregulated attarget values.\n6.4.2 Standby Mode\nWhen power supply attheVSYS pinrises above VSYS_UVLO_5V +VSYS_UVLO_5V_HYS ,thedevice enters\nstandby mode, where allinternal reference and regulators (LDO3P3 and LDO5) arerunning, and I2C\ninterface and PMICEN pinareready torespond. Alldefault registers defined inSection 6.6,Register\nMaps ,should now have been loaded from one-time programmable (OTP) memory. Quiescent current\nconsumption instandby mode isspecified inSection 5.5,Electrical Characteristics: Total Current\nConsumption.\n6.4.3 Active Mode\nThe device proceeds toactive mode when any output railisenabled either through aninput pinas\ndiscussed inSection 6.3.5 ,Power Sequencing andVRControl ,orbywriting totheENbitsthrough I2C.\nOutput regulation voltage canalso bechanged bywriting totheVID bitsdefined inSection 6.6,Register\nMaps.\n6.5 Programming\n6.5.1 I2CInterface\nThe I2Cinterface isa2-wire serial interface developed byNXP ™(formerly Philips Semiconductor) (see\ntheI2C-Bus Specification and user manual, Rev 4,13February 2012). The bus consists ofadata line\n(SDA) and aclock line(SCL) with pullup structures. When thebusisidle, both SDA and SCL lines are\npulled high. AlltheI2Ccompatible devices connect totheI2Cbusthrough open-drain I/Opins, DATA and\nCLK. Amaster device, usually amicrocontroller oradigital signal processor, controls thebus. The master\nisresponsible forgenerating theSCL signal and device addresses. The master also generates specific\nconditions that indicate thestart and stop ofdata transfer. Aslave device receives and/or transmits data\nonthebusunder control ofthemaster device.\nTheTPS65094x device works asaslave andsupports thefollowing data transfer modes, asdefined inthe\nI2C-Bus Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode\n(1Mbps). The interface adds flexibility tothepower supply solution, enabling programming ofmost\nfunctions tonew values depending ontheinstantaneous application requirements. Register contents are\nloaded when VSYShigher than VSYS_UVLO_5V isapplied totheTPS65094x device. The I2Cinterface is\nrunning from aninternal oscillator thatisautomatically enabled when there isanaccess totheinterface.\nThe data transfer protocol forstandard andfastmodes areexactly thesame, therefore, they arereferred\ntoasF/S-mode inthisdocument. The protocol forhigh-speed mode isdifferent from F/S-mode, and itis\nreferred toasH/S-mode.\nThe TPS65094x device supports 7-bit addressing; however, 10-bit addressing and general calladdress\narenotsupported. Thedefault device address is0x5E.\nSDA\nSCL\nData Valid\nChange of Data Allowed\nSDA\nSCL\nS P\nSTART \nConditionSTOP\nCondition\n49TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.5.1.1 F/S-Mode Protocol\nThe master initiates data transfer bygenerating aSTART condition. The START condition exists when a\nhigh-to-low transition occurs ontheSDA line while SCL ishigh (see Figure 6-13).AllI2C-compatible\ndevices should recognize aSTART condition.\nThe master then generates theSCL pulses andtransmits the7-bit address andtheread/write direction bit\nR/W ontheSDA line. During alltransmissions, themaster ensures that data isvalid. Avalid data\ncondition requires theSDA line tobestable during theentire high period oftheclock pulse (see\nFigure 6-14).Alldevices recognize theaddress sent bythemaster and compare ittotheir internal fixed\naddresses. Only theslave device with amatching address generates anacknowledge (see Figure 6-15),\nbypulling theSDA line lowduring theentire high period oftheninth SCL cycle. Upon detecting this\nacknowledge, themaster identifies thatthecommunication linkwith aslave hasbeen established.\nThe master generates further SCL cycles toeither transmit data totheslave (R/W bit=0)orreceive data\nfrom theslave (R/W bit=1).Ineither case, thereceiver must acknowledge thedata sent bythe\ntransmitter. Anacknowledge signal caneither begenerated bythemaster orbytheslave, depending on\nwhich one isthereceiver. Any 9-bit valid data sequences consisting of8-bit data and 1-bit acknowledge\ncancontinue aslong asnecessary.\nTosignal theend ofthedata transfer, themaster generates aSTOP condition bypulling theSDA line\nfrom lowtohigh while theSCL lineishigh (see Figure 6-13).This STOP condition releases thebusand\nstops thecommunication linkwith theaddressed slave. AllI2C-compatible devices must recognize the\nSTOP condition. Upon thereceipt ofaSTOP condition, alldevices detect that thebusisreleased, and\nthey wait foraSTART condition followed byamatching address.\nFigure 6-13. START andSTOP Conditions\nFigure 6-14. BitTransfer ontheI2CBus\nMSBSDA\nACK Signal From SlaveGenerate ACK Signal\nSCL1 2 7 8 9 1 2 3-8 9Address\nACK ACK\nByte Complete, Interrupt \nWithin SlaveClock Line Held Low While \nInterrupts Are Serviced S or Sr\nSTART or\n Repeated START ConditionP or Sr\nSTOP or\n Repeated START ConditionR/W\nData Output at \nTransmitter\nData Output at \nReceiver\nSCL from Master1 2 8 9\nS\nSTART \nConditionNot ACK\nACK\nClock pulse for ACK\n50TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments IncorporatedFigure 6-15. Acknowledge ontheI2CBus\nFigure 6-16. I2CBus Protocol\nACK A0 R7 R0 ACK A6 A0 ACKD7 D0ACK A6SCL\nSDA\nSlave Address Register Address Slave AddressSlave Drives \nthe DataMaster \nDrives ACK \nand StopSTOP START\n Repeated \nSTART 0 0 0 0 1 0WR/ WR/\nA6 A5 A4 A0 ACK R7 R6 R5 R0 ACK D7 D6 D5 D0 ACKSCL\nSDA\nSlave Address0 0 0 0\nRegister Address Data START STOPR /W \n51TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments IncorporatedFigure 6-17. I2CInterface WRITE toTPS65094x inF/SMode\nFigure 6-18. I2CInterface READ from TPS65094x inF/SMode\n(Only Repeated START isSupported)\n52TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6 Register Maps\nDefault value ofRESERVED R/W bitsmust notbewritten totheopposite value.\n6.6.1 VENDORID: PMIC Vendor IDRegister (offset =00h) [reset =0010 0010]\nFigure 6-19. VENDORID Register (offset =00h) [reset =0010 0010]\nBit 7 6 5 4 3 2 1 0\nBitName VENDORID[7] VENDORID[6] VENDORID[5] VENDORID[4] VENDORID[3] VENDORID[2] VENDORID[1] VENDORID[0]\nTPS65094x 0 0 1 0 0 0 1 0\nAccess R R R R R R R R\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-12. VENDORID Register Field Descriptions\nBit Field Type Reset Description\n7–0VENDORID[7:0] R 00100010 Vendor identification register\n6.6.2 DEVICEID: PMIC Device andRevision IDRegister (offset =01h) [reset =OTP Dependent]\nFigure 6-20. DEVICEID Register (offset =01h) [reset =OTP Dependent]\nBit 7 6 5 4 3 2 1 0\nBitName REVID[1] REVID[0]OTP_\nVERSION[1]OTP_\nVERSION[0]PART_\nNUMBER[3]PART_\nNUMBER[2]PART_\nNUMBER[1]PART_\nNUMBER[0]\nTPS650940 0 0 0 0 1 0 0 0\nTPS650941 0 0 1 0 1 0 0 1\nTPS650942 0 0 0 1 1 0 1 0\nTPS650944 0 0 0 0 1 1 0 0\nTPS650945 0 0 0 0 1 1 0 1\nTPS650947 0 0 0 0 1 1 1 1\nAccess R R R R R R R R\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-13. DEVICEID Register Field Descriptions\nBit Field Type Reset Description\n7–6REVID[1:0] R OTP Silicon revision ID\n5–4OTP_VERSION[1:0] R OTPOTP variation ID\n00:A\n01:B\n10:C\n11:D\n3–0PART_NUMBER[3:0] R OTPDevice partnumber ID\n1000 :TPS650940\n1001 :TPS650941\n1010 :TPS650942\n1011 :TPS650943\n1100 :TPS650944\n1101 :TPS650945\n1110 :TPS650946\n1111 :TPS650947\n0000 :TPS650948\n53TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.3 IRQ: PMIC Interrupt Register (offset =02h) [reset =0000 0000]\nFigure 6-21. IRQRegister (offset =02h) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitNameVENDOR_\nIRQRESERVED RESERVED RESERVED ONOFFSRC RESERVED RESERVED DIETEMP\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R/W R R R R/W R R R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-14. IRQRegister Field Descriptions\nBit Field Type Reset Description\n7 VENDOR_IRQ R/W 0Vendor-specific interrupt, indicating fault event occurrence. Asserted when\neither oneoffollowing conditions occurs:\nA.Deassertion ofPower Good ofanyVR\nB.Overcurrent detection from BUCK1, BUCK2, BUCK6, orVTT LDO\nC.Dietemperature crosses over thehottemperature threshold (THOT)\nD.Dietemperature crosses over thecritical temperature threshold (TCRIT)\n0:Notasserted\n1:Asserted. Host towrite 1toclear.\n3 ONOFFSRC R/W 0Asserted when PMIC shuts down.\n0:Notasserted.\n1:Asserted. Host towrite 1toclear.\n0 DIETEMP R/W 0DieTemp interrupt. Asserted when PMIC dietemperature crosses above the\nhottemperature threshold (THOT).\n0:Notasserted.\n1:Asserted. Host towrite 1toclear.\n6.6.4 IRQ_MASK: PMIC Interrupt Mask Register (offset =03h) [reset =1111 1111]\nFigure 6-22. IRQ_MASK Register (offset =03h) [reset =1111 1111]\nBit 7 6 5 4 3 2 1 0\nBitName MVENDOR_IRQ RESERVED RESERVED RESERVED MONOFFSRC RESERVED RESERVED MDIETEMP\nTPS65094x 1 1 1 1 1 1 1 1\nAccess R/W R R R R/W R R R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-15. IRQ_MASK Register Field Descriptions\nBit Field Type Reset Description\n7 MVENDOR_IRQ R/W 1Vendor-specific fault interrupt mask.\n0:Notmasked\n1:Masked\n3 MONOFFSRC R/W 1PMIC shutdown event interrupt mask\n0:Notmasked\n1:Masked\n0 MDIETEMP R/W 1Dietemp interrupt mask.\n0:Notmasked\n1:Masked\n54TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.5 PMICSTAT: PMIC Status Register (offset =04h) [reset =0000 0000]\nFigure 6-23. PMICSTAT Register (offset =04h) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED SDIETEMP\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R R R R R R R R\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-16. PMICSTAT Register Field Descriptions\nBit Field Type Reset Description\n0 SDIETEMP R 0PMIC dietemperature status.\n0:PMIC dietemperature isbelow THOT.\n1:PMIC dietemperature isabove THOT.\n6.6.6 OFFONSRC: PMIC Power Transition Event Register (offset =05h) [reset =0000 0000]\nFigure 6-24. OFFONSRC Register (offset =05h) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVED RESERVED COLDOFF UVLO OCP CRITTEMP\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R R R R R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-17. OFFONSRC Register Field Descriptions\nBit Field Type Reset Description\n3 COLDOFF R/W 0SetbyPMIC cleared byhost. Host writes 1tothisbittoclear it.\n0=Cleared\n1=PMIC was shut down byhost through PMIC_EN pin.\n2 UVLO R/W 0SetbyPMIC cleared byhost. Host writes 1tothisbittoclear it.\n0=Cleared\n1=PMIC was shut down duetoaUVLO event (VSYS less 5.4V).Thesetting\nofthisbitsets theONOFFSRC bitinthePMIC_IRQ register.\n1 OCP R/W 0SetbyPMIC cleared byhost. Host writes 1tothisbittoclear it.\n0=Cleared\n1=PMIC shut down duetoapower fault event. Thesetting ofthisbitsets the\nONOFFSRC bitinthePMIC_IRQ register.\n0 CRITTEMP R/W 0SetbyPMIC cleared byhost. Host writes 1tothisbittoclear it.\n0=Cleared\n1=PMIC shut down duetotheriseofPMIC dietemperature above critical\ntemperature threshold (TCRIT).Thesetting ofthisbitsets theONOFFSRC bitin\nthePMIC_IRQ register.\n55TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.7 BUCK1CTRL: BUCK1 Control Register (offset =20h) [reset =0011 1000]\nFigure 6-25. BUCK1CTRL Register (offset =20h) [reset =0011 1000]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED BUCK1_VID[6] BUCK1_VID[5] BUCK1_VID[4] BUCK1_VID[3] BUCK1_VID[2] BUCK1_VID[1] BUCK1_VID[0]\nTPS65094x 0 0 1 1 1 0 0 0\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-18. BUCK1CTRL Register Field Descriptions\nBit Field Type Reset Description\n6–0BUCK1_VID[6:0] R/W0111000\n(1.05 V)This field sets theBUCK1 regulator output regulation voltage innormal mode.\nDefault =1.05 V.Note that0Visavalid setting andallPower Goods stay high\nwhen VIDissetto0x00 and(or)SLP_S0B goes low. See Table 6-3forfull\ndetails.\n6.6.8 BUCK2CTRL: BUCK2 Control Register (offset =21h) [reset =0000 0000]\nFigure 6-26. BUCK2CTRL Register (offset =21h) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED BUCK2_VID[6] BUCK2_VID[5] BUCK2_VID[4] BUCK2_VID[3] BUCK2_VID[2] BUCK2_VID[1] BUCK2_VID[0]\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-19. BUCK2CTRL Register Field Descriptions\nBit Field Type Reset Description\n6–0BUCK2_VID[6:0] R/W0000000\n(0V)This field sets theBUCK2 regulator output regulation voltage innormal mode.\nDefault =0V.Note that0Visavalid setting andallPower Goods must stay\nhigh when VIDissetto0x00 and(or)SLP_S0B goes low. See Table 6-3forfull\ndetails.\n6.6.9 BUCK3CTRL: BUCK3 Control Register (offset =23h) [reset =0001 0001]\nFigure 6-27. BUCK3CTRL Register (offset =23h) [reset =0001 0001]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED BUCK3_VID[6] BUCK3_VID[5] BUCK3_VID[4] BUCK3_VID[3] BUCK3_VID[2] BUCK3_VID[1] BUCK3_VID[0]\nTPS65094x 0 0 0 1 0 0 0 1\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-20. BUCK3CTRL Register Field Descriptions\nBit Field Type Reset Description\n6–0BUCK3_VID[6:0] R/W0010001\n(1.05 V)This field sets theBUCK3 regulator output regulation voltage innormal mode.\nDefault =1.05 V.Note that0Visavalid setting andallPower Goods must stay\nhigh when VIDissetto0x00 and(or)SLP_S0B goes low. See Table 6-4forfull\ndetails.\n56TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.10 BUCK4CTRL: BUCK4 Control Register (offset =25h) [reset =OTP Dependent]\nFigure 6-28. BUCK4CTRL Register (offset =25h) [reset =OTP Dependent]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED BUCK4_MODE RESERVED\nTPS650940,\nTPS650941,\nTPS65942, and\nTPS6509440 0 1 1 1 1 0 1\nTPS650945, and\nTPS6509470 0 1 1 1 1 1 1\nAccess R R R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-21. BUCK4CTRL Register Field Descriptions\nBit Field Type Reset Description\n1 BUCK4_MODE R/WTPS65094\n0,\nTPS65094\n1,\nTPS65942\n,and\nTPS65094\n4:0\nTPS65094\n5,and\nTPS65094\n7:1This field sets theBUCK4 regulator operating mode.\n0=Automatic mode\n1=Forced PWM mode\n6.6.11 BUCK5CTRL: BUCK5 Control Register (offset =26h) [reset =OTP Dependent]\nFigure 6-29. BUCK5CTRL Register (offset =26h) [reset =OTP Dependent]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED BUCK5_MODE RESERVED\nTPS650940,\nTPS650941,\nTPS65942, and\nTPS6509440 0 1 1 1 1 0 1\nTPS650945, and\nTPS6509470 0 1 1 1 1 1 1\nAccess R R R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-22. BUCK5CTRL Register Field Descriptions\nBit Field Type Reset Description\n1 BUCK5_MODE R/WTPS65094\n0,\nTPS65094\n1,\nTPS65942\n,and\nTPS65094\n4:0\nTPS65094\n5,and\nTPS65094\n7:1This field sets theBUCK5 regulator operating mode.\n0=Automatic mode\n1=Forced PWM mode\n57TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.12 BUCK6CTRL: BUCK6 Control Register (offset =27h) [reset =0011 1101]\nFigure 6-30. BUCK6CTRL Register (offset =27h) [reset =0011 1101]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED BUCK6_MODE RESERVED\nTPS65094x 0 0 1 1 1 1 0 1\nAccess R R R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-23. BUCK6CTRL Register Field Descriptions\nBit Field Type Reset Description\n1 BUCK6_MODE R/W 0This field sets theBUCK6 regulator operating mode.\n0=Automatic mode\n1=Forced PWM mode\n58TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.13 DISCHCNT1: Discharge Control1 Register (offset =40h) [reset =0101 0101]\nAllxx_DIS[1:0] bitsautomatically setto00when thecorresponding VRisenabled. Discharge resistance\nvalues listed here areapproximate.\nFigure 6-31. DISCHCNT1 Register (offset =40h) [reset =0101 0101]\nBit 7 6 5 4 3 2 1 0\nBitName BUCK4_DIS[1] BUCK4_DIS[0] BUCK3_DIS[1] BUCK3_DIS[0] BUCK2_DIS[1] BUCK2_DIS[0] BUCK1_DIS[1] BUCK1_DIS[0]\nTPS65094x 0 1 0 1 0 1 0 1\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-24. DISCHCNT1 Register Field Descriptions\nBit Field Type Reset Description\n7–6BUCK4_DIS[1:0] R/W 01BUCK4 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n5–4BUCK3_DIS[1:0] R/W 01BUCK3 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n3–2BUCK2_DIS[1:0] R/W 01BUCK2 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n1–0BUCK1_DIS[1:0] R/W 01BUCK1 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n59TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.14 DISCHCNT2: Discharge Control2 Register (offset =41h) [reset =0101 0101]\nAllxx_DIS[1:0] bitsautomatically setto00when thecorresponding VRisenabled. Discharge resistance\nvalues listed here areapproximate.\nFigure 6-32. DISCHCNT2 Register (offset =41h) [reset =0101 0101]\nBit 7 6 5 4 3 2 1 0\nBitName LDOA2_DIS[1] LDOA2_DIS[0] SWA1_DIS[1] SWA1_DIS[0] BUCK6_DIS[1] BUCK6_DIS[0] BUCK5_DIS[1] BUCK5_DIS[0]\nTPS65094x 0 1 0 1 0 1 0 1\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-25. DISCHCNT2 Register Field Descriptions\nBit Field Type Reset Description\n7–6LDOA2_DIS[1:0] R/W 01LDOA2 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n5–4SWA1_DIS[1:0] R/W 01SWA1 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n3–2BUCK6_DIS[1:0] R/W 01BUCK6 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n1–0BUCK5_DIS[1:0] R/W 01BUCK5 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n6.6.15 DISCHCNT3: Discharge Control3 Register (offset =42h) [reset =0000 0101]\nAllxx_DIS[1:0] bitsautomatically setto00when thecorresponding VRisenabled. Discharge resistance\nvalues listed here areapproximate.\nFigure 6-33. DISCHCNT3 Register (offset =42h) [reset =0000 0101]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVED RESERVED SWB1_DIS[1] SWB1_DIS[0] LDOA3_DIS[1] LDOA3_DIS[0]\nTPS65094x 0 0 0 0 0 1 0 1\nAccess R R R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-26. DISCHCNT3 Register Field Descriptions\nBit Field Type Reset Description\n3–2SWB1_DIS[1:0] R/W 01SWB1 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n1–0LDOA3_DIS[1:0] R/W 01LDOA3 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n60TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.16 POK_DELAY: PCH_PWROK Delay Register (offset =43h) [reset =0000 0111]\nProgrammable Power Good delay forPCH_PWROK pin,measured from themoment when allVRs reach\ntheregulation range toPower Good assertion.\nFigure 6-34. POK_DELAY Register (Offset =43h) [reset =0000 0111]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVED RESERVED RESERVEDPWROKDELAY\n[2]PWROKDELAY\n[1]PWROKDELAY\n[0]\nTPS65094x 0 0 0 0 0 1 1 1\nAccess R R R R R R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-27. POK_DELAY Register Field Descriptions\nBit Field Type Reset Description\n2–0PWROKDELAY[2:0] R/W 111Programmable delay measured from themoment allrails have reached\nregulation voltage toassertion ofPCH_PWROK. Allvalues have ±10%\nvariation.\n000=2.5ms\n001=5.0ms\n010=10ms\n011=15ms\n100=20ms\n101=50ms\n110=75ms\n111=100ms(default)\n6.6.17 FORCESHUTDN: Force Emergency Shutdown Control Register (offset =91h) [reset\n=0000 0000]\nFigure 6-35. FORCESHUTDN Register (offset =91h) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED SDWN\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R R R R R R R R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-28. FORCESHUTDN Register Field Descriptions\nBit Field Type Reset Description\n0 SDWN R/W 0Forces reset ofthePMIC. Thebitisself-clearing.\n0=Noaction\n1=PMIC isforced toshut down.\n6.6.18 BUCK4VID: BUCK4 VIDRegister (offset =94h) [reset =0010 1111]\nFigure 6-36. BUCK4VID Register (offset =94h) [reset =0010 1111]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED BUCK4_VID[6] BUCK4_VID[5] BUCK4_VID[4] BUCK4_VID[3] BUCK4_VID[2] BUCK4_VID[1] BUCK4_VID[0]\nTPS65094x 0 0 1 0 1 1 1 1\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-29. BUCK4VID Register Field Descriptions\nBit Field Type Reset Description\n6–0BUCK4_VID[6:0] R/W0101111\n(1.80 V)This field sets theBUCK4 regulator output regulation voltage innormal mode.\nDefault =1.80 V.Note that0Visavalid setting andallPower Goods must stay\nhigh when VIDissetto0x00. See Table 6-4forfulldetails.\n61TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.19 BUCK5VID: BUCK5 VIDRegister (offset =96h) [reset =0100 1011]\nFigure 6-37. BUCK5VID Register (Offset =96h) [reset =0100 1011]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED BUCK5_VID[6] BUCK5_VID[5] BUCK5_VID[4] BUCK5_VID[3] BUCK5_VID[2] BUCK5_VID[1] BUCK5_VID[0]\nTPS65094x 0 1 0 0 1 0 1 1\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-30. BUCK5VID Register Field Descriptions\nBit Field Type Reset Description\n6–0BUCK5_VID[6:0] R/W1001011\n(1.24 V)This field sets theBUCK5 regulator output regulation voltage innormal mode.\nDefault =1.24 V.Note that0Visavalid setting andallPower Goods stay high\nwhen VIDissetto0x00. See Table 6-3forfulldetails.\n6.6.20 BUCK6VID: BUCK6 VIDRegister (offset =98h) [reset =OTP Dependent]\nFigure 6-38. BUCK6VID Register (Offset =98h) [reset =OTP Dependent]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED BUCK6_VID[6] BUCK6_VID[5] BUCK6_VID[4] BUCK6_VID[3] BUCK6_VID[2] BUCK6_VID[1] BUCK6_VID[0]\nTPS650940,\nTPS650944 and\nTPS6509450 0 1 1 1 1 0 1\nTPS650941 0 1 0 0 0 1 1 1\nTPS650942 and\nTPS6509470 1 0 1 0 1 1 0\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-31. BUCK6VID Register Field Descriptions\nBit Field Type Reset Description\n6–0BUCK6_VID[6:0] R/WTPS650940,\nTPS650944, and\nTPS650945: 0111101\n(1.1V)\nTPS650941: 1000111\n(1.20 V)\nTPS650942, and\nTPS650947: 1010110\n(1.35 V)This field sets theBUCK6 regulator output regulation voltage in\nnormal mode. Default =OTP Dependent. Note that0Visavalid\nsetting andallPower Goods stay high when VIDissetto0x00.\nSee Table 6-3forfulldetails.\n62TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.21 LDOA2VID: LDOA2 VIDRegister (offset =9Ah) [reset =OTP Dependent]\nLDOA2_SLPVID isused when SLP_S0B islow. Keep LDOA2_SLPVID equal toLDOA2_VID ifsleep\nfunctionality isnotdesired.\nFigure 6-39. LDOA2VID Register (offset =9Ah) [reset =OTP Dependent]\nBit 7 6 5 4 3 2 1 0\nBitNameLDOA2_\nSLPVID[1]LDOA2_\nSLPVID[2]LDOA2_\nSLPVID[1]LDOA2_\nSLPVID[0]LDOA2_VID[3] LDOA2_VID[2] LDOA2_VID[1] LDOA2_VID[0]\nTPS650940,\nTPS650941,\nTPS650942,\nTPS650945, and\nTPS6509471 0 1 0 1 0 1 0\nTPS650944 0 0 0 0 0 0 0 0\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-32. LDOA2VID Register Field Descriptions\nBit Field Type Reset Description\n7–4LDOA2_SLPVID[3:0] R/WTPS650940,\nTPS650941,\nTPS650942,\nTPS650945, and\nTPS650947: 1010\n(1.2V)\nTPS650944: 0000\n(0.7V)This field sets theLDOA2 regulator output regulation voltage insleep\nmode. Default =OTP Dependent. See Table 6-6forfulldetails.\n3–0LDOA2_VID[3:0] R/WTPS650940,\nTPS650941,\nTPS650942,\nTPS650945, and\nTPS650947: 1010\n(1.2V)\nTPS650944: 0000\n(0.7V)This field sets theLDOA2 regulator output regulation voltage innormal\nmode. Default =OTP Dependent. See Table 6-6forfulldetails.\n6.6.22 LDOA3VID: LDOA3 VIDRegister (offset =9Bh) [reset =OTP Dependent]\nLDOA3_SLPVID isused when SLP_S0B islow. Keep LDOA3_SLPVID equal toLDOA3_VID ifsleep\nfunctionality isnotdesired.\nFigure 6-40. LDOA3VID Register (offset =9Bh) [reset =OTP Dependent]\nBit 7 6 5 4 3 2 1 0\nBitNameLDOA3_\nSLPVID[3]LDOA3_\nSLPVID[2]LDOA3_\nSLPVID[1]LDOA3_\nSLPVID[0]LDOA3_VID[3] LDOA3_VID[2] LDOA3_VID[1] LDOA3_VID[0]\nTPS650940,\nTPS650941,\nTPS650942,\nTPS650945, and\nTPS6509471 0 1 1 1 0 1 1\nTPS650944 0 0 0 0 0 0 0 0\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-33. LDOA3VID Register Field Descriptions\nBit Field Type Reset Description\n7–4LDOA3_SLPVID[3:0] R/WTPS650940, TPS650941,\nTPS650942, TPS650945,\nandTPS650947: 1011\n(1.25 V)\nTPS650944: 0000 (0.7V)This field sets theLDOA3 regulator output regulation voltage\ninsleep mode. Default =OTP Dependent. See Table 6-6for\nfulldetails.\n63TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments IncorporatedTable 6-33. LDOA3VID Register Field Descriptions (continued)\nBit Field Type Reset Description\n3–0LDOA3_VID[3:0] R/WTPS650940, TPS650941,\nTPS650942, TPS650945,\nandTPS650947: 1011\n(1.25 V)\nTPS650944: 0000 (0.7V)This field sets theLDOA3 regulator output regulation voltage\ninnormal mode. Default =OTP Dependent. See Table 6-6for\nfulldetails.\n6.6.23 VR_CTRL1: BUCK1-3 Control Register (offset =9Ch) [reset =OTP Dependent]\nFigure 6-41. VR_CTRL1 Register (offset =9Ch) [reset =OTP Dependent]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED BUCK3_MODE BUCK2_MODE BUCK1_MODEBUCK3_\nDISABLEBBUCK2_\nDISABLEBBUCK1_\nDISABLEB\nTPS650940,\nTPS650941,\nTPS650942, and\nTPS6509440 0 0 0 0 1 1 1\nTPS650945, and\nTPS6509470 0 1 0 0 1 11\nAccess R R R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-34. VR_CTRL1 Register Field Descriptions\nBit Field Type Reset Description\n5 BUCK3_MODE R/WTPS6509\n40,\nTPS6509\n41,\nTPS6509\n42,and\nTPS6509\n44:0\nTPS6509\n45,and\nTPS6509\n47:1This field sets theBUCK3 regulator operating mode.\n0=Automatic mode\n1=Forced PWM mode\n4 BUCK2_MODE R/W 0This field sets theBUCK2 regulator operating mode.\n0=Automatic mode\n1=Forced PWM mode\n3 BUCK1_MODE R/W 0This field sets theBUCK1 regulator operating mode.\n0=Automatic mode\n1=Forced PWM mode\n2 BUCK3_DISABLEB R/W 1BUCK3 Active Low Disable bit.Writing 0tothisbitforces BUCK3 toturnoff\nregardless ofstatus ofenable pins (PMICEN, SLP_Sx). Has priority over\nBUCK3_EN.\n0:Disabled\n1:BUCK3 operates normally.\n1 BUCK2_DISABLEB R/W 1BUCK2 Active Low Disable bit.Writing 0tothisbitforces BUCK2 toturnoff\nregardless ofstatus ofenable pins (PMICEN, SLP_Sx). Has priority over\nBUCK2_EN.\n0:Disabled\n1:BUCK2 operates normally.\n0 BUCK1_DISABLEB R/W 1BUCK1 Active Low DISABLE bit.Writing 0tothisbitforces BUCK1 toturnoff\nregardless ofstatus ofenable pins (PMICEN, SLP_Sx). Has priority over\nBUCK1_EN.\n0:Disabled\n1:BUCK1 operates normally.\n64TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.24 VR_CTRL2: VREnable Register (offset =9Eh) [reset =0000 0000]\nFigure 6-42. VR_CTRL2 Register (offset =9Eh) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitName LDOA2_EN SWA1_EN BUCK6_EN BUCK5_EN BUCK4_EN BUCK3_EN BUCK2_EN BUCK1_EN\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-35. VR_CTRL2 Register Field Descriptions\nBit Field Type Reset Description\n7 LDOA2_EN R/W 0LDOA2 Enable bit.\n0:Enabled ifLDOLS_EN =1\n1:Enabled regardless ofLDOLS_EN state\n6 SWA1_EN R/W 0SWA1 Enable bit.\n0:Enabled ifLDOLS_EN pinorSWA1_EN pin=1\n1:Enabled regardless ofLDOLS_EN orSWA1_EN state\n5 BUCK6_EN R/W 0BUCK6 Enable bit.\n0:BUCK6 operates normally.\n1:Enabled regardless ofpower sequencing\n4 BUCK5_EN R/W 0BUCK5 Enable bit.\n0:BUCK5 operates normally.\n1:Enabled regardless ofpower sequencing\n3 BUCK4_EN R/W 0BUCK4 Enable bit.\n0:BUCK4 operates normally.\n1:Enabled regardless ofpower sequencing\n2 BUCK3_EN R/W 0BUCK3 Enable bit.BUCK3_DISABLEB haspriority over BUCK3_EN.\n0:BUCK3 operates normally.\n1:Enabled regardless ofpower sequencing, unless BUCK3_DISABLEB =0\n1 BUCK2_EN R/W 0BUCK2 Enable bit.BUCK2_DISABLEB haspriority over BUCK2_EN.\n0:BUCK2 operates normally.\n1:Enabled regardless ofpower sequencing, unless BUCK2_DISABLEB =0\n0 BUCK1_EN R/W 0BUCK1 Enable bit.BUCK1_DISABLEB haspriority over BUCK1_EN.\n0:BUCK1 operates normally.\n1:Enabled regardless ofpower sequencing, unless BUCK1_DISABLEB =0\n6.6.25 VR_CTRL3: VREnable/Disable Register (offset =9Fh) [reset =OTP Dependent]\nFigure 6-43. VR_CTRL3 Register (Offset =9Fh) [reset =OTP Dependent]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVEDSWB1_2_\nDISABLEBSWA1_\nDISABLEBVTT_\nDISABLEBVTT_EN RESERVED SWB1_2_EN LDOA3_EN\nTPS650940,\nTPS650944, and\nTPS6509450 1 1 0 1 0 0 0\nTPS650941,\nTPS650942 and\nTPS6509470 1 1 1 0 0 0 0\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\n65TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments IncorporatedTable 6-36. VR_CTRL3 Register Field Descriptions\nBit Field Type Reset Description\n6 SWB1_2_DISABLEB R/W 1SWB1_2 Active Low Disable Bit.Writing 0tothisbitforces\nSWB1_2 toturnoffregardless ofstatus ofenable pins (PMICEN,\nSLP_Sx). Has priority over SWB1_2_EN.\n0:Disabled\n1:SWB1_2 operates normally.\n5 SWA1_DISABLEB R/W 1SWA1 Active Low Disable Bit.Writing 0tothisbitforces SWA1 to\nturnoffregardless ofstatus ofenable pins (PMICEN, SLP_Sx).\nHas priority over SWA1_EN.\n0:Disabled\n1:SWA1 operates normally.\n4 VTT_DISABLEB R/WTPS650940,\nTPS650944, and\nTPS650945: 0\nTPS650941,\nTPS650942 and\nTPS650947: 1VTT_LDO Active Low Disable Bit.Writing 0tothisbitforces\nVTT_LDO toturnoffregardless ofstatus ofenable pins\n(PMICEN, SLP_Sx). Has priority over VTT_EN.\n0:Disabled\n1:VTT_LDO operates normally.\n3 VTT_EN R/WTPS650940,\nTPS650944 and\nTPS650945: 1\nTPS650941,\nTPS650942 and\nTPS650947: 0VTT_LDO Enable bit.VTT_DISABLEB haspriority over VTT_EN.\n0:VTT_LDO operates normally.\n1:Enabled regardless ofpower sequencing, unless\nVTT_DISABLEB =0\n1 SWB1_2_EN R/W 0SWB1_2_Enable bit.SWB1_2_DISABLEB haspriority over\nSWB1_2_EN.\n0:SWB1_2 operates normally.\n1:Enabled regardless ofpower sequencing, unless\nSWB1_2_DISABLEB =0\n0 LDOA3_EN R/W 0LDOA3 Enable bit.\n0:Enabled ifLDOLS_EN =1\n1:Enabled regardless ofLDOLS_EN state\n6.6.26 GPO_CTRL: GPO Control Register (offset =A1h) [reset =0010 0000]\nFigure 6-44. GPO_CTRL Register (offset =A1h) [reset =0010 0000]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED GPO_LVL RESERVED RESERVED RESERVED RESERVED RESERVED\nTPS65094x 0 0 1 0 0 0 0 0\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-37. GPO_CTRL Register Field Descriptions\nBit Field Type Reset Description\n5 GPO_LVL R/W 1Open-drain GPO output level bit.\n0:Thepinisdriven tologic low.\n1:Thepinishigh impedance.\n66TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.27 PWR_FAULT_MASK1: VRPower Fault Mask1 Register (offset =A2h) [reset =1100 0000]\nFigure 6-45. PWR_FAULT_MASK1 Register (offset =A2h) [reset =1100 0000]\nBit 7 6 5 4 3 2 1 0\nBitNameLDOA2_\nFLTMSKSWA1_\nFLTMSKBUCK6_\nFLTMSKBUCK5_\nFLTMSKBUCK4_\nFLTMSKBUCK3_\nFLTMSKBUCK2_\nFLTMSKBUCK1_\nFLTMSK\nTPS65094x 1 1 0 0 0 0 0 0\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-38. PWR_FAULT_MASK1 Register Field Descriptions\nBit Field Type Reset Description\n7 LDOA2_FLTMSK R/W 1LDOA2 Power Fault Mask. When masked, power fault from LDOA2 does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n6 SWA1_FLTMSK R/W 1SWA1 Power Fault Mask. When masked, power fault from SWA1 does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n5 BUCK6_FLTMSK R/W 0BUCK6 Power Fault Mask. When masked, power fault from BUCK6 does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n4 BUCK5_FLTMSK R/W 0BUCK5 Power Fault Mask. When masked, power fault from BUCK5 does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n3 BUCK4_FLTMSK R/W 0BUCK4 Power Fault Mask. When masked, power fault from BUCK4 does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n2 BUCK3_FLTMSK R/W 0BUCK3 Power Fault Mask. When masked, power fault from BUCK3 does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n1 BUCK2_FLTMSK R/W 0BUCK2 Power Fault Mask. When masked, power fault from BUCK2 does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n0 BUCK1_FLTMSK R/W 0BUCK1 Power Fault Mask. When masked, power fault from BUCK1 does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n67TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.28 PWR_FAULT_MASK2: VRPower Fault Mask2 Register (offset =A3h) [reset =0011 0111]\nFigure 6-46. PWR_FAULT_MASK2 Register (offset =A3h) [reset =0011 0111]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVEDV5ANA_\nFLTMSKLDOA1_\nFLTMSKVTT_\nFLTMSKSWB1_2_\nFLTMSK[1]SWB1_2_\nFLTMSK[0]LDOA3_\nFLTMSK\nTPS65094x 0 0 1 1 0 1 1 1\nAccess R R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-39. PWR_FAULT_MASK2 Register Field Descriptions\nBit Field Type Reset Description\n5 V5ANA_FLTMSK R/W 1V5ANA Power Fault Mask. When masked, power fault from V5ANA does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n4 LDOA1_FLTMSK R/W 1LDOA1 Power Fault Mask. When masked, power fault from LDOA1 does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n3 VTT_FLTMSK R/W 0VTT LDO Power Fault Mask. When masked, power fault from VTT LDO does\nnotcause PMIC shutdown.\n0:NotMasked\n1:Masked\n2–1SWB1_2_FLTMSK R/W 11SWB1_2 Power Fault Mask. When masked, power fault from SWB1_2 does not\ncause PMIC shutdown.\n00:Notmasked\n11:Masked\n01-10 =RESERVED\n0 LDOA3_FLTMSK R/W 1LDOA3 Power Fault Mask. When masked, power fault from LDOA3 does not\ncause PMIC shutdown.\n0:Notmasked\n1:Masked\n6.6.29 DISCHCNT4: Discharge Control4 Register (offset =ADh) [reset =0110 0001]\nFigure 6-47. DISCHCNT4 Register (offset =ADh) [reset =0110 0001]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVED VTT_DIS RESERVED RESERVED RESERVED RESERVED\nTPS65094x 0 1 1 0 0 0 0 1\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-40. DISCHNT4 Register Field Descriptions\nBit Field Type Reset Description\n4 VTT_DIS R/W 0VTT_LDO discharge resistance\n0=Nodischarge\n1=100Ω\n68TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.30 LDOA1CTRL: LDOA1 Control Register (offset =AEh) [reset =OTP Dependent]\nFigure 6-48. LDOA1CTRL Register (offset =AEh) [reset =OTP Dependent]\nBit 7 6 5 4 3 2 1 0\nBitName LDOA1_DIS[1] LDOA1_DIS[0]LDOA1_SDWN_\nCONFIGLDOA1_VID[3] LDOA1_VID[2] LDOA1_VID[1] LDOA1_VID[0] LDOA1_EN\nTPS650940,\nTPS650941,\nTPS650942,\nTPS650945 and\nTPS6509470 1 1 1 1 1 0 0\nTPS650944 0 1 1 0 1 0 0 1\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-41. LDOA1CTRL Register Field Descriptions\nBit Field Type Reset Description\n7–6LDOA1_DIS[1:0] R/W 01LDOA1 discharge resistance\n00:Nodischarge\n01:100Ω\n10:200Ω\n11:500Ω\n5 LDOA1_SDWN_CONFIG R/W 1Control forDisabling LDOA1 during Emergency Shutdown\n0:LDOA1 willturnoffduring Emergency Shutdown.\n1:LDOA1 willnotturnoffduring Emergency Shutdown aslong as\nLDOA1_EN =1.\n4–1LDOA1_VID[3:0] R/WTPS650940,\nTPS650941,\nTPS650942,\nTPS650945\nand\nTPS650947:\n1110 (3.3V)\nTPS650944:\n0100 (1.8V)This field sets theLDOA3 regulator output regulation voltage innormal\nmode. Default =OTP Dependent. See Table 6-5forfulldetails.\n0 LDOA1_EN R/WTPS650940,\nTPS650941,\nTPS650942,\nTPS650945\nand\nTPS650947: 0\nTPS650944: 1LDOA1 Enable Bit.\n0:Disable\n1:Enable\n6.6.31 PG_STATUS1: Power Good Status1 Register (offset =B0h) [reset =0000 0000]\nFigure 6-49. PG_STATUS1 Register (offset =B0h) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitNameLDOA2_\nPGOODRESERVEDBUCK6_\nPGOODBUCK5_\nPGOODBUCK4_\nPGOODBUCK3_\nPGOODBUCK2\n_PGOODBUCK1_\nPGOOD\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R R R R R R R R\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-42. PG_STATUS1 Register Field Descriptions\nBit Field Type Reset Description\n7 LDOA2_PGOOD R 0LDOA2 Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n5 BUCK6_PGOOD R 0BUCK6 Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n69TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments IncorporatedTable 6-42. PG_STATUS1 Register Field Descriptions (continued)\nBit Field Type Reset Description\n4 BUCK5_PGOOD R 0BUCK5 Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n3 BUCK4_PGOOD R 0BUCK4 Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n2 BUCK3_PGOOD R 0BUCK3 Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n1 BUCK2_PGOOD R 0BUCK2 Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n0 BUCK1_PGOOD R 0BUCK1 Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n6.6.32 PG_STATUS2: Power Good Status2 Register (offset =B1h) [reset =0000 0000]\nFigure 6-50. PG_STATUS2 Register (offset =B1h) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVEDLDO5_\nPGOODLDOA1_\nPGOODVTT_\nPGOODRESERVED RESERVEDLDOA3_\nPGOOD\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R R R R R R R R\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-43. PG_STATUS2 Register Field Descriptions\nBit Field Type Reset Description\n5 LDO5_PGOOD R 0LDO5 Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n4 LDOA1_PGOOD R 0LDOA1 Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n3 VTT_PGOOD R 0VTT LDO Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n0 LDOA3_PGOOD R 0LDOA3 Power Good status.\n0:Theoutput isnotintarget regulation range.\n1:Theoutput isintarget regulation range.\n6.6.32.1 PWR_FAULT_STATUS1: Power Fault Status1 Register (offset =B2h) [reset =0000 0000]\nFigure 6-51. PWR_FAULT_STATUS1 Register (offset =B2h) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitNameLDOA2_\nPWRFLTRESERVEDBUCK6_\nPWRFLTBUCK5_\nPWRFLTBUCK4_\nPWRFLTBUCK3_\nPWRFLTBUCK2_\nPWRFLTBUCK1_\nPWRFLT\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\n70TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments IncorporatedTable 6-44. PWR_FAULT_STATUS1 Register Field Descriptions\nBit Field Type Reset Description\n7 LDOA2_PWRFLT R 0This fields indicates thatLDOA2 haslostregulation.\n0:NoFault.\n1:Power fault hasoccurred. Thehost towrite 1toclear.\n5 BUCK6_PWRFLT R 0This fields indicates thatBUCK6 haslostregulation.\n0:NoFault.\n1:Power fault hasoccurred. Thehost towrite 1toclear.\n4 BUCK5_PWRFLT R 0This fields indicates thatBUCK5 haslostregulation.\n0:NoFault.\n1:Power fault hasoccurred. Thehost towrite 1toclear.\n3 BUCK4_PWRFLT R 0This fields indicates thatBUCK4 haslostregulation.\n0:NoFault.\n1:Power fault hasoccurred. Thehost towrite 1toclear.\n2 BUCK3_PWRFLT R 0This fields indicates thatBUCK3 haslostregulation.\n0:NoFault.\n1:Power fault hasoccurred. Thehost towrite 1toclear.\n1 BUCK2_PWRFLT R 0This fields indicates thatBUCK2 haslostregulation.\n0:NoFault.\n1:Power fault hasoccurred. Thehost towrite 1toclear.\n0 BUCK1_PWRFLT R 0This fields indicates thatBUCK1 haslostregulation.\n0:NoFault.\n1:Power fault hasoccurred. Thehost towrite 1toclear.\n6.6.32.2 PWR_FAULT_STATUS2: Power Fault Status2 Register (offset =B3h) [reset =0000 0000]\nFigure 6-52. PWR_FAULT_STATUS2 Register (offset =B3h) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVEDLDOA1_\nPWRFLTVTT_\nPWRFLTRESERVED RESERVEDLDOA3_\nPWRFLT\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R R R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-45. PWR_FAULT_STATUS2 Register Field Descriptions\nBit Field Type Reset Description\n4 LDOA1_PWRFLT R/W 0This fields indicates thatLDOA1 haslostregulation.\n0:NoFault.\n1:Power fault hasoccurred. Thehost towrite 1toclear.\n3 VTT_PWRFLT R/W 0This fields indicates thatVTT LDO haslostregulation.\n0:NoFault.\n1:Power fault hasoccurred. Thehost towrite 1toclear.\n0 LDOA3_PWRFLT R/W 0This fields indicates thatLDOA3 haslostregulation.\n0:NoFault.\n1:Power fault hasoccurred. Thehost towrite 1toclear.\n71TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Detailed Description Copyright ©2015 –2019, Texas Instruments Incorporated6.6.33 TEMPHOT: Temperature HotStatus Register (offset =B5h) [reset =0000 0000]\nAsserted when aninternal temperature sensor detects riseofdietemperature above theHOT temperature\nthreshold (THOT).There arefivetemperature sensors across thedie.\nFigure 6-53. TEMPHOT Register (offset =B5h) [reset =0000 0000]\nBit 7 6 5 4 3 2 1 0\nBitName RESERVED RESERVED RESERVED DIE_HOT VTT_HOTTOP-RIGHT\n_HOTTOP-LEFT\n_HOTBOTTOM-\nRIGHT_HOT\nTPS65094x 0 0 0 0 0 0 0 0\nAccess R R R R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6-46. TEMPHOT Register Field Descriptions\nBit Field Type Reset Description\n4 DIE_HOT R/W 0Temperature ofrestofdiehasexceeded THOT.\n0:Notasserted.\n1:Asserted. Thehost towrite 1toclear.\n3 VTT_HOT R/W 0Temperature ofVTT LDO hasexceeded THOT.\n0:Notasserted.\n1:Asserted. Thehost towrite 1toclear.\n2 TOP-RIGHT_HOT R/W 0Temperature ofdietop-right hasexceeded THOT.Top-right corner ofdiefrom\ntopview given pin1isintop-left corner.\n0:Notasserted.\n1:Asserted. Thehost towrite 1toclear.\n1 TOP-LEFT_HOT R/W 0Temperature ofdietop-left hasexceeded THOT.Top-left corner ofdiefrom top\nview given pin1isintop-left corner.\n0:Notasserted.\n1:Asserted. Thehost towrite 1toclear.\n0 BOTTOM-RIGHT_HOT R/W 0Temperature ofdiebottom-right hasexceeded THOT.Bottom-right corner ofdie\nfrom topview given pin1isintop-left corner.\n0:Notasserted.\n1:Asserted. Thehost towrite 1toclear.\n72TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Application andImplementation Copyright ©2015 –2019, Texas Instruments Incorporated7Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n7.1 Application Information\n7.2 Typical Application\nForadetailed description about application usage, refer totheTPS65094x Design Guide and tothe\nTPS65094x Schematic Checklist, Layout Checklist, and ILIM Calculator Tool.The TPS65094x can be\nused inseveral different applications from computing, industrial interfacing, and much more. This section\ndescribes thegeneral application information andprovides amore detailed description ontheTPS65094x\ndevice thatpowers theIntel Apollo Lake system. The functional block diagram forthedevice isshown in\nFigure 7-1,which outlines thetypical external components necessary forproper device functionality.\nIRQBControl\nOutputs\nREFSYSREGISTERS\nDigital CoreINTERRUPT_CNTL\nThermal\nmonitoring\nThermal shutdownOTPTEST CTRLI2C CTRLSLP_S0B\nPCH_PWROK\nRSMRSTB\nPROCHOTInternal\nInterrupt \nEvents\n<PGND_BUCK3>BUCK3\nDefault: 1.05 V \n3 A\nVREFBUCK1\nDefault: 1V\nTypical \nApplication \nUsage:\n0.5 V to 1.45 V \n(DVS)\n5 AVSYS\nLDOA2\n0.7 V to 1.5 V\n600 mAControl\nInputs\nSoC\nVSYS\nLOAD SWB2\n400 mAPMICEN\nSLP_S3B\nSLP_S4B\nLDOLS_EN(a)\nSWA1_EN(b)\nTHERMTRIPB\n \nVSYS\nLDO5\nLDO3P3V5ANA\nBUCK5V\nnPUCBOOT1\nDRVH1\nSW1\nDRVL1\nFBVOUT1\nPGNDSNS1\nILIM1\nBUCK2\nDefault: 0V\nTypical \nApplication \nUsage:\n0.5 V to 1.45 V \n(DVS)\n21 AVSYS\nBOOT2\nDRVH2\nSW2\nDRVL2\nFBVOUT2\nPGNDSNS2\nILIM2\nPVIN3\nLX3\nFB3BUCK5V\n<PGND_BUCK4>BUCK4\nDefault: 1.8 V \n2 APVIN4\nLX4\nFB4\n<PGND_BUCK5>BUCK5\nDefault: 1.24 V \n2 APVIN5\nLX5\nFB5BUCK5V\nBUCK6\nDefault: OTP \nDependent \n7 AVSYS\nBOOT6\nDRVH6\nSW6\nDRVL6\nFBVOUT6\nPGNDSNS6\nILIM6LDO5VVNN\nVTT_LDO\n½ × VDDQ\nILIM set by OTPVDDQ\nVTTPVINVTT\nVTT\nVTTFBDRV5V_1_6DRV5V_2_A1LDOA1\n1.35 V to 3.3 V\n1.8 V(b)\n200 mALDOA1\nV1P8ACLK\nDATA\nLOAD SWB1\n400 mALOAD SWA1\n300 mALDOA3\n0.7 V to 1.5 V\n600 mA\nSWB2PVINSWB1_B2SWB1SWA1PVINSWA1LDOA3PVINLDOA2_A3LDOA2AGND\n0.5 V to 3.3 V\nV1P8U(1)SWA1VCCGI\nVCCRAM\nV1P8A\nV1P24AFBGND2VSET\nEN\nVSET\nEN\nVSET\nEN\nVSET\nEN\nVSET\nEN\nVSET\nENVSET\nENVSET\nEN\nEN EN ENENENLDO5V\nBUCK5VEC\n0.5 V to 3.3 VV1P8A\nGPO\nDashed connections optional.\nRefer to Pin Attributes for \nconnection if unused.\nSWB1_2(2)\n(1) LPDDR3 and LPDDR4\n(2) DDR3L \n(a) LDOA1 1RW\x03³$OZD\\V\x032Q´\n(b) LDOA1 ³$OZD\\V\x032Q´Optional(a)\nRequired(b)\nV1P8A(1)\n0.5 V to 3.3 V(2)\nCopyright © 2016, Texas Instruments Incorporated\n73TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Application andImplementation Copyright ©2015 –2019, Texas Instruments IncorporatedFigure 7-1.Functional Block Diagram\nControllerDRVHx\nDRVLxBOOT1\nSWx\nFBVOUTx\n<FBGND2>(1)PGNDSNSxVOUTVSYS\nLOUT\nILIMxDRV5V_x_xLDO5V\nControl \nfrom SOC\nPowerPADTMCOUT\nRILIM\nCopyright © 2017, Texas Instruments Incorporated\n74TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Application andImplementation Copyright ©2015 –2019, Texas Instruments Incorporated7.2.1 Design Requirements\nThe TPS65094x device requires decoupling capacitors onthe supply pins. Follow the values for\nrecommended capacitance onthese supplies given intheSpecifications section. The controllers,\nconverter, LDOs, and some other features can beadjusted tomeet specific application requirements.\nSection 7.2.2 ,Detailed Design Procedure, describes how todesign andadjust theexternal components to\nachieve desired performance.\n7.2.2 Detailed Design Procedure\n7.2.2.1 Controller Design Procedure\nDesigning thecontroller canbedivided intothefollowing steps:\n1.Design theoutput filter.\n2.Select theFETs.\n3.Select thebootstrap capacitor.\n4.Select theinput capacitors.\n5.Setthecurrent limits.\nFigure 7-2shows adiagram ofthecontroller. Controllers BUCK1, BUCK2, and BUCK6 require a5-V\nsupply and capacitors attheir corresponding DRV5V_x_x pins. Formost applications, theDRV5V_x_x\ninput must come from theLDO5P0 pintoensure uninterrupted supply voltage; a2.2-µF,X5R, 20%, 10-V,\norsimilar capacitor must beused fordecoupling.\nFigure 7-2.Controller Diagram\nIN OUT OUT\nL(MAX) OUT(MAX)\nIN sw(V V ) VI I 2 V f L\x10 u  \x0e u u u\nOUT IN OUT\nIN sw OUT(MAX) INDV (V V )LV f I Ku \x10  u u u\n75TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Application andImplementation Copyright ©2015 –2019, Texas Instruments Incorporated7.2.2.1.1 Selecting theOutput Capacitors\nTIrecommends using ceramic capacitors with lowESR values toprovide thelowest output voltage ripple.\nThe output capacitor requires either anX7R oranX5R dielectric. Capacitors with Y5V orZ5U dielectrics\ndisplay awide variation incapacitance over temperature andbecome resistive athigh frequencies.\nAtlight load currents, thecontroller operates inPFM mode, andtheoutput voltage ripple isdependent on\ntheoutput-capacitor value and thePFM peak inductor current. Higher output-capacitor values minimize\nthevoltage ripple inPFM mode. Toachieve specified regulation performance and lowoutput voltage\nripple, theDC-bias characteristic ofceramic capacitors must beconsidered. The effective capacitance of\nceramic capacitors drops with increasing DCbias voltage.\nFor theoutput capacitors oftheBUCK controllers, TIrecommends placing small ceramic capacitors\nbetween theinductor and load with many vias tothePGND plane. This solution typically provides the\nsmallest andlowest cost solution available forDCAP2 controllers.\nTomeet the transient specifications, the output capacitance must equal orexceed the minimum\ncapacitance listed intheelectrical characteristics table forBUCK1, BUCK2, andBUCK6 (assuming quality\nlayout techniques arefollowed). See Section 5.7,Electrical Characteristics: Buck Controllers .\n7.2.2.1.2 Selecting theInductor\nAninductor must beplaced between theexternal FETs and theoutput capacitors. Together, theinductor\nand output capacitors make thedouble-pole that contributes tostability. Inaddition, theinductor is\nresponsible fortheoutput ripple, efficiency, and transient performance. When theinductance increases,\ntheripple current decreases, which typically results inanincreased efficiency. However, with anincrease\nininductance, thetransient performance decreases. Finally, theinductor selected must berated for\nappropriate saturation current, core losses, andDCresistance (DCR).\nEquation 3shows thecalculation fortherecommended inductance forthecontroller.\nwhere\n•VOUTisthetypical output voltage.\n•VINisthetypical input voltage.\n•fSWisthetypical switching frequency.\n•IOUT(MAX) isthemaximum load current.\n•KINDistheratio ofILripple totheIOUT(MAX) .Forthisapplication, TIrecommends thatKINDissettoavalue\nfrom 0.2to0.4. (3)\nWith thechosen inductance value and thepeak current fortheinductor insteady state operation, IL(max)\ncanbecalculated using Equation 4.The rated saturation current oftheinductor must behigher than the\nIL(MAX) current.\n(4)\nFollowing theprevious equations, Table 7-1liststhepreferred inductor selected forthecontrollers..\nTable 7-1.Recommended Inductors\nMANUFACTURER PART NUMBER VALUE SIZE HEIGHT\nCyntec PIMB061H 0.47 µH 6.8mm×7.3mm 1.8mm\nCyntec PIMB062D 0.22 µH 6.8mm×7.3mm 2.4mm\n76TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Application andImplementation Copyright ©2015 –2019, Texas Instruments Incorporated7.2.2.1.3 Selecting theFETs\nThis controller isdesigned todrive two NMOS FETs. Typically, lower RDSON values are better for\nimproving theoverall efficiency ofthecontroller. However, higher gate-charge thresholds result inlower\nefficiency, sothetwo must bebalanced foroptimal performance. AstheRDSON forthelow-side FET\ndecreases, theminimum current limit increases; therefore, ensure selection oftheappropriate values for\ntheFETs, inductor, output capacitors, and current-limit resistor. TI\'s CSD87331Q3D, CSD87381P, and\nCSD87588N devices arerecommended forthecontrollers, depending ontherequired maximum current.\n7.2.2.1.4 Bootstrap Capacitor\nToensure theinternal high-side gate drivers aresupplied with astable low-noise supply voltage, a\ncapacitor must beconnected between theSWx pins and therespective BOOTx pins. TIrecommends\nplacing ceramic capacitors with thevalue of0.1µFforthecontrollers. During testing, a0.1-µF,size 0402,\n10-V capacitor isused forthecontrollers.\nTIrecommends reserving asmall resistor inseries with thebootstrap capacitor incase theturnon and\nturnoff oftheFETs must beslowed toreduce voltage ringing ontheswitch node, which isacommon\npractice forcontroller design.\n7.2.2.1.5 Selecting theInput Capacitors\nDue tothenature oftheswitching controller with apulsating input current, alow-ESR input capacitor is\nrequired forbest input-voltage filtering and also forminimizing theinterference with other circuits caused\nbyhigh input-voltage spikes. Forthecontroller, atypical 2.2-µFcapacitor canbeused fortheDRV5V_x_x\npintohandle thetransients onthedriver. FortheFET input, 10µFofinput capacitance (after derating) is\nrecommended formost applications. Toachieve the low-ESR requirement, aceramic capacitor is\nrecommended. However, thevoltage rating and DC-bias characteristic ofceramic capacitors must be\nconsidered. Forbetter input-voltage filtering, theinput capacitor canbeincreased without anylimit.\n7.2.2.1.5.1 Setting theCurrent Limit\nThecurrent-limiting resistor value must bechosen based onEquation 1.\nNOTE\nUse thecorrect value fortheceramic capacitor capacitance after derating toachieve the\nrecommended input capacitance.\nTIrecommends placing aceramic capacitor asclose aspossible totheFET across therespective VSYS\nand PGND pins ofthe FETs. The preferred capacitors for the controllers are two Murata\nGRM21BR61E226ME44: 22µF,0805, 25V,±20%, orsimilar capacitors.\nConverterLXx\nFBx\nPowerPADTMPVINx\nControl from SOCCINVIN_BUCK345_ANA VOUT LOUT\nCopyright © 2017, Texas Instruments Incorporated\n77TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Application andImplementation Copyright ©2015 –2019, Texas Instruments Incorporated7.2.2.2 Converter Design Procedure\nDesigning theconverter hasonly thefollowing twosteps:\n1.Design theoutput filter.\n2.Select theinput capacitors.\nTheconverter must besupplied bya5-Vsource. Figure 7-3shows adiagram oftheconverter.\nFigure 7-3.Converter Diagram\nIN OUT OUT\nL(MAX) OUT(MAX)\nIN sw(V V ) VI I 2 V f L\x10 u  \x0e u u u\nOUT IN OUT\nIN sw OUT(MAX) INDV (V V )LV f I Ku \x10  u u u\n78TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Application andImplementation Copyright ©2015 –2019, Texas Instruments Incorporated7.2.2.2.1 Selecting theInductor\nAninductor must beplaced between theexternal FETs and theoutput capacitors. Together, theinductor\nand output capacitors form adouble-pole inthecontrol loop that contributes tostability. Inaddition, the\ninductor isresponsible fortheoutput ripple, efficiency, and transient performance. When theinductance\nincreases, theripple current decreases, which typically results inanincrease inefficiency. However, with\nanincrease ininductance, thetransient performance decreases. Finally, theinductor selected must be\nrated forappropriate saturation current, core losses, andDCR.\nNOTE\nInternal parameters fortheconverters areoptimized fora0.47- µHinductor; however, itis\npossible touse other inductor values aslong asthey arechosen carefully and thoroughly\ntested.\nEquation 5shows thecalculation fortherecommended inductance fortheconverter.\nwhere\n•VOUTisthetypical output voltage.\n•VINisthetypical input voltage.\n•fSWisthetypical switching frequency.\n•IOUT(MAX) isthemaximum load current.\n•KINDistheratio ofILripple totheIOUT(MAX) .Forthisapplication, TIrecommends thatKINDissettoavalue\nfrom 0.2to0.4. (5)\nWith thechosen inductance value and thepeak current fortheinductor insteady state operation, IL(MAX)\ncanbecalculated using Equation 6.The rated saturation current oftheinductor must behigher than the\nIL(MAX) current.\n(6)\nFollowing these equations, Table 7-2liststhepreferred inductor selected fortheconverters.\nTable 7-2.Recommended Inductors\nMANUFACTURER PART NUMBER VALUE SIZE HEIGHT\nCyntec PIFE32251B-R47MS 0.47 µH 3.2mm×2.5mm 1.2mm\n79TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Application andImplementation Copyright ©2015 –2019, Texas Instruments Incorporated7.2.2.2.2 Selecting theOutput Capacitors\nTIrecommends using ceramic capacitors with low-ESR values arerecommended toprovide thelowest\noutput voltage ripple. The output capacitor requires either anX7R oranX5R rating. Y5V and Z5U\ncapacitors, aside from thewide variation incapacitance overtemperature, become resistive athigh\nfrequencies.\nAtlight load currents, theconverter operates inPFM mode andtheoutput voltage ripple isdependent on\ntheoutput-capacitor value and thePFM peak inductor current. Higher output-capacitor values minimize\nthevoltage ripple inPFM mode. Toachieve specified regulation performance and lowoutput voltage\nripple, theDC-bias characteristic ofceramic capacitors must beconsidered. The effective capacitance of\nceramic capacitors drops with increasing DC-bias voltage.\nFor theoutput capacitors oftheBUCK converters, TIrecommends placing small ceramic capacitors\nbetween theinductor and load with many vias tothePGND plane. This solution typically provides the\nsmallest andlowest-cost solution available forDCAP2 controllers.\nTomeet the transient specifications, the output capacitance must equal orexceed the minimum\ncapacitance listed forBUCK3, BUCK4, andBUCK5 (assuming quality layout techniques arefollowed).\n7.2.2.2.3 Selecting theInput Capacitors\nDue tothenature oftheswitching converter with apulsating input current, alow-ESR input capacitor is\nrequired forbest input-voltage filtering and forminimizing theinterference with other circuits caused by\nhigh input-voltage spikes. ForthePVINx pin,2.5µFofinput capacitance (after derating) isrequired for\nmost applications. Aceramic capacitor isrecommended toachieve thelow-ESR requirement. However,\nthevoltage rating and DC-bias characteristic ofceramic capacitors must beconsidered. Forbetter input-\nvoltage filtering, theinput capacitor canbeincreased without anylimit.\nNOTE\nUse thecorrect value fortheceramic capacitor capacitance after derating toachieve the\nrecommended input capacitance.\nThe preferred capacitor fortheconverters isone Samsung CL05A106MP5NUNC: 10µF,0402, 10V,\n±20%, orsimilar capacitor.\n7.2.2.3 LDO Design Procedure\nThe VTT LDO must handle thefastload transients from theDDR memory fortermination. Therefore, TI\nrecommends using ceramic capacitors tomaintain ahigh amount ofcapacitance with lowESR ontheVTT\nLDO outputs andinputs. Thepreferred output capacitors fortheVTT LDO aretheGRM188R60J226MEA0\nfrom Murata (22µF,0603, 6.3V,±20%, orsimilar capacitors). The preferred input capacitor fortheVTT\nLDO istheCL05A106MP5NUNC from Samsung (10µF,0402, 10V,±20%, orsimilar capacitor).\nThe remaining LDOs must have input and output capacitors chosen based onthevalues inSection 5.9,\nElectrical Characteristics: LDOs.\n80TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Application andImplementation Copyright ©2015 –2019, Texas Instruments Incorporated7.2.3 Application Curves\nFigure 7-4.BUCK2 Controller Load Transient Figure 7-5.BUCK3 Converter Load Transient\nFigure 7-6.BUCK2 Controller Start-Up Figure 7-7.BUCK3 Converter Start-Up\nPMIC\nSoCPMICEN\nTHERMTRIPBEC\n10 k\rLDOA1\n81TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Application andImplementation Copyright ©2015 –2019, Texas Instruments Incorporated7.3 Specific Application forTPS650944\nFortheTPS650944 device, ifregister reset isdesired when thePMICEN pinispulled low, analternate\nreset condition canbeused. There aretwosimple options. The firstoption istowrite 1totheSDWN bitin\ntheFORCESHUTDN register (see Section 6.6.17 ,FORCESHUTDN: Force Emergency Shutdown Control\nRegister )toforce power rails toturn offand reset allregisters. The second option istouse thefalling\nedge detection oftheTHERMTRIPB pintotrigger thedevice reset. Inthiscase, when thePMICEN pinis\npulled low, theTHERMTRIPB pinonPMIC should bepulled lowsimultaneously, which can bedone in\nseveral ways. One approach istoconnect alow-voltage Schottky diode between thePMICEN and\nTHERMTRIPB pins. Because theTHERMTRIPB SoC pinispush-pull configured, asecond diode is\nneeded toprevent shorting theSoC pintoGND. Anexample canbeseen inFigure 7-8.Both diodes must\nhave aforward voltage below PMIC VIL(0.4V)attheappropriate current. Another approach istoroute the\nTHERMTRIPB signal from SoC through theECandtiePMICEN andTHERMTRIPB together atthePMIC.\nNOTE: Notapplicable ifLDOA1 isnotconfigured to"Always On"\nFigure 7-8.PMICEN andTHERMTRIPB Connection Option forLDOA1 "Always On"Spins\nFortheTPS650944 device, ifboth thePVINSWA1 andPVINSWB1_B2 pins aretiedto2.5V,LDOA2 and\nLDOA3 willturn onifallVRs andload switches areenabled andhave released their Power Good signals.\nToavoid LDOA2 andLDOA3 turning onunexpectedly, TIrecommends using voltages other than 2.5Von\nboth SWA1 andSWB1_2.\n82TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Power Supply Recommendations Copyright ©2015 –2019, Texas Instruments Incorporated7.4 Do\'sandDon\'ts\n•Connect theLDO5V output totheDRV5V_x_x inputs forsituations where anexternal 5-Vsupply isnot\ninitially available orisnotavailable theentire time PMIC ison.Iftheexternal 5-Vsupply isalways\npresent, then DRV5V_x_x can bedirectly connected toremove theV5ANA-to-LDO5P0 load switch\nRDSON.\n•Ensure thatnone ofthecontrol pins arepotentially floating.\n•Include 0-Ωresistors ontheDRVH andBOOT pins ofcontrollers onprototype boards, which allows for\nslowing thecontrollers ifthesystem isunable tohandle thenoise generated bythelarge switching orif\nswitching voltage istoolarge duetolayout.\n•Donotconnect theV5ANA power input toadifferent source other than PVINx. Amismatch here\ncauses reference circuits toregulate incorrectly.\n•Donotsupply theV5ANA power input before theVSYS. Reference biasing oftheinternal FETs may\nturnontheHSFET andpass theinput totheoutput until VSYS isbiased.\n8Power Supply Recommendations\nThis device isdesigned towork with several different input voltages. The minimum voltage ontheVSYS\npinis5.6Vforthedevice tostart up;however, thisisalow-power rail.The input totheFETs must be\nfrom 5.4Vto21Vaslong astheproper BOM choices aremade. Input totheconverters must be\n5V.Forthedevice tooutput maximum power, theinput power must besufficient. Forthecontrollers, VIN\nmust beable tosupply upto5A(typically), though less isacceptable with higher voltages orless usage.\nFortheconverters, PVINx must beable tosupply 2A(typically).\nAbest practice here istodetermine power usage bythesystem andback-calculate thenecessary power\ninput based onexpected efficiency values.\nBUCK2\nBUCK3 BUCK5 BUCK4 BUCK1BUCK6 VTT VREF Capacitor\n83TPS65094\nwww.ti.com SWCS133D –SEPTEMBER 2015 –REVISED MAY 2019\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Layout Copyright ©2015 –2019, Texas Instruments Incorporated9Layout\n9.1 Layout Guidelines\nForadetailed description regarding layout recommendations, refer totheTPS65094x Design Guide and\ntotheTPS65094x Schematic Checklist, Layout Checklist, and ILIM Calculator Tool.Forallswitching\npower supplies, thelayout isanimportant step inthedesign, especially athigh peak currents and high\nswitching frequencies. Ifthelayout isnotcarefully done, theregulator canhave stability problems andEMI\nissues. Therefore, usewide and short traces forthemain current path and forthepower ground tracks.\nThe input capacitors, output capacitors, andinductors must beplaced asclose aspossible tothedevice.\nUse acommon-ground node forpower ground and use adifferent, isolated node forcontrol ground to\nminimize theeffects ofground noise. Connect these ground nodes close totheAGND pinbyone ortwo\nvias. Use ofthedesign guide ishighly encouraged inaddition tothefollowing listofother basic\nrequirements:\n•Donotallow theAGND, PGNDSNSx, orFBGND2 toconnect tothethermal padonthetoplayer.\n•Toensure proper sensing based onFET RDSON,PGNDSNSx must notconnect toPGND until very\nclose tothePGND pinoftheFET.\n•Allinductors, input/output capacitors, andFETs fortheconverters andcontroller must beonthesame\nboard layer asthedevice.\n•Toachieve thebest regulation performance, place feedback connection points near the output\ncapacitors andminimize thecontrol feedback loop asmuch aspossible.\n•Bootstrap capacitors must beplaced close tothedevice.\n•The input andoutput capacitors oftheinternal reference regulators must beplaced close tothedevice\npins.\n•Route DRVHx andSWx asadifferential pair. Ensure thatthere isaPGND path routed inparallel with\nDRVLx, which provides optimal driver loops.\n9.2 Layout Example\nFigure 9-1.EVM Layout Example With AllComponents ontheTopLayer\n84TPS65094\nSWCS133D –SEPTEMBER 2015 –REVISED MAY 2019 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: TPS65094Device andDocumentation Support Copyright ©2015 –2019, Texas Instruments Incorporated10Device andDocumentation Support\n10.1 Device Support\n10.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES\nNOT CONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS OR\nSERVICES ORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS OR\nSERVICES, EITHER ALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n10.1.2 Development Support\nSee thefollowing fordevelopment support:\nTPS65094x Schematic Checklist, Layout Checklist, andILIM Calculator Tool\n10.2 Documentation Support\n10.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•TPS65094x Design Guide\n•TPS65094x Evaluation Module\n10.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Inthe\nupper right corner, click onAlert metoregister andreceive aweekly digest ofanyproduct information that\nhaschanged. Forchange details, review therevision history included inanyrevised document.\n10.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bythe\nrespective contributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews;\nseeTI\'sTerms ofUse.\nTIE2E™Online Community The TIengineer-to-engineer (E2E) community was created tofoster\ncollaboration among engineers. Ate2e.ti.com ,you can ask questions, share knowledge,\nexplore ideas andhelp solve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly find helpful E2E forums along with design support tools\nandcontact information fortechnical support.\n10.5 Trademarks\nD-CAP2, D-CAP, E2E aretrademarks ofTexas Instruments.\nUltrabook, Intel aretrademarks ofIntel Corporation.\nNXP isatrademark ofNXP Semiconductors.\nAllother trademarks aretheproperty oftheir respective owners.\n10.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n10.7 Glossary\nTIGlossary This glossary listsandexplains terms, acronyms, anddefinitions.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS650940A0RSKR ACTIVE VQFN RSK 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650940A0\nPG1.0\nTPS650940A0RSKT ACTIVE VQFN RSK 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650940A0\nPG1.0\nTPS650941A0RSKR ACTIVE VQFN RSK 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650941A0\nPG1.0\nTPS650941A0RSKT ACTIVE VQFN RSK 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650941A0\nPG1.0\nTPS650942A0RSKR ACTIVE VQFN RSK 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650942A0\nPG1.0\nTPS650942A0RSKT ACTIVE VQFN RSK 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650942A0\nPG1.0\nTPS650944A0RSKR ACTIVE VQFN RSK 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650944A0\nPG1.0\nTPS650944A0RSKT ACTIVE VQFN RSK 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650944A0\nPG1.0\nTPS650945A0RSKR ACTIVE VQFN RSK 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650945A0\nPG1.0\nTPS650945A0RSKT ACTIVE VQFN RSK 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650945A0\nPG1.0\nTPS650947A0RSKR ACTIVE VQFN RSK 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650947A0\nPG1.0\nTPS650947A0RSKT ACTIVE VQFN RSK 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T650947A0\nPG1.0\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2RoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 11-Sep-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS650940A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650940A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650940A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nTPS650940A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nTPS650941A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650941A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650941A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nTPS650941A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nTPS650942A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650942A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650942A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nTPS650942A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nTPS650944A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650944A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650944A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nTPS650944A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 11-Sep-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS650945A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650945A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650945A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nTPS650945A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nTPS650947A0RSKR VQFN RSK 642000 330.0 16.4 8.38.31.112.016.0 Q2\nTPS650947A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nTPS650947A0RSKT VQFN RSK 64250 180.0 16.4 8.38.31.112.016.0 Q2\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 11-Sep-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS650940A0RSKR VQFN RSK 642000 367.0 367.0 38.0\nTPS650940A0RSKR VQFN RSK 642000 367.0 367.0 35.0\nTPS650940A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650940A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650941A0RSKR VQFN RSK 642000 367.0 367.0 38.0\nTPS650941A0RSKR VQFN RSK 642000 367.0 367.0 35.0\nTPS650941A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650941A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650942A0RSKR VQFN RSK 642000 367.0 367.0 35.0\nTPS650942A0RSKR VQFN RSK 642000 367.0 367.0 38.0\nTPS650942A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650942A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650944A0RSKR VQFN RSK 642000 367.0 367.0 35.0\nTPS650944A0RSKR VQFN RSK 642000 367.0 367.0 38.0\nTPS650944A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650944A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650945A0RSKR VQFN RSK 642000 367.0 367.0 38.0\nTPS650945A0RSKR VQFN RSK 642000 367.0 367.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 11-Sep-2022\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS650945A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650945A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650947A0RSKR VQFN RSK 642000 367.0 367.0 38.0\nTPS650947A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nTPS650947A0RSKT VQFN RSK 64250 210.0 185.0 35.0\nPack Materials-Page 4\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS650940A0RSKR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage (VSYS): 5.6V to 21V
  - Output Voltage Range for BUCK1: 0.5V to 1.67V (Dynamic Voltage Scaling from 0.5V to 1.45V in 10mV steps)
  - Output Voltage for BUCK2: 0.5V to 1.67V
  - Output Voltage for BUCK3: 0.65V to 3.575V
  - Output Voltage for BUCK4: 0.65V to 3.575V
  - Output Voltage for BUCK5: 0.5V to 1.67V
  - Output Voltage for BUCK6: OTP dependent (default 1.1V)
  - LDOA1 Output Voltage: 1.35V to 3.3V
  - LDOA2 Output Voltage: 0.7V to 1.5V
  - LDOA3 Output Voltage: 0.7V to 1.5V

- **Current Ratings:**
  - BUCK1: 5A
  - BUCK2: 21A
  - BUCK3: 3A
  - BUCK4: 2A
  - BUCK5: 2A
  - BUCK6: 7A
  - LDOA1: 200mA
  - LDOA2: 600mA
  - LDOA3: 600mA
  - VTT LDO: 1.5A

- **Power Consumption:**
  - Shutdown current: 65µA
  - Quiescent current for LDOs: 20µA

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - VQFN (64 pins), dimensions: 8mm x 8mm

- **Special Features:**
  - Integrated power management for Intel Apollo Lake platform.
  - Supports Dynamic Voltage Scaling (DVS).
  - I2C interface for control and configuration.
  - Thermal shutdown and overcurrent protection features.
  - Multiple load switches with slew rate control.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E.

#### Description:
The **TPS650940A0RSKR** is a Power Management Integrated Circuit (PMIC) designed specifically for Intel processors, particularly for applications in tablets, ultrabooks, and notebooks. It integrates multiple voltage regulators, including synchronous step-down converters and low-dropout (LDO) regulators, to provide a compact and efficient power solution. The device is optimized for low-voltage rails, making it suitable for battery-powered devices and wall-powered designs.

#### Typical Applications:
- **Power Management:** The TPS650940 is used in systems requiring efficient power management, particularly in portable devices powered by lithium-ion batteries.
- **Computing Devices:** It is ideal for tablets, ultrabooks, and notebook computers, providing the necessary power rails for various components.
- **Industrial PCs and IoT Devices:** The PMIC can be utilized in industrial applications and Internet-of-Things (IoT) devices that require reliable power management.
- **Dynamic Voltage Scaling:** The device supports DVS, allowing for power efficiency improvements in systems that can adjust voltage based on load conditions.

This summary encapsulates the essential specifications and applications of the TPS650940A0RSKR, providing a clear understanding of its capabilities and intended use cases.