\hypertarget{GCC_2TriCore__1782_2port_8c}{\section{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-G\-C\-C/\-Tri\-Core\-\_\-1782/port.c File Reference}
\label{GCC_2TriCore__1782_2port_8c}\index{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
}
{\ttfamily \#include $<$stdlib.\-h$>$}\\*
{\ttfamily \#include $<$string.\-h$>$}\\*
{\ttfamily \#include $<$tc1782.\-h$>$}\\*
{\ttfamily \#include $<$machine/intrinsics.\-h$>$}\\*
{\ttfamily \#include $<$machine/cint.\-h$>$}\\*
{\ttfamily \#include $<$machine/wdtcon.\-h$>$}\\*
{\ttfamily \#include \char`\"{}Free\-R\-T\-O\-S.\-h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}task.\-h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}list.\-h\char`\"{}}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{GCC_2TriCore__1782_2port_8c_a53c7e0018d578cc75a6de242b255efe7}{port\-S\-Y\-S\-T\-E\-M\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}~( 0x000008\-F\-F\-U\-L ) /$\ast$ Supervisor Mode, M\-P\-U Register Set 0 and Call Depth Counting disabled. $\ast$/
\item 
\#define \hyperlink{GCC_2TriCore__1782_2port_8c_aebaaca5ba9d52f6f5bf4710cf2e85cd5}{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}~( 0x000014\-F\-F\-U\-L ) /$\ast$ I\-O Level 1, M\-P\-U Register Set 1 and Call Depth Counting disabled. $\ast$/
\item 
\#define \hyperlink{GCC_2TriCore__1782_2port_8c_a03c1ebce1ade45e402edb73ceb8379aa}{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-U\-N\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}~( 0x000010\-F\-F\-U\-L ) /$\ast$ I\-O Level 0, M\-P\-U Register Set 1 and Call Depth Counting disabled. $\ast$/
\item 
\#define \hyperlink{GCC_2TriCore__1782_2port_8c_a04fc64e05f3949f4ff4b5c276c036407}{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-C\-X\-I\-\_\-\-U\-P\-P\-E\-R\-\_\-\-C\-O\-N\-T\-E\-X\-T\-\_\-\-W\-O\-R\-D}~( 0x00\-C00000\-U\-L ) /$\ast$ The lower 20 bits identify the C\-S\-A address. $\ast$/
\item 
\#define \hyperlink{GCC_2TriCore__1782_2port_8c_ad00855b9a1ed5b492cea473aa43574af}{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-Y\-S\-C\-O\-N}~( 0x00000000\-U\-L ) /$\ast$ M\-P\-U Disable. $\ast$/
\item 
\#define \hyperlink{GCC_2TriCore__1782_2port_8c_a24b47f41a4ccf1c96020b4981fec5f98}{port\-C\-S\-A\-\_\-\-F\-C\-X\-\_\-\-M\-A\-S\-K}~( 0x000\-F\-F\-F\-F\-F\-U\-L )
\item 
\#define \hyperlink{GCC_2TriCore__1782_2port_8c_a8b8c4b80063cf1c2f6da57b93b66d595}{port\-R\-E\-S\-T\-O\-R\-E\-\_\-\-P\-S\-W\-\_\-\-M\-A\-S\-K}~( $\sim$( 0x000000\-F\-F\-U\-L ) )
\item 
\#define \hyperlink{GCC_2TriCore__1782_2port_8c_af46f8ef7814652af16a16ef746a6fe56}{port\-S\-Y\-S\-C\-A\-L\-L\-\_\-\-T\-R\-A\-P}~( 6 )
\item 
\#define \hyperlink{GCC_2TriCore__1782_2port_8c_ad3bc25f78b2c1da77824c18234353c71}{port\-N\-U\-M\-\_\-\-W\-O\-R\-D\-S\-\_\-\-I\-N\-\_\-\-C\-S\-A}~( 16 )
\item 
\#define \hyperlink{GCC_2TriCore__1782_2port_8c_a1191455c4b11064d65717fc18324faac}{port\-E\-N\-A\-B\-L\-E\-\_\-\-C\-P\-U\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T}~( 1\-U $<$$<$ 12\-U )
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
int32\-\_\-t \hyperlink{GCC_2TriCore__1782_2port_8c_a42d48e1e07c99c055d4353dc3b38b466}{x\-Port\-Start\-Scheduler} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{GCC_2TriCore__1782_2port_8c_a439885284a5dd45017f84a4a80d03afc}{v\-Port\-Reclaim\-C\-S\-A} (uint32\-\_\-t $\ast$px\-T\-C\-B)
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{GCC_2TriCore__1782_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{v\-Port\-End\-Scheduler} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
uint32\-\_\-t \hyperlink{GCC_2TriCore__1782_2port_8c_ad2d8a18289cda8ec91acf0a4dce63e30}{ux\-Port\-Set\-Interrupt\-Mask\-From\-I\-S\-R} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\hypertarget{GCC_2TriCore__1782_2port_8c_a24b47f41a4ccf1c96020b4981fec5f98}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!port\-C\-S\-A\-\_\-\-F\-C\-X\-\_\-\-M\-A\-S\-K@{port\-C\-S\-A\-\_\-\-F\-C\-X\-\_\-\-M\-A\-S\-K}}
\index{port\-C\-S\-A\-\_\-\-F\-C\-X\-\_\-\-M\-A\-S\-K@{port\-C\-S\-A\-\_\-\-F\-C\-X\-\_\-\-M\-A\-S\-K}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{port\-C\-S\-A\-\_\-\-F\-C\-X\-\_\-\-M\-A\-S\-K}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-C\-S\-A\-\_\-\-F\-C\-X\-\_\-\-M\-A\-S\-K~( 0x000\-F\-F\-F\-F\-F\-U\-L )}}\label{GCC_2TriCore__1782_2port_8c_a24b47f41a4ccf1c96020b4981fec5f98}
\hypertarget{GCC_2TriCore__1782_2port_8c_a1191455c4b11064d65717fc18324faac}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!port\-E\-N\-A\-B\-L\-E\-\_\-\-C\-P\-U\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T@{port\-E\-N\-A\-B\-L\-E\-\_\-\-C\-P\-U\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T}}
\index{port\-E\-N\-A\-B\-L\-E\-\_\-\-C\-P\-U\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T@{port\-E\-N\-A\-B\-L\-E\-\_\-\-C\-P\-U\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{port\-E\-N\-A\-B\-L\-E\-\_\-\-C\-P\-U\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-E\-N\-A\-B\-L\-E\-\_\-\-C\-P\-U\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T~( 1\-U $<$$<$ 12\-U )}}\label{GCC_2TriCore__1782_2port_8c_a1191455c4b11064d65717fc18324faac}
\hypertarget{GCC_2TriCore__1782_2port_8c_a04fc64e05f3949f4ff4b5c276c036407}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-C\-X\-I\-\_\-\-U\-P\-P\-E\-R\-\_\-\-C\-O\-N\-T\-E\-X\-T\-\_\-\-W\-O\-R\-D@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-C\-X\-I\-\_\-\-U\-P\-P\-E\-R\-\_\-\-C\-O\-N\-T\-E\-X\-T\-\_\-\-W\-O\-R\-D}}
\index{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-C\-X\-I\-\_\-\-U\-P\-P\-E\-R\-\_\-\-C\-O\-N\-T\-E\-X\-T\-\_\-\-W\-O\-R\-D@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-C\-X\-I\-\_\-\-U\-P\-P\-E\-R\-\_\-\-C\-O\-N\-T\-E\-X\-T\-\_\-\-W\-O\-R\-D}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-C\-X\-I\-\_\-\-U\-P\-P\-E\-R\-\_\-\-C\-O\-N\-T\-E\-X\-T\-\_\-\-W\-O\-R\-D}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-C\-X\-I\-\_\-\-U\-P\-P\-E\-R\-\_\-\-C\-O\-N\-T\-E\-X\-T\-\_\-\-W\-O\-R\-D~( 0x00\-C00000\-U\-L ) /$\ast$ The lower 20 bits identify the C\-S\-A address. $\ast$/}}\label{GCC_2TriCore__1782_2port_8c_a04fc64e05f3949f4ff4b5c276c036407}
\hypertarget{GCC_2TriCore__1782_2port_8c_aebaaca5ba9d52f6f5bf4710cf2e85cd5}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}}
\index{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D~( 0x000014\-F\-F\-U\-L ) /$\ast$ I\-O Level 1, M\-P\-U Register Set 1 and Call Depth Counting disabled. $\ast$/}}\label{GCC_2TriCore__1782_2port_8c_aebaaca5ba9d52f6f5bf4710cf2e85cd5}
\hypertarget{GCC_2TriCore__1782_2port_8c_ad00855b9a1ed5b492cea473aa43574af}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-Y\-S\-C\-O\-N@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-Y\-S\-C\-O\-N}}
\index{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-Y\-S\-C\-O\-N@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-Y\-S\-C\-O\-N}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-Y\-S\-C\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-Y\-S\-C\-O\-N~( 0x00000000\-U\-L ) /$\ast$ M\-P\-U Disable. $\ast$/}}\label{GCC_2TriCore__1782_2port_8c_ad00855b9a1ed5b492cea473aa43574af}
\hypertarget{GCC_2TriCore__1782_2port_8c_a03c1ebce1ade45e402edb73ceb8379aa}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-U\-N\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-U\-N\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}}
\index{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-U\-N\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-U\-N\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-U\-N\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-U\-N\-P\-R\-I\-V\-I\-L\-E\-G\-E\-D\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D~( 0x000010\-F\-F\-U\-L ) /$\ast$ I\-O Level 0, M\-P\-U Register Set 1 and Call Depth Counting disabled. $\ast$/}}\label{GCC_2TriCore__1782_2port_8c_a03c1ebce1ade45e402edb73ceb8379aa}
\hypertarget{GCC_2TriCore__1782_2port_8c_ad3bc25f78b2c1da77824c18234353c71}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!port\-N\-U\-M\-\_\-\-W\-O\-R\-D\-S\-\_\-\-I\-N\-\_\-\-C\-S\-A@{port\-N\-U\-M\-\_\-\-W\-O\-R\-D\-S\-\_\-\-I\-N\-\_\-\-C\-S\-A}}
\index{port\-N\-U\-M\-\_\-\-W\-O\-R\-D\-S\-\_\-\-I\-N\-\_\-\-C\-S\-A@{port\-N\-U\-M\-\_\-\-W\-O\-R\-D\-S\-\_\-\-I\-N\-\_\-\-C\-S\-A}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{port\-N\-U\-M\-\_\-\-W\-O\-R\-D\-S\-\_\-\-I\-N\-\_\-\-C\-S\-A}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-N\-U\-M\-\_\-\-W\-O\-R\-D\-S\-\_\-\-I\-N\-\_\-\-C\-S\-A~( 16 )}}\label{GCC_2TriCore__1782_2port_8c_ad3bc25f78b2c1da77824c18234353c71}
\hypertarget{GCC_2TriCore__1782_2port_8c_a8b8c4b80063cf1c2f6da57b93b66d595}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!port\-R\-E\-S\-T\-O\-R\-E\-\_\-\-P\-S\-W\-\_\-\-M\-A\-S\-K@{port\-R\-E\-S\-T\-O\-R\-E\-\_\-\-P\-S\-W\-\_\-\-M\-A\-S\-K}}
\index{port\-R\-E\-S\-T\-O\-R\-E\-\_\-\-P\-S\-W\-\_\-\-M\-A\-S\-K@{port\-R\-E\-S\-T\-O\-R\-E\-\_\-\-P\-S\-W\-\_\-\-M\-A\-S\-K}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{port\-R\-E\-S\-T\-O\-R\-E\-\_\-\-P\-S\-W\-\_\-\-M\-A\-S\-K}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-E\-S\-T\-O\-R\-E\-\_\-\-P\-S\-W\-\_\-\-M\-A\-S\-K~( $\sim$( 0x000000\-F\-F\-U\-L ) )}}\label{GCC_2TriCore__1782_2port_8c_a8b8c4b80063cf1c2f6da57b93b66d595}
\hypertarget{GCC_2TriCore__1782_2port_8c_af46f8ef7814652af16a16ef746a6fe56}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!port\-S\-Y\-S\-C\-A\-L\-L\-\_\-\-T\-R\-A\-P@{port\-S\-Y\-S\-C\-A\-L\-L\-\_\-\-T\-R\-A\-P}}
\index{port\-S\-Y\-S\-C\-A\-L\-L\-\_\-\-T\-R\-A\-P@{port\-S\-Y\-S\-C\-A\-L\-L\-\_\-\-T\-R\-A\-P}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{port\-S\-Y\-S\-C\-A\-L\-L\-\_\-\-T\-R\-A\-P}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-Y\-S\-C\-A\-L\-L\-\_\-\-T\-R\-A\-P~( 6 )}}\label{GCC_2TriCore__1782_2port_8c_af46f8ef7814652af16a16ef746a6fe56}
\hypertarget{GCC_2TriCore__1782_2port_8c_a53c7e0018d578cc75a6de242b255efe7}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!port\-S\-Y\-S\-T\-E\-M\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D@{port\-S\-Y\-S\-T\-E\-M\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}}
\index{port\-S\-Y\-S\-T\-E\-M\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D@{port\-S\-Y\-S\-T\-E\-M\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{port\-S\-Y\-S\-T\-E\-M\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-Y\-S\-T\-E\-M\-\_\-\-P\-R\-O\-G\-R\-A\-M\-\_\-\-S\-T\-A\-T\-U\-S\-\_\-\-W\-O\-R\-D~( 0x000008\-F\-F\-U\-L ) /$\ast$ Supervisor Mode, M\-P\-U Register Set 0 and Call Depth Counting disabled. $\ast$/}}\label{GCC_2TriCore__1782_2port_8c_a53c7e0018d578cc75a6de242b255efe7}


\subsection{Function Documentation}
\hypertarget{GCC_2TriCore__1782_2port_8c_ad2d8a18289cda8ec91acf0a4dce63e30}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!ux\-Port\-Set\-Interrupt\-Mask\-From\-I\-S\-R@{ux\-Port\-Set\-Interrupt\-Mask\-From\-I\-S\-R}}
\index{ux\-Port\-Set\-Interrupt\-Mask\-From\-I\-S\-R@{ux\-Port\-Set\-Interrupt\-Mask\-From\-I\-S\-R}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{ux\-Port\-Set\-Interrupt\-Mask\-From\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t ux\-Port\-Set\-Interrupt\-Mask\-From\-I\-S\-R (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{GCC_2TriCore__1782_2port_8c_ad2d8a18289cda8ec91acf0a4dce63e30}
\hypertarget{GCC_2TriCore__1782_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!v\-Port\-End\-Scheduler@{v\-Port\-End\-Scheduler}}
\index{v\-Port\-End\-Scheduler@{v\-Port\-End\-Scheduler}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{v\-Port\-End\-Scheduler}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-End\-Scheduler (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{GCC_2TriCore__1782_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}
\hypertarget{GCC_2TriCore__1782_2port_8c_a439885284a5dd45017f84a4a80d03afc}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!v\-Port\-Reclaim\-C\-S\-A@{v\-Port\-Reclaim\-C\-S\-A}}
\index{v\-Port\-Reclaim\-C\-S\-A@{v\-Port\-Reclaim\-C\-S\-A}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{v\-Port\-Reclaim\-C\-S\-A}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-Reclaim\-C\-S\-A (
\begin{DoxyParamCaption}
\item[{uint32\-\_\-t $\ast$}]{px\-T\-C\-B}
\end{DoxyParamCaption}
)}}\label{GCC_2TriCore__1782_2port_8c_a439885284a5dd45017f84a4a80d03afc}
\hypertarget{GCC_2TriCore__1782_2port_8c_a42d48e1e07c99c055d4353dc3b38b466}{\index{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}!x\-Port\-Start\-Scheduler@{x\-Port\-Start\-Scheduler}}
\index{x\-Port\-Start\-Scheduler@{x\-Port\-Start\-Scheduler}!GCC/TriCore_1782/port.c@{G\-C\-C/\-Tri\-Core\-\_\-1782/port.\-c}}
\subsubsection[{x\-Port\-Start\-Scheduler}]{\setlength{\rightskip}{0pt plus 5cm}int32\-\_\-t x\-Port\-Start\-Scheduler (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{GCC_2TriCore__1782_2port_8c_a42d48e1e07c99c055d4353dc3b38b466}
