<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2683080-A1" country="EP" doc-number="2683080" kind="A1" date="20140108" family-id="46724217" file-reference-id="206443" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146585169" ucid="EP-2683080-A1"><document-id><country>EP</country><doc-number>2683080</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12175265-A" is-representative="YES"><document-id mxw-id="PAPP154847361" load-source="docdb" format="epo"><country>EP</country><doc-number>12175265</doc-number><kind>A</kind><date>20120706</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140552350" ucid="EP-12175265-A" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>12175265</doc-number><kind>A</kind><date>20120706</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989322745" load-source="ipcr">H03F   3/45        20060101AFI20130122BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1991310602" load-source="docdb" scheme="CPC">H03F   3/45085     20130101 FI20140110BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132360140" lang="DE" load-source="patent-office">Operations-Transkonduktanzverstärker</invention-title><invention-title mxw-id="PT132360141" lang="EN" load-source="patent-office">Operational transconductance amplifier</invention-title><invention-title mxw-id="PT132360142" lang="FR" load-source="patent-office">Amplificateur opérationnel de transconductance</invention-title><citations><patent-citations><patcit mxw-id="PCIT242943175" load-source="docdb" ucid="EP-0637128-A1"><document-id format="epo"><country>EP</country><doc-number>0637128</doc-number><kind>A1</kind><date>19950201</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943176" load-source="docdb" ucid="EP-0910164-A1"><document-id format="epo"><country>EP</country><doc-number>0910164</doc-number><kind>A1</kind><date>19990421</date></document-id><sources><source name="SEA" category="X" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943177" load-source="docdb" ucid="JP-H0498683-A"><document-id format="epo"><country>JP</country><doc-number>H0498683</doc-number><kind>A</kind><date>19920331</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943178" load-source="docdb" ucid="US-4456887-A"><document-id format="epo"><country>US</country><doc-number>4456887</doc-number><kind>A</kind><date>19840626</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943179" load-source="docdb" ucid="US-4496860-A"><document-id format="epo"><country>US</country><doc-number>4496860</doc-number><kind>A</kind><date>19850129</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943180" load-source="docdb" ucid="US-5184086-A"><document-id format="epo"><country>US</country><doc-number>5184086</doc-number><kind>A</kind><date>19930202</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943181" load-source="docdb" ucid="US-5399988-A"><document-id format="epo"><country>US</country><doc-number>5399988</doc-number><kind>A</kind><date>19950321</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943182" load-source="docdb" ucid="US-5606288-A"><document-id format="epo"><country>US</country><doc-number>5606288</doc-number><kind>A</kind><date>19970225</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943183" load-source="docdb" ucid="US-6249184-B1"><document-id format="epo"><country>US</country><doc-number>6249184</doc-number><kind>B1</kind><date>20010619</date></document-id><sources><source name="SEA" category="X" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943184" load-source="docdb" ucid="WO-1996031948-A2"><document-id format="epo"><country>WO</country><doc-number>1996031948</doc-number><kind>A2</kind><date>19961010</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>HSUAN-YU MARCUS PAN ET AL:  "An Improved Broadband High Linearity SiGe HBT Differential Amplifier", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, IEEE, US, vol. 58, no. 8, 1 August 2011 (2011-08-01) , pages 1685-1694, XP011336637, ISSN: 1549-8328, DOI: 10.1109/TCSI.2010.2103191</text><sources><source mxw-id="PNPL45210953" load-source="docdb" name="SEA" category="A"/></sources></nplcit><nplcit><text>None</text><sources><source mxw-id="PNPL45210954" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919513550" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>NXP BV</last-name><address><country>NL</country></address></addressbook></applicant><applicant mxw-id="PPAR919520916" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>NXP B.V.</last-name></addressbook></applicant><applicant mxw-id="PPAR919007573" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>NXP B.V.</last-name><iid>100810158</iid><address><street>High Tech Campus 60</street><city>5656 AG Eindhoven</city><country>NL</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919508764" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>PRUVOST XAVIER</last-name><address><country>GB</country></address></addressbook></inventor><inventor mxw-id="PPAR919512399" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>PRUVOST, XAVIER</last-name></addressbook></inventor><inventor mxw-id="PPAR919014676" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>PRUVOST, XAVIER</last-name><address><street>c/o NXP Semiconductors, Intellectual Property and Licensing 60 High Street</street><city>Redhill, Surrey RH1 1NY</city><country>GB</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919011684" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Miles, John Richard</last-name><iid>101349077</iid><address><street>NXP B.V. Intellectual Property &amp; Licensing Red Central 60 High Street</street><city>Redhill, Surrey RH1 1SH</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549817285" load-source="docdb">AL</country><country mxw-id="DS549745502" load-source="docdb">AT</country><country mxw-id="DS549817299" load-source="docdb">BE</country><country mxw-id="DS549815471" load-source="docdb">BG</country><country mxw-id="DS549816814" load-source="docdb">CH</country><country mxw-id="DS549908806" load-source="docdb">CY</country><country mxw-id="DS549745503" load-source="docdb">CZ</country><country mxw-id="DS549819428" load-source="docdb">DE</country><country mxw-id="DS549817300" load-source="docdb">DK</country><country mxw-id="DS549908807" load-source="docdb">EE</country><country mxw-id="DS549743323" load-source="docdb">ES</country><country mxw-id="DS549815472" load-source="docdb">FI</country><country mxw-id="DS549815473" load-source="docdb">FR</country><country mxw-id="DS549819429" load-source="docdb">GB</country><country mxw-id="DS549817301" load-source="docdb">GR</country><country mxw-id="DS549817306" load-source="docdb">HR</country><country mxw-id="DS549908808" load-source="docdb">HU</country><country mxw-id="DS549816815" load-source="docdb">IE</country><country mxw-id="DS549817307" load-source="docdb">IS</country><country mxw-id="DS549815478" load-source="docdb">IT</country><country mxw-id="DS549908809" load-source="docdb">LI</country><country mxw-id="DS549819434" load-source="docdb">LT</country><country mxw-id="DS549745504" load-source="docdb">LU</country><country mxw-id="DS549819435" load-source="docdb">LV</country><country mxw-id="DS549819436" load-source="docdb">MC</country><country mxw-id="DS549745572" load-source="docdb">MK</country><country mxw-id="DS549745577" load-source="docdb">MT</country><country mxw-id="DS549743324" load-source="docdb">NL</country><country mxw-id="DS549815479" load-source="docdb">NO</country><country mxw-id="DS549743329" load-source="docdb">PL</country><country mxw-id="DS549815480" load-source="docdb">PT</country><country mxw-id="DS549743330" load-source="docdb">RO</country><country mxw-id="DS549815481" load-source="docdb">RS</country><country mxw-id="DS549743331" load-source="docdb">SE</country><country mxw-id="DS549816816" load-source="docdb">SI</country><country mxw-id="DS549745578" load-source="docdb">SK</country><country mxw-id="DS549745579" load-source="docdb">SM</country><country mxw-id="DS549908810" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128673341" lang="EN" load-source="patent-office"><p id="pa01" num="0001">An OTA amplifier has a pair of cross coupled branches, in which current is injected into each branch, at the node between a pair of transistors in the branch, thereby to improve the linearity of the voltage to current conversion function of the amplifier.
<img id="iaf01" file="imgaf001.tif" wi="165" he="126" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737492" lang="EN" source="EPO" load-source="docdb"><p>An OTA amplifier has a pair of cross coupled branches, in which current is injected into each branch, at the node between a pair of transistors in the branch, thereby to improve the linearity of the voltage to current conversion function of the amplifier.</p></abstract><description mxw-id="PDES63959329" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">The present invention relates generally to an OTA (operational transconductance amplifier) structure.</p><p id="p0002" num="0002">An OTA is an amplifier which produces an output current from a differential input voltage. Thus, it functions as a voltage controlled current source. OTAs are typically used to make amplifiers and filters in band ranging from 0 to 100MHz.</p><p id="p0003" num="0003"><figref idrefs="f0001">Figure 1</figref> shows an example of a basic OTA core structure. It comprises four bipolar junction transistors. The transistors are in two parallel branches between a high power rail and current source tail 10. This current source 10 sets an amplifier dc bias current, which sets the overall transconductance of the amplifier.</p><p id="p0004" num="0004">Each branch comprises two series transistors 12, 14 (for one branch the transistors are shown as 12a,14a and for the other branch they are shown as 12b,14b). By series is meant that the collector-emitter path of one is in series with the collector-emitter path of the other. The top transistors 12a,12b have their collectors connected to the top power rail (3.3V for example), and their emitters connected to the collectors of the bottom transistors 14a,14b. This is what is meant by a series connection. The node in each branch between the two transistors defines a current output port, so that there is a differential current output.</p><p id="p0005" num="0005">The differential voltage input signal is applied across the gates of the top transistors 12a,12b, and the bottom transistors 14a,14b have cross-connected bases. The base of one connects to the collector of the other. A tail resistor is shown present between each lower transistor 14 and the current source, although in practice, this resistor is an intrinsic resistance of the bottom transistor 14.</p><p id="p0006" num="0006">This structure gives a high linearity thanks to the cross connected bottom transistors 14. A converter 15 converts the input voltage into a differential voltage with a dc reference, for example 2.1V.<!-- EPO <DP n="2"> --></p><p id="p0007" num="0007">Note that <figref idrefs="f0001">Figure 1</figref> is a simplified schematic diagram of the typical configuration. For example current mirrors are typically used to deliver output current.</p><p id="p0008" num="0008"><figref idrefs="f0002">Figure 2</figref> shows a small signal equivalent circuit for the OTA core. Each transistor is represented as a current source, and the corresponding transconductance gm is shown (gm1 for the top transistors and gm2 for the bottom transistors). The differential input voltage is shown as +V and -V, and the output current is shown as I, which flows down one branch of the amplifier core. This is the small signal current.</p><p id="p0009" num="0009">The base resistances are shown as Rπ and the emitter resistances are shown as Re. <figref idrefs="f0002">Figure 2</figref> shows the voltages at the nodes between the two transistors of each branch, as well as across some of the resistors.</p><p id="p0010" num="0010">The transconductance value gm is defined as: <maths id="math0001" num=""><math display="block"><mi>gm</mi><mo>=</mo><mi mathvariant="normal">Δicollector</mi><mo>/</mo><mi mathvariant="normal">Δvbase</mi></math><img id="ib0001" file="imgb0001.tif" wi="44" he="4" img-content="math" img-format="tif"/></maths></p><p id="p0011" num="0011">For small signals: <maths id="math0002" num=""><math display="block"><mi>gm</mi><mo>=</mo><mi>icollector</mi><mo>/</mo><mi>vbase</mi></math><img id="ib0002" file="imgb0002.tif" wi="39" he="4" img-content="math" img-format="tif"/></maths></p><p id="p0012" num="0012">Hence <maths id="math0003" num=""><math display="block"><mi>vbase</mi><mo>=</mo><mi>icollector</mi><mo>/</mo><mi>gm</mi></math><img id="ib0003" file="imgb0003.tif" wi="39" he="4" img-content="math" img-format="tif"/></maths></p><p id="p0013" num="0013">The current can considered as zero based on the value of Rπ being very high.</p><p id="p0014" num="0014">The circuit of <figref idrefs="f0002">Figure 2</figref> gives a small signal equivalent of circuit of <figref idrefs="f0001">Figure 1</figref>. The transistors are replaced by their small signal equivalent model. For transistor 14a for example the collector voltage =-(rei+i/gm2) and the base voltage=rei+i/gm2.</p><p id="p0015" num="0015">The circuit of <figref idrefs="f0002">Figure 2</figref> yields: <maths id="math0004" num=""><math display="block"><mi>V</mi><mo>=</mo><mo>-</mo><mi>Re</mi><mo>⁢</mo><mi>i</mi><mo>-</mo><mfrac><mi>i</mi><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub></mfrac><mo>+</mo><mfrac><mi>i</mi><msub><mi mathvariant="italic">gm</mi><mn>1</mn></msub></mfrac><mo>=</mo><mo>-</mo><mi>Re</mi><mo>⁢</mo><mi>i</mi><mo>-</mo><mi>i</mi><mn>.</mn><mfenced separators=""><mfrac><mn>1</mn><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub></mfrac><mo>-</mo><mfrac><mn>1</mn><msub><mi mathvariant="italic">gm</mi><mn>1</mn></msub></mfrac></mfenced></math><img id="ib0004" file="imgb0004.tif" wi="97" he="26" img-content="math" img-format="tif"/></maths><!-- EPO <DP n="3"> --></p><p id="p0016" num="0016">Note that an equal and opposite small signal current flows through the two branches.</p><p id="p0017" num="0017">With gm<sub>1</sub>=gm<sub>2</sub> (because the same collector current is in transistors 1 and 2): <maths id="math0005" num=""><math display="block"><msub><mi mathvariant="italic">Gm</mi><mi mathvariant="italic">tot</mi></msub><mo>=</mo><mfrac><mi>i</mi><mi>V</mi></mfrac><mo>=</mo><mo>-</mo><mfrac><mn>1</mn><mi>Re</mi></mfrac></math><img id="ib0005" file="imgb0005.tif" wi="39" he="14" img-content="math" img-format="tif"/></maths></p><p id="p0018" num="0018">In conclusion, the overall effective transconductance Gm<sub>tot</sub> is only a function of Re, therefore the OTA is very linear. In this ideal schematic, non linear gm1 and gm2 terms cancel each other.</p><p id="p0019" num="0019">Unfortunately, the current in the resistors Rπ cannot be neglected.</p><p id="p0020" num="0020"><figref idrefs="f0003">Figure 3</figref> shows a small signal equivalent circuit of the OTA core with base currents. These are shown as a fraction 1/β of the output current i (where β is the ratio of collector current to base current). It is assumed that Rπ<sub>1</sub> *gm1=Rπ2*gm2= β, based on all four transistors being identical.</p><p id="p0021" num="0021">From <figref idrefs="f0003">Figure 3</figref>: <maths id="math0006" num=""><math display="block"><mi>V</mi><mo>=</mo><mo>-</mo><mi>Re</mi><mn>.</mn><mi>i</mi><mn>.</mn><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mn>3</mn><mi>β</mi></mfrac></mfenced><mo>-</mo><mfrac><mi>i</mi><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub></mfrac><mo>⁢</mo><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mn>2</mn><mi>β</mi></mfrac></mfenced><mo>+</mo><mfrac><mi>i</mi><msub><mi mathvariant="italic">gm</mi><mn>1</mn></msub></mfrac></math><img id="ib0006" file="imgb0006.tif" wi="79" he="19" img-content="math" img-format="tif"/></maths> <maths id="math0007" num=""><math display="block"><mfrac><mi>V</mi><mi>i</mi></mfrac><mo>=</mo><mo>-</mo><mi>Re</mi><mn>.</mn><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mn>3</mn><mi>β</mi></mfrac></mfenced><mo>+</mo><mfrac><mn>1</mn><msub><mi mathvariant="italic">gm</mi><mn>1</mn></msub></mfrac><mo>-</mo><mfrac><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mn>2</mn><mi>β</mi></mfrac></mfenced><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub></mfrac></math><img id="ib0007" file="imgb0007.tif" wi="79" he="21" img-content="math" img-format="tif"/></maths></p><p id="p0022" num="0022">V/i is not linear because it is dependant on gm1 and gm2. This is a limitation of existing OTA structures, and it results in non-linear behaviour. There is therefore a need for an OTA with improved linearity.</p><p id="p0023" num="0023">According to the invention, there is provided an OTA amplifier, comprising:
<ul><li>a first branch having first and second transistors in series between high and low power rails and connected together at a first node;<!-- EPO <DP n="4"> --></li><li>a second branch having first and second transistors in series between the high and low power rails and connected together at a second node;</li><li>a pair of input lines connected to the control terminals of the first transistors, for receiving a differential voltage as input to the amplifier; and</li><li>a current output arrangement which provides an output current dependent on the currents flowing in the first and second branches,</li><li>wherein the control terminal of the second transistor in the first branch is connected to the second node and the control terminal of the second transistor in the second branch is connected to the first node,</li><li>and wherein a current source is provided for injecting a current to each of the first and second nodes.</li></ul></p><p id="p0024" num="0024">The invention relates to OTA amplifiers using cross-coupled transistor pairs, and relates particularly to bipolar junction transistors.</p><p id="p0025" num="0025">The addition of these injection currents improves the linearity of the amplifier, in particular the voltage to current conversion function of the amplifier. The linearity of the voltage to current conversion can in this way be set to an optimum.</p><p id="p0026" num="0026">By "in series" in connection with transistors is meant that output paths are in series, in which the control terminal is the input and the two other terminals define the output path. In the case of bipolar junction transistors, the output terminals are the collector and emitter and the input terminal is the base. In this case, the collector of one is connected to the emitter of the next in a series arrangement.</p><p id="p0027" num="0027">A first output current mirror circuit can be provided for generating a first current output from the amplifier derived from the current flowing through the second transistor of one of the branches, and a second output current mirror circuit can be provided for generating a second current output from the amplifier derived from the current flowing through the second transistor of the other one of the branches.</p><p id="p0028" num="0028">Thus, the output current provided by the OTA is a differential output current provided by the two current mirror circuits. This enables an output current to be derived from the internal currents flowing within the core of the OTA, and without disrupting the operation of the OTA core.<!-- EPO <DP n="5"> --></p><p id="p0029" num="0029">A current mirror arrangement is preferably provided for generating the injection current from a transistor control current (i.e. a transistor base current in the case of a bipolar junction transistor). In this way, the injection current is proportional to the transistor control (i.e. base) current.</p><p id="p0030" num="0030">The operating point (defined by the collector current) is rather stable with regard to process change, but base currents are not that stable. Base currents have significant process spread. The injection current is thus fixed with reference to the base current to cope with β process spread.</p><p id="p0031" num="0031">The current mirror arrangement (for the injection current) can comprise a first current mirror circuit for mirroring an OTA bias current, and driving the mirrored current through a reference transistor of the same type as the first and second transistors. In this way, a reference transistor is biased in a way that is related to the bias of the main transistors used in the circuit. A second current mirror circuit is for generating the injection current from a control current of the reference transistor. This means the control (base or gate) current of the main transistors used in the circuit is essentially duplicated and monitored in order to derive the injection current. The injection current thus depends on the operating point of the amplifier.</p><p id="p0032" num="0032">The (second) current mirror circuit can then generate the injection current as a multiple of the reference transistor control current.</p><p id="p0033" num="0033">The first and second transistors of each branch (and the reference transistor) preferably comprise bipolar junction transistors.</p><p id="p0034" num="0034">The invention also provides a method of controlling an OTA amplifier which comprises:
<ul><li>a first branch having first and second transistors in series between high and low power rails and connected together at a first node;</li><li>a second branch having first and second transistors in series between the high and low power rails and connected together at a second node;</li><li>a pair of input lines connected to the control terminals of the first transistors, for receiving a differential voltage as input to the amplifier; and</li><li>a current output arrangement which provides an output current dependent on the currents flowing in the first and second branches,<!-- EPO <DP n="6"> --></li><li>wherein the control terminal of the second transistor in the first branch is connected to the second node and the control terminal of the second transistor in the second branch is connected to the first node,</li><li>wherein the method comprises injecting a current to each of the first and second nodes.</li></ul></p><p id="p0035" num="0035">This method improves the linearity of the voltage to current conversion function of the amplifier.</p><p id="p0036" num="0036">Examples of the invention will now be described in detail with reference to the accompanying drawings, in which:
<ul><li><figref idrefs="f0001">Figure 1</figref> shows the core of a known OTA amplifier circuit;</li><li><figref idrefs="f0002">Figure 2</figref> shows an equivalent circuit for the circuit of <figref idrefs="f0001">Figure 1</figref> assuming zero base current;</li><li><figref idrefs="f0003">Figure 3</figref> shows an equivalent circuit for the circuit of <figref idrefs="f0001">Figure 1</figref> with non-zero base currents;</li><li><figref idrefs="f0004">Figure 4</figref> shows in simplified form an example of amplifier circuit of the invention;</li><li><figref idrefs="f0005">Figure 5</figref> shows a simulation of the performance of the circuit of <figref idrefs="f0004">Figure 4</figref></li><li><figref idrefs="f0006">Figure 6</figref> shows the circuit of <figref idrefs="f0004">Figure 4</figref> with some additional circuit components, in particular current mirrors used to deliver output current;</li><li><figref idrefs="f0007">Figure 7</figref> shows an equivalent circuit for the circuit of <figref idrefs="f0006">Figure 6</figref> with non-zero base currents;</li><li><figref idrefs="f0008">Figure 8</figref> shows a known OTA circuit in more detail;</li><li><figref idrefs="f0009">Figure 9</figref> shows the invention applied to the circuit of <figref idrefs="f0008">Figure 8</figref>;</li><li><figref idrefs="f0010">Figure 10</figref> shows linearity of an amplifier using the circuit of <figref idrefs="f0008">Figure 8</figref>, the amplifier comprising an OTA cell combined with a resistive feedback network; and</li><li><figref idrefs="f0010">Figure 11</figref> shows linearity of an amplifier using the circuit of <figref idrefs="f0009">Figure 9</figref>, again with the amplifier comprising an OTA cell combined with a resistive feedback network.</li></ul></p><p id="p0037" num="0037">The invention provides an OTA amplifier having a pair of cross coupled branches, in which current is injected into each branch, at the node between the<!-- EPO <DP n="7"> --> pair of transistors in the branch, thereby to improve the linearity of the voltage to current conversion function of the amplifier.</p><p id="p0038" num="0038">As shown above, the ratio between voltage and current for the conventional OTA is given by: <maths id="math0008" num=""><math display="block"><mfrac><mi>V</mi><mi>i</mi></mfrac><mo>=</mo><mo>-</mo><mi>Re</mi><mn>.</mn><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mn>3</mn><mi>β</mi></mfrac></mfenced><mo>+</mo><mfrac><mn>1</mn><msub><mi mathvariant="italic">gm</mi><mn>1</mn></msub></mfrac><mo>-</mo><mfrac><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mn>2</mn><mi>β</mi></mfrac></mfenced><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub></mfrac></math><img id="ib0008" file="imgb0008.tif" wi="70" he="29" img-content="math" img-format="tif"/></maths></p><p id="p0039" num="0039">The invention aims to target the nonlinear parts of the relation, namely to set: <maths id="math0009" num=""><math display="block"><mo>-</mo><mfrac><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mn>2</mn><mi>β</mi></mfrac></mfenced><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub></mfrac><mo>+</mo><mfrac><mn>1</mn><msub><mi mathvariant="italic">gm</mi><mn>1</mn></msub></mfrac><mo>=</mo><mn>0</mn></math><img id="ib0009" file="imgb0009.tif" wi="47" he="23" img-content="math" img-format="tif"/></maths></p><p id="p0040" num="0040">By doing this, the V/I relation can be made as linear as possible.</p><p id="p0041" num="0041">This target is obtained when: <maths id="math0010" num=""><math display="block"><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub><mo>=</mo><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub></math><img id="ib0010" file="imgb0010.tif" wi="78" he="23" img-content="math" img-format="tif"/></maths></p><p id="p0042" num="0042">It is possible to achieve this by adding dc sources delivering a current ladjust as shown in <figref idrefs="f0004">Figure 4</figref>.</p><p id="p0043" num="0043"><figref idrefs="f0004">Figure 4</figref> differs from <figref idrefs="f0001">Figure 1</figref> in that each top transistor 12a,12b has a current source 20a,20b between its collector and emitter providing the current ladjust. This current is thus supplied to the nodes between the transistors in the two branches.</p><p id="p0044" num="0044">These current sources achieve Ic1=Ic2 - Δ, namely they make the two collector currents slightly different.</p><p id="p0045" num="0045">The effect of the current sources has been determined by simulation. The core cell has been simulated choosing i=200µA and Re=3Ω.</p><p id="p0046" num="0046">ladjust is changed gradually and a transconductance value Gmt is as well as the third order output intercept point (OPI3) are monitored.<!-- EPO <DP n="8"> --></p><p id="p0047" num="0047">The value Gmt is a "total" transconductance value which is defined as: <maths id="math0011" num=""><math display="block"><mi>Gmt</mi><mo>=</mo><msub><mi>Ic</mi><mfenced separators=""><mn mathvariant="normal">18</mn><mo>⁢</mo><mi mathvariant="normal">a</mi></mfenced></msub><mo>/</mo><mfenced separators=""><msub><mi>Vb</mi><mfenced separators=""><mn mathvariant="normal">12</mn><mo>⁢</mo><mi mathvariant="normal">a</mi></mfenced></msub><mo>-</mo><msub><mi>Vb</mi><mfenced separators=""><mn mathvariant="normal">12</mn><mo>⁢</mo><mi mathvariant="normal">b</mi></mfenced></msub></mfenced></math><img id="ib0011" file="imgb0011.tif" wi="66" he="14" img-content="math" img-format="tif"/></maths></p><p id="p0048" num="0048">Where Ic<sub>(12a)</sub> is the collector current of the transistor 12a, Vb<sub>(12a)</sub> is the base current of the transistor 12a, and Vb<sub>(12b)</sub> is the base current of the transistor 12b.</p><p id="p0049" num="0049">A parametric simulation has been performed with various values applied for ladjust. An ac plot is made at frequency 10MHz, which is chosen because it is in the upper part of an example of band of interest for low IF applications.</p><p id="p0050" num="0050">Tones at 8MHz and 9MHz are used to stimulate the OTA and the output current is referenced to 200µA peak.</p><p id="p0051" num="0051">The results are presented in <figref idrefs="f0005">Figure 5</figref> which is a linearity and gain simulation for the OTA core results with respect to the adjustment current ladjust.</p><p id="p0052" num="0052">Plot 50 is the gain and plot 52 is the third order output intercept point (OPI3).</p><p id="p0053" num="0053">The OIP3 measure has an optimum at iadjust=2 ibase (2.8≈2x1.5), wherein ibase is the base current to the transistor 14a.</p><p id="p0054" num="0054">The base current is roughly the same to all four transistors because they are identical and have (almost) the same collector current. Nevertheless, the base current can change with process variation, which is why it is valuable to to check behaviour with a Monte-Carlo simulation.</p><p id="p0055" num="0055">The OIP3 value is improved by 2dB. The value of Gmt at 10MHz is also increased by 4dB. This is beneficial when the OTA is used in a closed loop.</p><p id="p0056" num="0056"><figref idrefs="f0006">Figure 6</figref> shows that in a real circuit, the bottom transistors have current mirrors 30a,30b. The current mirrors are used to deliver the OTA output current to the output load (not shown). They enable an output current with large voltage swing capability. They also provide a way to boost the value Gmt because the current mirrors provide a multiplying factor.</p><p id="p0057" num="0057">The current mirrors 30a,30b together form a current output arrangement. This output arrangement provides an output current which is dependent on the currents flowing in the first and second branches, in particular a scaled version of the branch currents. Thus, the OTA core has branch currents which are<!-- EPO <DP n="9"> --> modulated by the differential voltage applied, and these branch currents are the required outputs from the circuit. The current output arrangement uses current mirrors to generate the OTA outputs as a pair of differential currents.</p><p id="p0058" num="0058">As shown, the first output current mirror circuit 30a is for generating a first current output from the amplifier derived from the current flowing through the second transistor 14a, and the second output current mirror circuit 30b is for generating a second current output from the amplifier derived from the current flowing through the second transistor 14b. In this way, the operation of the OTA core is separate from the differential output current provided by the two current mirror circuits 30a, 30b.</p><p id="p0059" num="0059">Using same approach as above, an equivalent circuit for <figref idrefs="f0006">Figure 6</figref> is shown in <figref idrefs="f0007">Figure 7</figref>.</p><p id="p0060" num="0060">Note that in <figref idrefs="f0007">Figure 7</figref>, by using identical transistors, R1gm1=R2gm2=β.</p><p id="p0061" num="0061">Note that the dc current sources 20a, 20b are not shown in <figref idrefs="f0007">Figure 7</figref> as they are dc sources and therefore do not appear in the small ac signal schematic circuit.</p><p id="p0062" num="0062">In <figref idrefs="f0007">Figure 7</figref>, n is the current mirror multiplying factor for the output current mirror circuits 30a, 30b. It corresponds to the ratio between the transistor 14a/14b and the transistor of the current mirror 30a/30b in <figref idrefs="f0006">Figure 6</figref>, for example with a value of 5.</p><p id="p0063" num="0063">V/I can be estimated as follows <maths id="math0012" num=""><math display="block"><mi>V</mi><mo>=</mo><mo>-</mo><mfrac><mi>i</mi><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub></mfrac><mo>⁢</mo><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mi>n</mi><mi>β</mi></mfrac><mo>+</mo><mfrac><mn>2</mn><mi>β</mi></mfrac></mfenced><mo>-</mo><mi>Re</mi><mn>.</mn><mi>i</mi><mn>.</mn><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mi>n</mi><mi>β</mi></mfrac><mo>+</mo><mfrac><mn>3</mn><mi>β</mi></mfrac></mfenced><mo>+</mo><mfrac><mi>i</mi><msub><mi mathvariant="italic">gm</mi><mn>1</mn></msub></mfrac></math><img id="ib0012" file="imgb0012.tif" wi="95" he="14" img-content="math" img-format="tif"/></maths> <maths id="math0013" num=""><math display="block"><mfrac><mi>V</mi><mi>i</mi></mfrac><mo>=</mo><mo>-</mo><mi>Re</mi><mn>.</mn><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mi>n</mi><mi>β</mi></mfrac><mo>+</mo><mfrac><mn>3</mn><mi>β</mi></mfrac></mfenced><mo>-</mo><mfrac><mn>1</mn><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub></mfrac><mo>⁢</mo><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mi>n</mi><mi>β</mi></mfrac><mo>+</mo><mfrac><mn>2</mn><mi>β</mi></mfrac></mfenced><mo>+</mo><mfrac><mn>1</mn><msub><mi mathvariant="italic">gm</mi><mn>1</mn></msub></mfrac></math><img id="ib0013" file="imgb0013.tif" wi="95" he="19" img-content="math" img-format="tif"/></maths></p><p id="p0064" num="0064">Then the aim is to target: <maths id="math0014" num=""><math display="block"><mfrac><msub><mi mathvariant="italic">gm</mi><mn>2</mn></msub><msub><mi mathvariant="italic">gm</mi><mn>1</mn></msub></mfrac><mo>=</mo><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mi>n</mi><mi>β</mi></mfrac><mo>+</mo><mfrac><mn>2</mn><mi>β</mi></mfrac></mfenced></math><img id="ib0014" file="imgb0014.tif" wi="42" he="15" img-content="math" img-format="tif"/></maths> <maths id="math0015" num=""><math display="block"><mo>⇔</mo><msub><mi mathvariant="italic">Ic</mi><mn>2</mn></msub><mo>=</mo><mfenced separators=""><mn>1</mn><mo>+</mo><mfrac><mi>n</mi><mi>β</mi></mfrac><mo>+</mo><mfrac><mn>2</mn><mi>β</mi></mfrac></mfenced><mo>⁢</mo><msub><mi mathvariant="italic">Ic</mi><mn>1</mn></msub><mo>=</mo><msub><mi mathvariant="italic">Ic</mi><mn>1</mn></msub><mo>+</mo><mi mathvariant="italic">nIb</mi><mo>⁢</mo><mn>1</mn><mo>+</mo><mn>2</mn><mo>⁢</mo><mi mathvariant="italic">Ib</mi><mo>⁢</mo><mn>1</mn></math><img id="ib0015" file="imgb0015.tif" wi="84" he="19" img-content="math" img-format="tif"/></maths><!-- EPO <DP n="10"> --></p><p id="p0065" num="0065">From this it follows that: <maths id="math0016" num=""><math display="block"><msub><mi mathvariant="italic">Ic</mi><mn>1</mn></msub><mo>+</mo><mi mathvariant="italic">Iadjust</mi><mo>=</mo><msub><mi mathvariant="italic">Ic</mi><mn>1</mn></msub><mo>+</mo><mi mathvariant="italic">nIb</mi><mo>⁢</mo><mn>2</mn></math><img id="ib0016" file="imgb0016.tif" wi="58" he="13" img-content="math" img-format="tif"/></maths></p><p id="p0066" num="0066">Thus, it can be deduced that: <maths id="math0017" num=""><math display="block"><mi mathvariant="italic">Iadjust</mi><mo>=</mo><mi mathvariant="italic">nIb</mi><mo>⁢</mo><mn>1</mn><mo>+</mo><mn>2</mn><mo>⁢</mo><mi mathvariant="italic">Ib</mi><mo>⁢</mo><mn>1</mn><mo>+</mo><mi mathvariant="italic">nIb</mi><mo>⁢</mo><mn>2</mn><mo>≅</mo><mn>2.</mn><mo>⁢</mo><mfenced separators=""><mi>n</mi><mo>+</mo><mn>1</mn></mfenced><mn>.</mn><mi mathvariant="italic">Ibase</mi><mo>≅</mo><mn>2</mn><mo>⁢</mo><mi mathvariant="italic">Ibase_tot</mi></math><img id="ib0017" file="imgb0017.tif" wi="118" he="14" img-content="math" img-format="tif"/></maths></p><p id="p0067" num="0067">Ib1 and Ib2 are the base currents for the top and bottom transistors respectively. They are assumed to be equal in the approximation above, i.e. Ib1=Ib2=Ibase. Ibase_tot is the sum of base current of the top/bottom transistor 12a,14a (Ibase) and the base currents of the current mirror 30a (see <figref idrefs="f0006">Figure 6</figref>), since the current mirror ratio is n.</p><p id="p0068" num="0068">Thus, the injection current required is approximately double a total base current. With a current mirror output, as in the equations above, the injection current is the multiple of the combined base currents of one of the current mirrors and one of the OTA core transistors.</p><p id="p0069" num="0069">Since the required injection current is simply a multiple of the base current of one of the OTA core transistors (the multiple depending on the output current mirror ratio), the injections currents can be derived from a base current flowing through a reference transistor, as explained below.</p><p id="p0070" num="0070"><figref idrefs="f0008">Figure 8</figref> shows in more detail an example of a known OTA circuit, which will be used to show how the circuit can be modified to implement the invention. Other circuit implementations are possible, which can also be modified to provide the current injection of the invention.</p><p id="p0071" num="0071">The main difference with the core schematic of <figref idrefs="f0001">Figure 1</figref> is the addition of transistors 80a and 80b which are used to copy currents. Transistor 80a makes a copy of the current through bottom transistor 14b because both transistors have the same base emitter voltage. The voltage drop in resistors is neglected. The copy factor is the ratio of emitter length, and can be roughly 5. Transistor 80b makes a copy of the current through bottom transistor 14a. Thus, the transistors 80,80b function as the current mirror output circuits.<!-- EPO <DP n="11"> --></p><p id="p0072" num="0072">The added transistors 80a and 80b are used to deliver the output current through output pins vouta and voutb. Note that while the output of the circuit is a current, it can be converted into a voltage by an external feedback loop. This is why the output terminals are labelled vouta/voutb.</p><p id="p0073" num="0073">As explained above, one implementation of the invention is to set <i>I<sub>adjust</sub></i> ≅ 2<i>ibase<sub>tot</sub></i></p><p id="p0074" num="0074">This assumes Ib1 is approximately equal to Ib2.</p><p id="p0075" num="0075"><figref idrefs="f0009">Figure 9</figref> shows how to implement the invention as a modification to the circuit of <figref idrefs="f0008">Figure 8</figref>, and without increasing the total current.</p><p id="p0076" num="0076">The bias current (for example initially 2.25mA) is typically made by a bank of, for example, 16 MOS transistors in parallel in the circuit of <figref idrefs="f0008">Figure 8</figref>. These transistors define the dc bias current source 10.</p><p id="p0077" num="0077">In one implementation of the invention, one MOS 90 among the 16 is removed and used instead in a new branch as shown in <figref idrefs="f0009">Figure 9</figref>. This MOS 90 thus functions as a current mirror circuit, since it is biased in the same way as the remaining 15 transistors of the bias current source. Thus, it mirrors the current through each of the 15 transistors of the bias current source. Of course, this mirror function does not have to be 1:1 to the individual transistors of the current source 10. Similarly, a number 15 of transistors to form the tail current source is arbitrary. Essentially, the arrangement provides a current through the reference transistor 92 which is dependent on the dc bias current flowing through the transistors 14a,14b.</p><p id="p0078" num="0078">The total current used by the circuit is still the same but now, a fraction (1/16) is used to generate a current to be driven through a reference transistor. Thus, in this example, the current is approximately 1/15 of bias current.</p><p id="p0079" num="0079">The copied current flows through a reference bipolar junction transistor 92, and this results in a particular base current of the transistor 92. This base current is used by a current mirror 94 with a suitable mirror ratio to generate the two adjustment currents ladjust, which are provided to nodes 96a,96b (as shown in <figref idrefs="f0004">Figure 4</figref>).</p><p id="p0080" num="0080">Thus, a multiplying mirror 94 is used to scale up the monitored base current of transistor 92 in order to generate the adjustment currents to be fed back into the<!-- EPO <DP n="12"> --> OTA core. The mirror ratio can for example be around 10 - 15 (for the value n=5 given above).</p><p id="p0081" num="0081">The multiplying ratio of the current mirror 94 is selected taking into account the output current mirror multiplier ratio (n) as well as the relationship between the base current of the transistor 92 and the transistors 12a,12b,14a,14b to provide the required adjustment current. This adjustment current is dependent on the characteristics of the transistor 92 including the value β. This transistor itself represents the base current characteristics of the main transistors 12a,12b,14a,14b of the OTA core.</p><p id="p0082" num="0082">The modified OTA can be used with feedback resistors to make a simple amplifier.</p><p id="p0083" num="0083"><figref idrefs="f0010">Figures 10 and 11</figref> show OIP3 results with this simple amplifier. <figref idrefs="f0010">Figure 10</figref> gives the value of OIP3 for the circuit of <figref idrefs="f0008">Figure 8</figref> and <figref idrefs="f0010">Figure 11</figref> gives the value of OIP3 for the circuit of <figref idrefs="f0009">Figure 9</figref>. The value of OIP3 is expressed in dBµV rms.</p><p id="p0084" num="0084">In <figref idrefs="f0010">Figures 10 and 11</figref>, the x axis is the OIP3 in dBµV. The y axis is the number of cases obtained by a Monte-Carlo statistical analysis.</p><p id="p0085" num="0085">The average OIP3 is improved by 7dB with this implementation of the invention, giving a huge improvement.</p><p id="p0086" num="0086">The invention can be applied generally to OTAs to improve linearity or keep the same linearity with less current in the filters and amplifiers.</p><p id="p0087" num="0087">For example the invention can be used in a RF receiver circuit, for example as part of a digital TV tuner circuit.</p><p id="p0088" num="0088">Only the OTA core has been described in detail above. It will be appreciated by those skilled in the art that other peripheral circuitry will be used in combination with the OTA core.</p><p id="p0089" num="0089">Other variations to the disclosed embodiments can be understood and effected by those skilled in the art in practicing the claimed invention, from a study of the drawings, the disclosure, and the appended claims. In the claims, the word "comprising" does not exclude other elements or steps, and the indefinite article "a" or "an" does not exclude a plurality. Any reference signs in the claims should not be construed as limiting the scope.</p></description><claims mxw-id="PCLM56982363" lang="EN" load-source="patent-office"><!-- EPO <DP n="13"> --><claim id="c-en-0001" num="0001"><claim-text>An OTA amplifier, comprising:
<claim-text>a first branch having first and second transistors (12a,14a) in series between high and low power rails and connected together at a first node (96a);</claim-text>
<claim-text>a second branch having first and second transistors in series between the high and low power rails and connected together at a second node (96b);</claim-text>
<claim-text>a pair of input lines connected to the control terminals of the first transistors (12a,12b), for receiving a differential voltage as input to the amplifier; and</claim-text>
<claim-text>a current output arrangement which provides an output current dependent on the currents flowing in the first and second branches,</claim-text>
<claim-text>wherein the control terminal of the second transistor (14a) in the first branch is connected to the second node (96b) and the control terminal of the second transistor (14b) in the second branch is connected to the first node (96a),</claim-text>
<claim-text>and wherein a current source (90,92,94) is provided for injecting a current to each of the first and second nodes (20a,20b; 96a,96b).</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>An amplifier as claimed in claim 1, comprising a first output current mirror circuit (30a;80a) for generating a first current output from the amplifier derived from the current flowing through the second transistor (14a) of one of the branches, and a second output current mirror circuit (30b;80b) for generating a second current output from the amplifier derived from the current flowing through the second transistor (14b) of the other one of the branches.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>An amplifier as claimed in claim 1, wherein the current source (90,92,94) comprises a current mirror arrangement for generating the injection current from a transistor control current.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>An amplifier as claimed in claim 3, wherein the current mirror arrangement (90,92,94) comprises a first current mirror circuit (90) for mirroring an OTA bias current, and driving the mirrored current through a reference transistor (92) of the same type as the first and second transistors.<!-- EPO <DP n="14"> --></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>An amplifier as claimed in claim 4, wherein the current mirror arrangement comprises a second current mirror circuit (94) for generating the injection current from a control current of the reference transistor (92).</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>An amplifier as claimed in claim 5, wherein the second current mirror circuit (94) generates the injection current as a multiple of the reference transistor (92) control current.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>An amplifier as claimed in any preceding claim, wherein the first and second transistors (12a,12b,14a,14b) of each branch comprise bipolar junction transistors.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>An amplifier as claimed in claim 2 wherein the injection current comprises between 1.5 and 2.5 times the sum of the control current of the second transistor (14a,14b) in one of the first and second branches and the control current of the transistor of a corresponding one of the first and second output current mirror circuits (30a,30b; 80a,80b).</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>A receiver circuit comprising an OTA amplifier as claimed in any preceding claim.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>A digital TV tuner comprises a receiver circuit as claimed in claim 9.</claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>A method of controlling an OTA amplifier which comprises:
<claim-text>a first branch having first and second transistors (12a,14a) in series between high and low power rails and connected together at a first node (96a);</claim-text>
<claim-text>a second branch having first and second transistors (12b,14b) in series between the high and low power rails and connected together at a second node (96b);</claim-text>
<claim-text>a pair of input lines connected to the control terminals of the first transistors (12a,12b), for receiving a differential voltage as input to the amplifier; and<!-- EPO <DP n="15"> --></claim-text>
<claim-text>a current output arrangement which provides an output current dependent on the currents flowing in the first and second branches,</claim-text>
<claim-text>wherein the control terminal of the second transistor (14a) in the first branch is connected to the second node (96b) and the control terminal of the second transistor (14b) in the second branch is connected to the first node (96a),</claim-text>
<claim-text>wherein the method comprises injecting a current to each of the first and second nodes (96a,96b).</claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>A method as claimed in claim 11, comprising generating the injection current from a transistor control current.</claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>A method as claimed in claim 11, comprising using a first current mirror circuit (90) to mirror an OTA bias current, and driving the mirrored current through a reference transistor (92) of the same type as the first and second transistors (12a,12b,14a,14b).</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>A method as claimed in claim 13, comprising using a second current mirror circuit (94) to generate the injection current from a control current of the reference transistor (92).</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>A method as claimed in claim 14, comprising generating the injection current as a multiple of the reference transistor (92) control current.</claim-text></claim></claims><drawings mxw-id="PDW16670743" load-source="patent-office"><!-- EPO <DP n="16"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="220" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="17"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="165" he="232" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="18"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="164" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="165" he="217" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0005" num="5"><img id="if0005" file="imgf0005.tif" wi="165" he="151" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0006" num="6"><img id="if0006" file="imgf0006.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0007" num="7"><img id="if0007" file="imgf0007.tif" wi="156" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="23"> --><figure id="f0008" num="8"><img id="if0008" file="imgf0008.tif" wi="165" he="200" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0009" num="9"><img id="if0009" file="imgf0009.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0010" num="10,11"><img id="if0010" file="imgf0010.tif" wi="165" he="223" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="160" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="160" he="233" type="tif"/><doc-page id="srep0003" file="srep0003.tif" wi="165" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
