D:/altera/projects/VHDL_study/pattern_Mealy.vhd {1 {vcom -work work -2008 -explicit -vopt -stats=none D:/altera/projects/VHDL_study/pattern_Mealy.vhd
Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity patternMealy
-- Compiling architecture synth of patternMealy

} {} {}} D:/altera/simulations/snail_01_test/snail_test_bench.vhd {1 {vcom -work work -2008 -explicit -vopt -stats=none D:/altera/simulations/snail_01_test/snail_test_bench.vhd
Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity snail_testbench
-- Compiling architecture test of snail_testbench

} {} {}}
