xpm_cdc.sv,systemverilog,xpm,../../../../../../Appz/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../../SOURCES/IP/vio_pwm/hdl/verilog"incdir="../../../../../SOURCES/IP/vio_pwm/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../Appz/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../SOURCES/IP/vio_pwm/hdl/verilog"incdir="../../../../../SOURCES/IP/vio_pwm/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Appz/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../SOURCES/IP/vio_pwm/hdl/verilog"incdir="../../../../../SOURCES/IP/vio_pwm/hdl"
vio_pwm.vhd,vhdl,xil_defaultlib,../../../../../SOURCES/IP/vio_pwm/sim/vio_pwm.vhd,incdir="../../../../../SOURCES/IP/vio_pwm/hdl/verilog"incdir="../../../../../SOURCES/IP/vio_pwm/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
