#ifndef __MemoryUnit__
#define __MemoryUnit__

#include "emulator.h"

class MemoryUnit_t : public mod_t {
 private:
  val_t __rand_seed;
  void __srand(val_t seed) { __rand_seed = seed; }
  val_t __rand_val() { return ::__rand_val(&__rand_seed); }
 public:
  dat_t<1> MemoryUnit_burstTagCounter__io_control_saturate;
  dat_t<1> MemoryUnit_burstTagCounter__io_control_reset;
  dat_t<1> MemoryUnit_sizeFifo__io_empty;
  dat_t<1> MemoryUnit_burstTagCounter__io_control_enable;
  dat_t<1> MemoryUnit_burstTagCounter_reg___io_control_enable;
  dat_t<1> reset;
  dat_t<1> MemoryUnit_burstTagCounter__reset;
  dat_t<1> MemoryUnit_burstTagCounter_reg___reset;
  dat_t<1> MemoryUnit_burstTagCounter__io_control_done;
  dat_t<1> MemoryUnit_burstCounter__io_control_saturate;
  dat_t<1> MemoryUnit_sizeFifo_FF__io_data_out;
  dat_t<1> MemoryUnit_sizeFifo_MuxN__io_sel;
  dat_t<1> MemoryUnit_burstCounter__io_control_reset;
  dat_t<1> MemoryUnit_burstCounter__io_control_enable;
  dat_t<1> MemoryUnit_burstCounter_reg___io_control_enable;
  dat_t<1> MemoryUnit_burstCounter__reset;
  dat_t<1> MemoryUnit_burstCounter_reg___reset;
  dat_t<1> MemoryUnit_dataFifo_FF__io_data_init;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_saturate;
  dat_t<1> MemoryUnit_rwFifo_SRAM__io_rdata;
  dat_t<1> MemoryUnit_rwFifo_MuxN__io_ins_0;
  dat_t<1> MemoryUnit_rwFifo_SRAM_1__io_rdata;
  dat_t<1> MemoryUnit_rwFifo_MuxN__io_ins_1;
  dat_t<1> MemoryUnit_rwFifo_FF__io_data_out;
  dat_t<1> MemoryUnit_rwFifo_MuxN__io_sel;
  dat_t<1> MemoryUnit_rwFifo_MuxN__io_out;
  dat_t<1> MemoryUnit_rwFifo__io_deq_0;
  dat_t<1> MemoryUnit_dataFifo__io_deqVld;
  dat_t<1> MemoryUnit_dataFifo_FF__io_data_in;
  dat_t<1> MemoryUnit_dataFifo_FF__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo__reset;
  dat_t<1> MemoryUnit_dataFifo_FF__reset;
  dat_t<1> T42;
  dat_t<1> MemoryUnit_dataFifo_FF__ff;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_saturate;
  dat_t<1> MemoryUnit_dataFifo_rptr__io_control_0_enable;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_done;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_done;
  dat_t<1> MemoryUnit_dataFifo_rptr__io_control_0_done;
  dat_t<1> MemoryUnit__io_interconnect_vldIn;
  dat_t<1> MemoryUnit_dataFifo__io_enqVld;
  dat_t<1> MemoryUnit_dataFifo_SRAM_1__io_wen;
  dat_t<1> MemoryUnit_dataFifo_SRAM__io_wen;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_done;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__io_in;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__io_rst;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_rptr__reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__reset;
  dat_t<1> T69;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__ff;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_isMax;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__io_in;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__io_rst;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__reset;
  dat_t<1> T78;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__ff;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___reset;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__io_out;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__io_out;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_waitIn;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_waitOut;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_waitIn;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_waitOut;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_isMax;
  dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_done;
  dat_t<1> MemoryUnit_dataFifo_rptr__io_control_1_done;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_isMax;
  dat_t<1> MemoryUnit_dataFifo_wptr__io_control_0_enable;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_done;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_done;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_done;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__io_in;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__io_rst;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_wptr__reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__reset;
  dat_t<1> T99;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__ff;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_saturate;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_isMax;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__io_in;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__io_rst;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__reset;
  dat_t<1> T109;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__ff;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_saturate;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___reset;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__io_out;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__io_out;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_waitIn;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_waitOut;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_waitIn;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_waitOut;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_isMax;
  dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_done;
  dat_t<1> MemoryUnit_dataFifo_wptr__io_control_1_done;
  dat_t<1> MemoryUnit_dataFifo_wptr__io_control_0_done;
  dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_inc;
  dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_init;
  dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_dec;
  dat_t<1> MemoryUnit_dataFifo_sizeUDC_reg___io_control_enable;
  dat_t<1> MemoryUnit_dataFifo_sizeUDC__reset;
  dat_t<1> MemoryUnit_dataFifo_sizeUDC_reg___reset;
  dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_gtz;
  dat_t<1> MemoryUnit_dataFifo__io_empty;
  dat_t<1> MemoryUnit__io_config_data;
  dat_t<1> MemoryUnit_dataFifo__io_config_data;
  dat_t<1> MemoryUnit__io_config_enable;
  dat_t<1> MemoryUnit_dataFifo__io_config_enable;
  dat_t<1> T133;
  dat_t<1> MemoryUnit_dataFifo__config__chainRead;
  dat_t<1> T136;
  dat_t<1> MemoryUnit_dataFifo__config__chainWrite;
  dat_t<1> MemoryUnit_rwFifo_FF__io_data_init;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_saturate;
  dat_t<1> MemoryUnit_burstCounter__io_control_done;
  dat_t<1> MemoryUnit_rwFifo__io_deqVld;
  dat_t<1> MemoryUnit_rwFifo_FF__io_data_in;
  dat_t<1> MemoryUnit_rwFifo_FF__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo__reset;
  dat_t<1> MemoryUnit_rwFifo_FF__reset;
  dat_t<1> T147;
  dat_t<1> MemoryUnit_rwFifo_FF__ff;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_saturate;
  dat_t<1> MemoryUnit_rwFifo_rptr__io_control_0_enable;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_done;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_done;
  dat_t<1> MemoryUnit_rwFifo_rptr__io_control_0_done;
  dat_t<1> MemoryUnit__io_interconnect_isWr;
  dat_t<1> MemoryUnit_rwFifo__io_enq_1;
  dat_t<1> MemoryUnit_rwFifo__io_enq_0;
  dat_t<1> MemoryUnit_rwFifo_SRAM_1__io_wdata;
  dat_t<1> MemoryUnit_rwFifo__io_enqVld;
  dat_t<1> MemoryUnit_rwFifo_SRAM_1__io_wen;
  dat_t<1> MemoryUnit_rwFifo_SRAM__io_wdata;
  dat_t<1> MemoryUnit_rwFifo_SRAM__io_wen;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_done;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__io_in;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__io_rst;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_rptr__reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__reset;
  dat_t<1> T174;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__ff;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_isMax;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__io_in;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__io_rst;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__reset;
  dat_t<1> T183;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__ff;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___reset;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__io_out;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__io_out;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_waitIn;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_waitOut;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_waitIn;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_waitOut;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_isMax;
  dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_done;
  dat_t<1> MemoryUnit_rwFifo_rptr__io_control_1_done;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_isMax;
  dat_t<1> MemoryUnit_rwFifo_wptr__io_control_0_enable;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_done;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_done;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_done;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__io_in;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__io_rst;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_wptr__reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__reset;
  dat_t<1> T204;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__ff;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_saturate;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_isMax;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__io_in;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__io_rst;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__reset;
  dat_t<1> T214;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__ff;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_saturate;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___reset;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__io_out;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__io_out;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_waitIn;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_waitOut;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_waitIn;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_waitOut;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_isMax;
  dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_done;
  dat_t<1> MemoryUnit_rwFifo_wptr__io_control_1_done;
  dat_t<1> MemoryUnit_rwFifo_wptr__io_control_0_done;
  dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_inc;
  dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_init;
  dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_dec;
  dat_t<1> MemoryUnit_rwFifo_sizeUDC_reg___io_control_enable;
  dat_t<1> MemoryUnit_rwFifo_sizeUDC__reset;
  dat_t<1> MemoryUnit_rwFifo_sizeUDC_reg___reset;
  dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_gtz;
  dat_t<1> MemoryUnit_rwFifo__io_deq_1;
  dat_t<1> MemoryUnit_rwFifo__io_full;
  dat_t<1> MemoryUnit_rwFifo__io_empty;
  dat_t<1> MemoryUnit_rwFifo__io_config_data;
  dat_t<1> MemoryUnit_rwFifo__io_config_enable;
  dat_t<1> T238;
  dat_t<1> MemoryUnit_rwFifo__config__chainRead;
  dat_t<1> T241;
  dat_t<1> MemoryUnit_rwFifo__config__chainWrite;
  dat_t<1> MemoryUnit_sizeFifo_FF__io_data_init;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_saturate;
  dat_t<1> MemoryUnit_sizeFifo__io_deqVld;
  dat_t<1> MemoryUnit_sizeFifo_FF__io_data_in;
  dat_t<1> MemoryUnit_sizeFifo_FF__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo__reset;
  dat_t<1> MemoryUnit_sizeFifo_FF__reset;
  dat_t<1> T251;
  dat_t<1> MemoryUnit_sizeFifo_FF__ff;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_saturate;
  dat_t<1> MemoryUnit_sizeFifo_rptr__io_control_0_enable;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_done;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_done;
  dat_t<1> MemoryUnit_sizeFifo_rptr__io_control_0_done;
  dat_t<1> MemoryUnit_sizeFifo__io_enqVld;
  dat_t<1> MemoryUnit_sizeFifo_SRAM_1__io_wen;
  dat_t<1> MemoryUnit_sizeFifo_SRAM__io_wen;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_done;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__io_in;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__io_rst;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_rptr__reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__reset;
  dat_t<1> T280;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__ff;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_isMax;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__io_in;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__io_rst;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__reset;
  dat_t<1> T289;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__ff;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___reset;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__io_out;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__io_out;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_waitIn;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_waitOut;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_waitIn;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_waitOut;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_isMax;
  dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_done;
  dat_t<1> MemoryUnit_sizeFifo_rptr__io_control_1_done;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_isMax;
  dat_t<1> MemoryUnit_sizeFifo_wptr__io_control_0_enable;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_done;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_done;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_done;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__io_in;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__io_rst;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_wptr__reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__reset;
  dat_t<1> T310;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__ff;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_saturate;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_isMax;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__io_in;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__io_rst;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__reset;
  dat_t<1> T320;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__ff;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_saturate;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___reset;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__io_out;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__io_out;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_waitIn;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_waitOut;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_waitIn;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_waitOut;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_isMax;
  dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_done;
  dat_t<1> MemoryUnit_sizeFifo_wptr__io_control_1_done;
  dat_t<1> MemoryUnit_sizeFifo_wptr__io_control_0_done;
  dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_inc;
  dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_init;
  dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_dec;
  dat_t<1> MemoryUnit_sizeFifo_sizeUDC_reg___io_control_enable;
  dat_t<1> MemoryUnit_sizeFifo_sizeUDC__reset;
  dat_t<1> MemoryUnit_sizeFifo_sizeUDC_reg___reset;
  dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_gtz;
  dat_t<1> MemoryUnit_sizeFifo__io_full;
  dat_t<1> MemoryUnit_sizeFifo__io_config_data;
  dat_t<1> MemoryUnit_sizeFifo__io_config_enable;
  dat_t<1> T344;
  dat_t<1> MemoryUnit_sizeFifo__config__chainRead;
  dat_t<1> T347;
  dat_t<1> MemoryUnit_sizeFifo__config__chainWrite;
  dat_t<1> MemoryUnit_addrFifo_FF__io_data_init;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_saturate;
  dat_t<1> MemoryUnit_addrFifo__io_deqVld;
  dat_t<1> MemoryUnit_addrFifo_FF__io_data_in;
  dat_t<1> MemoryUnit_addrFifo_FF__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo__reset;
  dat_t<1> MemoryUnit_addrFifo_FF__reset;
  dat_t<1> T357;
  dat_t<1> MemoryUnit_addrFifo_FF__ff;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_saturate;
  dat_t<1> MemoryUnit_addrFifo_rptr__io_control_0_enable;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_done;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_done;
  dat_t<1> MemoryUnit_addrFifo_rptr__io_control_0_done;
  dat_t<1> MemoryUnit_addrFifo__io_enqVld;
  dat_t<1> MemoryUnit_addrFifo_SRAM_1__io_wen;
  dat_t<1> MemoryUnit_addrFifo_SRAM__io_wen;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_done;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__io_in;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__io_rst;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_rptr__reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__reset;
  dat_t<1> T384;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__ff;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_isMax;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__io_in;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__io_rst;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__reset;
  dat_t<1> T393;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__ff;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___reset;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__io_out;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__io_out;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_waitIn;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_waitOut;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_waitIn;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_waitOut;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_isMax;
  dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_done;
  dat_t<1> MemoryUnit_addrFifo_rptr__io_control_1_done;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_isMax;
  dat_t<1> MemoryUnit_addrFifo_wptr__io_control_0_enable;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_done;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_done;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_done;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__io_in;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__io_rst;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_wptr__reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__reset;
  dat_t<1> T414;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__ff;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_saturate;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_isMax;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_data_init;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__io_in;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__io_rst;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_data_in;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__reset;
  dat_t<1> T424;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__ff;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_saturate;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___reset;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__io_out;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_data_out;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__io_out;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_waitIn;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_waitOut;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_waitIn;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_waitOut;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_isMax;
  dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_done;
  dat_t<1> MemoryUnit_addrFifo_wptr__io_control_1_done;
  dat_t<1> MemoryUnit_addrFifo_wptr__io_control_0_done;
  dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_inc;
  dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_init;
  dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_dec;
  dat_t<1> MemoryUnit_addrFifo_sizeUDC_reg___io_control_enable;
  dat_t<1> MemoryUnit_addrFifo_sizeUDC__reset;
  dat_t<1> MemoryUnit_addrFifo_sizeUDC_reg___reset;
  dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_gtz;
  dat_t<1> MemoryUnit_addrFifo__io_empty;
  dat_t<1> MemoryUnit_addrFifo__io_config_data;
  dat_t<1> MemoryUnit_addrFifo__io_config_enable;
  dat_t<1> T449;
  dat_t<1> MemoryUnit_addrFifo__config__chainRead;
  dat_t<1> T452;
  dat_t<1> MemoryUnit_addrFifo__config__chainWrite;
  dat_t<1> MemoryUnit_dataFifo__io_full;
  dat_t<1> MemoryUnit_addrFifo__io_full;
  dat_t<1> MemoryUnit__io_interconnect_rdyOut;
  dat_t<1> MemoryUnit__io_dram_vldIn;
  dat_t<1> MemoryUnit__io_interconnect_vldOut;
  dat_t<1> MemoryUnit__io_dram_rdyOut;
  dat_t<1> MemoryUnit__io_dram_vldOut;
  dat_t<1> MemoryUnit_dataFifo_FF__io_data_out;
  dat_t<1> MemoryUnit_dataFifo_MuxN__io_sel;
  dat_t<1> MemoryUnit__io_dram_isWr;
  dat_t<1> MemoryUnit_addrFifo_FF__io_data_out;
  dat_t<1> MemoryUnit_addrFifo_MuxN__io_sel;
  dat_t<1> T469;
  dat_t<1> MemoryUnit__config__scatterGather;
  dat_t<1> MemoryUnit__io_dram_rdyIn;
  dat_t<1> MemoryUnit__io_interconnect_rdyIn;
  dat_t<3> MemoryUnit_dataFifo_SRAM_1__io_raddr;
  dat_t<3> MemoryUnit_dataFifo_SRAM_1__raddr_reg;
  dat_t<3> MemoryUnit_dataFifo_SRAM_1__io_waddr;
  dat_t<3> MemoryUnit_dataFifo_SRAM__io_raddr;
  dat_t<3> MemoryUnit_dataFifo_SRAM__raddr_reg;
  dat_t<3> MemoryUnit_dataFifo_SRAM__io_waddr;
  dat_t<3> MemoryUnit_rwFifo_SRAM_1__io_raddr;
  dat_t<3> MemoryUnit_rwFifo_SRAM_1__raddr_reg;
  dat_t<3> MemoryUnit_rwFifo_SRAM_1__io_waddr;
  dat_t<3> MemoryUnit_rwFifo_SRAM__io_raddr;
  dat_t<3> MemoryUnit_rwFifo_SRAM__raddr_reg;
  dat_t<3> MemoryUnit_rwFifo_SRAM__io_waddr;
  dat_t<3> MemoryUnit_sizeFifo_SRAM_1__io_raddr;
  dat_t<3> MemoryUnit_sizeFifo_SRAM_1__raddr_reg;
  dat_t<3> MemoryUnit_sizeFifo_SRAM_1__io_waddr;
  dat_t<3> MemoryUnit_sizeFifo_SRAM__io_raddr;
  dat_t<3> MemoryUnit_sizeFifo_SRAM__raddr_reg;
  dat_t<3> MemoryUnit_sizeFifo_SRAM__io_waddr;
  dat_t<3> MemoryUnit_addrFifo_SRAM_1__io_raddr;
  dat_t<3> MemoryUnit_addrFifo_SRAM_1__raddr_reg;
  dat_t<3> MemoryUnit_addrFifo_SRAM_1__io_waddr;
  dat_t<3> MemoryUnit_addrFifo_SRAM__io_raddr;
  dat_t<3> MemoryUnit_addrFifo_SRAM__raddr_reg;
  dat_t<3> MemoryUnit_addrFifo_SRAM__io_waddr;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_out;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC__io_data_out;
  dat_t<4> MemoryUnit_dataFifo_rptr__io_data_0_out;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_stride;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_max;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_next;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC__io_data_next;
  dat_t<4> MemoryUnit_dataFifo_rptr__io_data_0_next;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_out;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1__io_data_out;
  dat_t<4> MemoryUnit_dataFifo_rptr__io_data_1_out;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_stride;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_max;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_next;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1__io_data_next;
  dat_t<4> MemoryUnit_dataFifo_rptr__io_data_1_next;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_out;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC__io_data_out;
  dat_t<4> MemoryUnit_dataFifo_wptr__io_data_0_out;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_out;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1__io_data_out;
  dat_t<4> MemoryUnit_dataFifo_wptr__io_data_1_out;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_data_in;
  dat_t<4> T74;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___ff;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_data_in;
  dat_t<4> T83;
  dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___ff;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_stride;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_max;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_stride;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_max;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_data_in;
  dat_t<4> T105;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___ff;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_data_in;
  dat_t<4> T115;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___ff;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_next;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1__io_data_next;
  dat_t<4> MemoryUnit_dataFifo_wptr__io_data_1_next;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_next;
  dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC__io_data_next;
  dat_t<4> MemoryUnit_dataFifo_wptr__io_data_0_next;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_out;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC__io_data_out;
  dat_t<4> MemoryUnit_rwFifo_rptr__io_data_0_out;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_stride;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_max;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_next;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC__io_data_next;
  dat_t<4> MemoryUnit_rwFifo_rptr__io_data_0_next;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_out;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1__io_data_out;
  dat_t<4> MemoryUnit_rwFifo_rptr__io_data_1_out;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_stride;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_max;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_next;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1__io_data_next;
  dat_t<4> MemoryUnit_rwFifo_rptr__io_data_1_next;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_out;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC__io_data_out;
  dat_t<4> MemoryUnit_rwFifo_wptr__io_data_0_out;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_out;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1__io_data_out;
  dat_t<4> MemoryUnit_rwFifo_wptr__io_data_1_out;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_data_in;
  dat_t<4> T179;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___ff;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_data_in;
  dat_t<4> T188;
  dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___ff;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_stride;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_max;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_stride;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_max;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_data_in;
  dat_t<4> T210;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___ff;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_data_in;
  dat_t<4> T220;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___ff;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_next;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1__io_data_next;
  dat_t<4> MemoryUnit_rwFifo_wptr__io_data_1_next;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_next;
  dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC__io_data_next;
  dat_t<4> MemoryUnit_rwFifo_wptr__io_data_0_next;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC__io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_0_out;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_stride;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_max;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_next;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC__io_data_next;
  dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_0_next;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_1_out;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_stride;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_max;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_next;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_data_next;
  dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_1_next;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC__io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_0_out;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_data_out;
  dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_1_out;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_data_in;
  dat_t<4> T285;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___ff;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_data_in;
  dat_t<4> T294;
  dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___ff;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_stride;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_max;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_stride;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_max;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_data_in;
  dat_t<4> T316;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___ff;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_data_in;
  dat_t<4> T326;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___ff;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_next;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_data_next;
  dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_1_next;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_next;
  dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC__io_data_next;
  dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_0_next;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_out;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC__io_data_out;
  dat_t<4> MemoryUnit_addrFifo_rptr__io_data_0_out;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_stride;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_max;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_next;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC__io_data_next;
  dat_t<4> MemoryUnit_addrFifo_rptr__io_data_0_next;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_out;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1__io_data_out;
  dat_t<4> MemoryUnit_addrFifo_rptr__io_data_1_out;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_stride;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_max;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_next;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1__io_data_next;
  dat_t<4> MemoryUnit_addrFifo_rptr__io_data_1_next;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_out;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC__io_data_out;
  dat_t<4> MemoryUnit_addrFifo_wptr__io_data_0_out;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_data_out;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_out;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1__io_data_out;
  dat_t<4> MemoryUnit_addrFifo_wptr__io_data_1_out;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_data_in;
  dat_t<4> T389;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___ff;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_data_in;
  dat_t<4> T398;
  dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___ff;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_stride;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_max;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_stride;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_max;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_data_in;
  dat_t<4> T420;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___ff;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_data_init;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_data_in;
  dat_t<4> T430;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___ff;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_next;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1__io_data_next;
  dat_t<4> MemoryUnit_addrFifo_wptr__io_data_1_next;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_next;
  dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC__io_data_next;
  dat_t<4> MemoryUnit_addrFifo_wptr__io_data_0_next;
  dat_t<5> MemoryUnit_burstTagCounter_reg___io_data_init;
  dat_t<5> MemoryUnit_burstTagCounter__io_data_stride;
  dat_t<5> MemoryUnit_burstTagCounter_reg___io_data_out;
  dat_t<5> MemoryUnit_burstTagCounter__io_data_max;
  dat_t<5> MemoryUnit_burstTagCounter_reg___io_data_in;
  dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___io_data_out;
  dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_out;
  dat_t<5> T7;
  dat_t<5> MemoryUnit_burstTagCounter_reg___ff;
  dat_t<5> MemoryUnit_burstTagCounter__io_data_next;
  dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___io_data_out;
  dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_out;
  dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_strideInc;
  dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_max;
  dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___io_data_init;
  dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_strideDec;
  dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_initval;
  dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___io_data_in;
  dat_t<5> T127;
  dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___ff;
  dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___io_data_out;
  dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_out;
  dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_strideInc;
  dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_max;
  dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___io_data_init;
  dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_strideDec;
  dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_initval;
  dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___io_data_in;
  dat_t<5> T232;
  dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___ff;
  dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_strideInc;
  dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_max;
  dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___io_data_init;
  dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_strideDec;
  dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_initval;
  dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___io_data_in;
  dat_t<5> T338;
  dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___ff;
  dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___io_data_out;
  dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_out;
  dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_strideInc;
  dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_max;
  dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___io_data_init;
  dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_strideDec;
  dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_initval;
  dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___io_data_in;
  dat_t<5> T442;
  dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___ff;
  dat_t<5> MemoryUnit_burstTagCounter__io_data_out;
  dat_t<16> MemoryUnit_burstCounter_reg___io_data_init;
  dat_t<16> MemoryUnit_burstCounter__io_data_stride;
  dat_t<16> MemoryUnit_burstCounter_reg___io_data_out;
  dat_t<16> MemoryUnit_sizeFifo_SRAM__io_rdata;
  dat_t<16> MemoryUnit_sizeFifo_MuxN__io_ins_0;
  dat_t<16> MemoryUnit_sizeFifo_SRAM_1__io_rdata;
  dat_t<16> MemoryUnit_sizeFifo_MuxN__io_ins_1;
  dat_t<16> MemoryUnit_sizeFifo_MuxN__io_out;
  dat_t<16> MemoryUnit_sizeFifo__io_deq_0;
  dat_t<16> MemoryUnit_burstCounter__io_data_max;
  dat_t<16> MemoryUnit_burstCounter_reg___io_data_in;
  dat_t<16> T26;
  dat_t<16> MemoryUnit_burstCounter_reg___ff;
  dat_t<16> MemoryUnit_burstCounter__io_data_next;
  dat_t<16> MemoryUnit__io_interconnect_wdata_1;
  dat_t<16> MemoryUnit_dataFifo__io_enq_1;
  dat_t<16> MemoryUnit__io_interconnect_wdata_0;
  dat_t<16> MemoryUnit_dataFifo__io_enq_0;
  dat_t<16> MemoryUnit_dataFifo_SRAM_1__io_wdata;
  dat_t<16> MemoryUnit_dataFifo_SRAM__io_wdata;
  dat_t<16> MemoryUnit__io_interconnect_size;
  dat_t<16> MemoryUnit_sizeFifo__io_enq_1;
  dat_t<16> MemoryUnit_sizeFifo__io_enq_0;
  dat_t<16> MemoryUnit_sizeFifo_SRAM_1__io_wdata;
  dat_t<16> MemoryUnit_sizeFifo_SRAM__io_wdata;
  dat_t<16> MemoryUnit_sizeFifo__io_deq_1;
  dat_t<16> MemoryUnit__io_interconnect_addr_1;
  dat_t<16> MemoryUnit_addrFifo__io_enq_1;
  dat_t<16> MemoryUnit__io_interconnect_addr_0;
  dat_t<16> MemoryUnit_addrFifo__io_enq_0;
  dat_t<16> MemoryUnit_addrFifo_SRAM_1__io_wdata;
  dat_t<16> MemoryUnit_addrFifo_SRAM__io_wdata;
  dat_t<16> MemoryUnit_addrFifo_SRAM_1__io_rdata;
  dat_t<16> MemoryUnit_addrFifo__io_deq_1;
  dat_t<16> MemoryUnit__io_dram_rdata_1;
  dat_t<16> MemoryUnit__io_interconnect_rdata_1;
  dat_t<16> MemoryUnit__io_dram_rdata_0;
  dat_t<16> MemoryUnit__io_interconnect_rdata_0;
  dat_t<16> MemoryUnit_dataFifo_SRAM_1__io_rdata;
  dat_t<16> MemoryUnit_dataFifo__io_deq_1;
  dat_t<16> MemoryUnit__io_dram_wdata_1;
  dat_t<16> MemoryUnit_dataFifo_SRAM__io_rdata;
  dat_t<16> MemoryUnit_dataFifo_MuxN__io_ins_0;
  dat_t<16> MemoryUnit_dataFifo_MuxN__io_ins_1;
  dat_t<16> MemoryUnit_dataFifo_MuxN__io_out;
  dat_t<16> MemoryUnit_dataFifo__io_deq_0;
  dat_t<16> MemoryUnit__io_dram_wdata_0;
  dat_t<16> MemoryUnit_burstCounter__io_data_out;
  dat_t<16> MemoryUnit_addrFifo_SRAM__io_rdata;
  dat_t<16> MemoryUnit_addrFifo_MuxN__io_ins_0;
  dat_t<16> MemoryUnit_addrFifo_MuxN__io_ins_1;
  dat_t<16> MemoryUnit_addrFifo_MuxN__io_out;
  dat_t<16> MemoryUnit_addrFifo__io_deq_0;
  dat_t<16> MemoryUnit__io_dram_addr;
  dat_t<16> MemoryUnit__io_dram_tagOut;
  dat_t<16> MemoryUnit__io_dram_tagIn;
  mem_t<1,8> MemoryUnit_rwFifo_SRAM_1__mem;
  mem_t<1,8> MemoryUnit_rwFifo_SRAM__mem;
  mem_t<16,8> MemoryUnit_dataFifo_SRAM_1__mem;
  mem_t<16,8> MemoryUnit_dataFifo_SRAM__mem;
  mem_t<16,8> MemoryUnit_sizeFifo_SRAM_1__mem;
  mem_t<16,8> MemoryUnit_sizeFifo_SRAM__mem;
  mem_t<16,8> MemoryUnit_addrFifo_SRAM_1__mem;
  mem_t<16,8> MemoryUnit_addrFifo_SRAM__mem;
  clk_t clk;

  void init ( val_t rand_init = 0 );
  void clock_lo ( dat_t<1> reset, bool assert_fire=true );
  void clock_hi ( dat_t<1> reset );
  int clock ( dat_t<1> reset );
  void print ( FILE* f );
  void print ( std::ostream& s );
  void dump ( FILE* f, val_t t, dat_t<1> reset=LIT<1>(0) );
  void dump_init ( FILE* f );

};

#include "emul_api.h"
class MemoryUnit_api_t : public emul_api_t {
 public:
  MemoryUnit_api_t(mod_t* m) : emul_api_t(m) { }
  void init_sim_data();
};

#endif
