// Seed: 1079558337
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_3.id_6 = 0;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  inout wire id_1;
  timeunit 1ps;
endmodule
module module_2 #(
    parameter id_1 = 32'd16
) (
    _id_1,
    id_2
);
  input wire id_2;
  input wire _id_1;
  logic [id_1 : -1] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_6;
  assign id_6 = (-1 - (1)) & 1 & -1;
  logic id_7 = id_1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  assign id_7 = 1;
endmodule
